Timing Analyzer report for uc1
Thu Jun 09 07:41:44 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow 1200mV 85C Model Setup: 'clk_reg'
 15. Slow 1200mV 85C Model Setup: 'clk_pc'
 16. Slow 1200mV 85C Model Setup: 'clk_k'
 17. Slow 1200mV 85C Model Setup: 'clk_mem'
 18. Slow 1200mV 85C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 19. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 20. Slow 1200mV 85C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 21. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 22. Slow 1200mV 85C Model Hold: 'clk_pc'
 23. Slow 1200mV 85C Model Hold: 'clk_mem'
 24. Slow 1200mV 85C Model Hold: 'clk_k'
 25. Slow 1200mV 85C Model Hold: 'clk_reg'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 34. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 35. Slow 1200mV 0C Model Setup: 'clk_reg'
 36. Slow 1200mV 0C Model Setup: 'clk_pc'
 37. Slow 1200mV 0C Model Setup: 'clk_k'
 38. Slow 1200mV 0C Model Setup: 'clk_mem'
 39. Slow 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 40. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 41. Slow 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 42. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 43. Slow 1200mV 0C Model Hold: 'clk_pc'
 44. Slow 1200mV 0C Model Hold: 'clk_mem'
 45. Slow 1200mV 0C Model Hold: 'clk_k'
 46. Slow 1200mV 0C Model Hold: 'clk_reg'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 54. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 55. Fast 1200mV 0C Model Setup: 'clk_reg'
 56. Fast 1200mV 0C Model Setup: 'clk_k'
 57. Fast 1200mV 0C Model Setup: 'clk_pc'
 58. Fast 1200mV 0C Model Setup: 'clk_mem'
 59. Fast 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 60. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 61. Fast 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 62. Fast 1200mV 0C Model Hold: 'clk_pc'
 63. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 64. Fast 1200mV 0C Model Hold: 'clk_mem'
 65. Fast 1200mV 0C Model Hold: 'clk_k'
 66. Fast 1200mV 0C Model Hold: 'clk_reg'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
;     Processors 3-4         ;   2.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; clk_k                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_k }                                                                                                    ;
; clk_mem                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                  ;
; clk_pc                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pc }                                                                                                   ;
; clk_reg                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_reg }                                                                                                  ;
; decoder:inst1|ALUC[0]                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:inst1|ALUC[0] }                                                                                    ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { super_register_bank:inst2|Block2:block2|SEL_REG[0] }                                                       ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 138.01 MHz ; 138.01 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 215.24 MHz ; 215.24 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 483.33 MHz ; 250.0 MHz       ; clk_pc                                                                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -11.528 ; -164.558      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -6.118  ; -147.345      ;
; clk_reg                                                                                                  ; -5.336  ; -108.749      ;
; clk_pc                                                                                                   ; -4.645  ; -55.403       ;
; clk_k                                                                                                    ; -4.493  ; -67.510       ;
; clk_mem                                                                                                  ; -3.543  ; -23.021       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -2.133  ; -309.305      ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.662 ; -16.397       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.358 ; -2.794        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.271  ; 0.000         ;
; clk_pc                                                                                                   ; 0.358  ; 0.000         ;
; clk_mem                                                                                                  ; 0.475  ; 0.000         ;
; clk_k                                                                                                    ; 0.925  ; 0.000         ;
; clk_reg                                                                                                  ; 1.734  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -25.000       ;
; clk_mem                                                                                                  ; -3.000 ; -24.740       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -15.000       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.293 ; -16.029       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.245  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.414  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                        ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -11.528 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.301     ; 5.806      ;
; -11.340 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.981     ; 5.938      ;
; -11.174 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.115     ; 5.638      ;
; -11.172 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.091     ; 5.660      ;
; -11.076 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.980     ; 5.675      ;
; -10.993 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.968     ; 5.604      ;
; -10.928 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.103     ; 5.404      ;
; -10.916 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.115     ; 5.380      ;
; -10.910 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.086     ; 5.403      ;
; -10.873 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.978     ; 5.474      ;
; -10.761 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.980     ; 5.360      ;
; -10.690 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.981     ; 5.288      ;
; -10.681 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.983     ; 5.277      ;
; -10.665 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.115     ; 5.129      ;
; -10.597 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.160     ; 6.016      ;
; -10.363 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.893     ; 7.736      ;
; -10.338 ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.299     ; 5.618      ;
; -10.226 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.892     ; 7.608      ;
; -10.175 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.894     ; 7.550      ;
; -10.172 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.894     ; 7.551      ;
; -10.145 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.979     ; 4.745      ;
; -10.131 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.983     ; 4.727      ;
; -10.039 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.573     ; 7.732      ;
; -10.007 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.683     ; 7.590      ;
; -10.006 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.572     ; 7.708      ;
; -9.977  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 7.672      ;
; -9.974  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 7.673      ;
; -9.966  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.707     ; 7.525      ;
; -9.946  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.897     ; 7.308      ;
; -9.870  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.682     ; 7.462      ;
; -9.868  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.898     ; 7.232      ;
; -9.840  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.706     ; 7.408      ;
; -9.819  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.684     ; 7.404      ;
; -9.818  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.572     ; 7.512      ;
; -9.816  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.684     ; 7.405      ;
; -9.813  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.708     ; 7.378      ;
; -9.809  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.708     ; 7.370      ;
; -9.785  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.560     ; 7.491      ;
; -9.745  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.888     ; 7.221      ;
; -9.745  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.678     ; 7.333      ;
; -9.742  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.571     ; 7.445      ;
; -9.708  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.570     ; 7.404      ;
; -9.687  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.573     ; 7.383      ;
; -9.684  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.573     ; 7.384      ;
; -9.679  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.578     ; 7.363      ;
; -9.659  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.559     ; 7.374      ;
; -9.654  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.717     ; 6.016      ;
; -9.632  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.561     ; 7.344      ;
; -9.622  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.577     ; 7.304      ;
; -9.619  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.889     ; 6.950      ;
; -9.615  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.561     ; 7.323      ;
; -9.608  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.677     ; 7.205      ;
; -9.594  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.694     ; 7.174      ;
; -9.590  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.687     ; 7.162      ;
; -9.588  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.568     ; 7.384      ;
; -9.587  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.889     ; 7.061      ;
; -9.582  ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.706     ; 7.150      ;
; -9.571  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.569     ; 7.276      ;
; -9.557  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.679     ; 7.147      ;
; -9.554  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.679     ; 7.148      ;
; -9.551  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.711     ; 7.099      ;
; -9.532  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.696     ; 7.105      ;
; -9.530  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.569     ; 7.324      ;
; -9.522  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.702     ; 7.184      ;
; -9.520  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.571     ; 7.218      ;
; -9.517  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.571     ; 7.219      ;
; -9.512  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.688     ; 7.086      ;
; -9.511  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.712     ; 7.061      ;
; -9.473  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.575     ; 7.164      ;
; -9.462  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.569     ; 7.113      ;
; -9.427  ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.571     ; 7.130      ;
; -9.403  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.576     ; 7.086      ;
; -9.396  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.703     ; 6.913      ;
; -9.395  ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.856     ; 5.618      ;
; -9.389  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.678     ; 7.075      ;
; -9.389  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.577     ; 7.074      ;
; -9.387  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.573     ; 7.080      ;
; -9.383  ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.573     ; 7.079      ;
; -9.379  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.898     ; 6.760      ;
; -9.370  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.564     ; 7.065      ;
; -9.364  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.703     ; 7.024      ;
; -9.356  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.572     ; 7.058      ;
; -9.353  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.309     ; 7.810      ;
; -9.347  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 7.047      ;
; -9.341  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.555     ; 7.150      ;
; -9.331  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.695     ; 6.902      ;
; -9.328  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.682     ; 6.905      ;
; -9.325  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 7.020      ;
; -9.322  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 7.021      ;
; -9.320  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.576     ; 7.017      ;
; -9.320  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.308     ; 7.786      ;
; -9.306  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.565     ; 7.003      ;
; -9.305  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.881     ; 6.697      ;
; -9.303  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.891     ; 6.657      ;
; -9.303  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.576     ; 6.996      ;
; -9.296  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.752     ; 7.810      ;
; -9.291  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.574     ; 6.976      ;
; -9.291  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.310     ; 7.750      ;
; -9.288  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.310     ; 7.751      ;
; -9.263  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.751     ; 7.786      ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.118 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.990      ; 8.812      ;
; -5.664 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.944      ; 8.812      ;
; -4.927 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.860      ; 7.240      ;
; -4.926 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.956      ; 7.471      ;
; -4.833 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.737      ; 7.109      ;
; -4.824 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.735      ; 7.432      ;
; -4.743 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.001      ; 8.441      ;
; -4.663 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.014      ; 8.923      ;
; -4.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.013      ; 8.947      ;
; -4.632 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.954      ; 7.168      ;
; -4.631 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.903      ; 7.393      ;
; -4.624 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.668      ; 6.748      ;
; -4.616 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.143      ; 9.136      ;
; -4.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.014      ; 8.884      ;
; -4.473 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.814      ; 7.240      ;
; -4.472 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.910      ; 7.471      ;
; -4.472 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 6.919      ;
; -4.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.013      ; 8.711      ;
; -4.415 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.011      ; 8.800      ;
; -4.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.691      ; 7.109      ;
; -4.370 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.689      ; 7.432      ;
; -4.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.016      ; 8.743      ;
; -4.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 6.924      ;
; -4.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.143      ; 8.737      ;
; -4.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.113      ; 8.421      ;
; -4.189 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.140      ; 8.444      ;
; -4.178 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.908      ; 7.168      ;
; -4.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.857      ; 7.393      ;
; -4.170 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.622      ; 6.748      ;
; -4.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.268      ; 8.550      ;
; -4.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.014      ; 8.518      ;
; -4.149 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.016      ; 8.539      ;
; -4.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.117      ; 8.380      ;
; -4.099 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.949      ; 6.915      ;
; -4.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.955      ; 6.884      ;
; -4.057 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.034      ; 6.949      ;
; -4.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.849      ; 6.919      ;
; -3.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.952      ; 6.438      ;
; -3.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.132      ; 8.443      ;
; -3.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.952      ; 6.754      ;
; -3.832 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.713      ; 6.924      ;
; -3.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.903      ; 6.915      ;
; -3.609 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.909      ; 6.884      ;
; -3.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.988      ; 6.949      ;
; -3.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.906      ; 6.438      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.906      ; 6.754      ;
; -3.294 ; super_register_bank:inst2|r5[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.519      ; 4.595      ;
; -3.152 ; super_register_bank:inst2|r5[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.692      ; 4.622      ;
; -3.144 ; super_register_bank:inst2|r14[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.087      ; 5.356      ;
; -3.123 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.063      ; 9.190      ;
; -3.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.959      ; 7.898      ;
; -3.081 ; super_register_bank:inst2|r17[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.736      ; 5.599      ;
; -3.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.005      ; 7.897      ;
; -3.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.863      ; 7.615      ;
; -3.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.192      ; 9.367      ;
; -3.057 ; super_register_bank:inst2|r17[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.482      ; 5.295      ;
; -3.052 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.740      ; 7.567      ;
; -3.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.738      ; 7.888      ;
; -3.027 ; super_register_bank:inst2|r5[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.786      ; 4.445      ;
; -3.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.909      ; 7.615      ;
; -3.006 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.786      ; 7.567      ;
; -3.003 ; super_register_bank:inst2|r8[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.342      ; 5.052      ;
; -2.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.784      ; 7.888      ;
; -2.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.189      ; 9.024      ;
; -2.967 ; super_register_bank:inst2|r5[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.651      ; 4.505      ;
; -2.935 ; super_register_bank:inst2|r5[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.795      ; 4.356      ;
; -2.920 ; super_register_bank:inst2|r5[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.691      ; 4.367      ;
; -2.905 ; super_register_bank:inst2|r5[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.679      ; 3.791      ;
; -2.904 ; super_register_bank:inst2|r13[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.175      ; 4.857      ;
; -2.879 ; super_register_bank:inst2|r1[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.145      ; 4.802      ;
; -2.876 ; super_register_bank:inst2|r21[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.902      ; 4.560      ;
; -2.867 ; super_register_bank:inst2|r19[13]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[13] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.101      ; 4.855      ;
; -2.865 ; super_register_bank:inst2|r10[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.297      ; 4.869      ;
; -2.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.957      ; 7.617      ;
; -2.827 ; super_register_bank:inst2|r9[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.481      ; 5.086      ;
; -2.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 7.617      ;
; -2.780 ; super_register_bank:inst2|r1[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.248      ; 4.654      ;
; -2.777 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.050      ; 8.260      ;
; -2.777 ; super_register_bank:inst2|r1[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.667      ;
; -2.776 ; super_register_bank:inst2|r19[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.969      ; 4.523      ;
; -2.767 ; super_register_bank:inst2|r5[11]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.517      ; 4.041      ;
; -2.753 ; super_register_bank:inst2|r13[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.166      ; 4.780      ;
; -2.747 ; super_register_bank:inst2|r13[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.995      ; 4.524      ;
; -2.741 ; super_register_bank:inst2|r19[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.624      ;
; -2.738 ; super_register_bank:inst2|r7[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.109      ; 4.629      ;
; -2.737 ; super_register_bank:inst2|r1[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.120      ; 4.064      ;
; -2.733 ; super_register_bank:inst2|r16[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.269      ; 5.363      ;
; -2.718 ; super_register_bank:inst2|r5[6]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.689      ; 4.268      ;
; -2.695 ; super_register_bank:inst2|r1[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.252      ; 4.729      ;
; -2.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.671      ; 7.057      ;
; -2.682 ; super_register_bank:inst2|r2[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.258      ; 4.647      ;
; -2.665 ; super_register_bank:inst2|r19[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.116      ; 3.988      ;
; -2.658 ; super_register_bank:inst2|r9[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.429      ; 4.869      ;
; -2.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.717      ; 7.057      ;
; -2.643 ; super_register_bank:inst2|r5[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.636      ; 4.148      ;
; -2.643 ; super_register_bank:inst2|r19[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.088      ; 4.369      ;
; -2.639 ; super_register_bank:inst2|r7[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.488      ; 4.905      ;
; -2.633 ; super_register_bank:inst2|r19[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.126      ; 4.620      ;
; -2.626 ; super_register_bank:inst2|r1[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.400      ; 4.658      ;
; -2.623 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.063      ; 9.190      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_reg'                                                                                                                                                                                                               ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                          ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.336 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.641      ;
; -5.332 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.639      ;
; -5.332 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.639      ;
; -5.325 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 2.635      ;
; -5.321 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.633      ;
; -5.321 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.633      ;
; -5.320 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.627      ;
; -5.317 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.623      ;
; -5.315 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.621      ;
; -5.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.621      ;
; -5.306 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.174     ; 2.617      ;
; -5.304 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.612      ;
; -5.304 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.174     ; 2.615      ;
; -5.300 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.168     ; 2.617      ;
; -5.299 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.169     ; 2.615      ;
; -5.297 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.604      ;
; -5.293 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.172     ; 2.606      ;
; -5.289 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.163     ; 2.611      ;
; -5.288 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.164     ; 2.609      ;
; -5.286 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.598      ;
; -5.279 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.623     ; 2.641      ;
; -5.275 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.639      ;
; -5.275 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.639      ;
; -5.268 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.618     ; 2.635      ;
; -5.266 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.573      ;
; -5.264 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.633      ;
; -5.264 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.633      ;
; -5.263 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.627      ;
; -5.260 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.623      ;
; -5.258 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.621      ;
; -5.255 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.567      ;
; -5.252 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.621      ;
; -5.250 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.557      ;
; -5.249 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.617     ; 2.617      ;
; -5.247 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.612      ;
; -5.247 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.617     ; 2.615      ;
; -5.243 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.611     ; 2.617      ;
; -5.242 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.612     ; 2.615      ;
; -5.240 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.604      ;
; -5.239 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.551      ;
; -5.236 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.615     ; 2.606      ;
; -5.232 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.606     ; 2.611      ;
; -5.231 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.607     ; 2.609      ;
; -5.229 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.598      ;
; -5.209 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.573      ;
; -5.198 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.567      ;
; -5.193 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.557      ;
; -5.182 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.551      ;
; -5.125 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.433      ;
; -5.121 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.427      ;
; -5.119 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.427      ;
; -5.119 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.427      ;
; -5.117 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.424      ;
; -5.114 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.421      ;
; -5.105 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.413      ;
; -5.089 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.398      ;
; -5.085 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.167     ; 2.403      ;
; -5.084 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.168     ; 2.401      ;
; -5.082 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.390      ;
; -5.068 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.433      ;
; -5.064 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.427      ;
; -5.062 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.427      ;
; -5.062 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.427      ;
; -5.060 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.424      ;
; -5.057 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.421      ;
; -5.048 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.413      ;
; -5.044 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.352      ;
; -5.032 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.619     ; 2.398      ;
; -5.028 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.610     ; 2.403      ;
; -5.027 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.611     ; 2.401      ;
; -5.025 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.390      ;
; -5.025 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.332      ;
; -5.023 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.329      ;
; -5.023 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.329      ;
; -5.021 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.326      ;
; -5.020 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.181     ; 2.324      ;
; -5.018 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.323      ;
; -5.014 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.173     ; 2.326      ;
; -5.001 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.307      ;
; -4.987 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.620     ; 2.352      ;
; -4.985 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.292      ;
; -4.981 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.169     ; 2.297      ;
; -4.980 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.295      ;
; -4.978 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.284      ;
; -4.972 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.183     ; 2.274      ;
; -4.968 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.332      ;
; -4.966 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.329      ;
; -4.966 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.329      ;
; -4.964 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.623     ; 2.326      ;
; -4.963 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.624     ; 2.324      ;
; -4.961 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.623     ; 2.323      ;
; -4.961 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.268      ;
; -4.958 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.183     ; 2.260      ;
; -4.958 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.264      ;
; -4.957 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.616     ; 2.326      ;
; -4.948 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.179     ; 2.254      ;
; -4.947 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.254      ;
; -4.944 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.622     ; 2.307      ;
; -4.928 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.621     ; 2.292      ;
; -4.924 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.612     ; 2.297      ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[10]   ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[8]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[9]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.049      ; 5.669      ;
; -4.308 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.279     ; 1.514      ;
; -4.251 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.722     ; 1.514      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.231 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.931     ; 3.285      ;
; -4.143 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.134     ; 1.494      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.099 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.930     ; 3.154      ;
; -4.086 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.577     ; 1.494      ;
; -3.966 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.970     ; 1.481      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.931 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.929     ; 2.987      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.911 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.992     ; 1.404      ;
; -3.909 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.413     ; 1.481      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.854 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.435     ; 1.404      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.821 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.926     ; 2.880      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.801 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.922     ; 2.864      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
; -3.742 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.789     ; 2.938      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.086     ; 1.892      ;
; -4.436 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.529     ; 1.892      ;
; -4.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.060      ; 5.426      ;
; -4.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.760      ;
; -4.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.760      ;
; -4.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.760      ;
; -4.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.760      ;
; -4.356 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.087     ; 1.754      ;
; -4.302 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.760      ;
; -4.302 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.760      ;
; -4.302 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.760      ;
; -4.302 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.760      ;
; -4.299 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.530     ; 1.754      ;
; -4.271 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.081     ; 1.675      ;
; -4.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 5.286      ;
; -4.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 5.286      ;
; -4.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 5.286      ;
; -4.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 5.286      ;
; -4.226 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.059      ; 5.260      ;
; -4.214 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.524     ; 1.675      ;
; -4.180 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.065      ; 5.220      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.508      ;
; -4.098 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.084     ; 1.499      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.050 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.508      ;
; -4.041 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.527     ; 1.499      ;
; -3.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 5.016      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -3.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.062      ; 4.521      ;
; -1.368 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.109      ; 4.188      ;
; -1.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 4.159      ;
; -1.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 4.130      ;
; -1.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.114      ; 4.006      ;
; -1.111 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.933      ;
; -1.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.927      ;
; -1.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.924      ;
; -1.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.900      ;
; -0.925 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.747      ;
; -0.924 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.746      ;
; -0.868 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.109      ; 4.188      ;
; -0.837 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 4.159      ;
; -0.808 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 4.130      ;
; -0.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.114      ; 4.006      ;
; -0.611 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.933      ;
; -0.605 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.927      ;
; -0.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.924      ;
; -0.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.900      ;
; -0.425 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.747      ;
; -0.424 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.746      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.543 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.899     ; 1.162      ;
; -3.538 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.900     ; 1.156      ;
; -3.486 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.342     ; 1.162      ;
; -3.481 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.343     ; 1.156      ;
; -3.329 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.860     ; 0.987      ;
; -3.324 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.861     ; 0.981      ;
; -3.272 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.303     ; 0.987      ;
; -3.267 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.304     ; 0.981      ;
; -2.676 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.296     ; 1.398      ;
; -2.548 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.295     ; 1.271      ;
; -2.482 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.297     ; 1.203      ;
; -2.475 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.296     ; 1.197      ;
; -2.272 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.952     ; 1.338      ;
; -2.231 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.993     ; 1.256      ;
; -2.228 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.992     ; 1.254      ;
; -2.155 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.951     ; 1.222      ;
; -2.062 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.298     ; 0.782      ;
; -2.024 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.297     ; 0.745      ;
; -1.955 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.925     ; 1.048      ;
; -1.941 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.990     ; 0.969      ;
; -1.935 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.948     ; 1.005      ;
; -1.934 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.949     ; 1.003      ;
; -1.918 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.989     ; 0.947      ;
; -1.899 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.924     ; 0.993      ;
; -1.685 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.955     ; 0.748      ;
; -1.661 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.954     ; 0.725      ;
; -1.578 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.560     ; 1.036      ;
; -1.465 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.452     ; 1.031      ;
; -1.440 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.414     ; 1.044      ;
; -1.422 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.452     ; 0.988      ;
; -1.417 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.454     ; 0.981      ;
; -1.373 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.454     ; 0.937      ;
; -1.372 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.585     ; 0.805      ;
; -1.371 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.594     ; 0.795      ;
; -1.359 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.584     ; 0.793      ;
; -1.349 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.592     ; 0.775      ;
; -1.349 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.593     ; 0.774      ;
; -1.342 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.583     ; 0.777      ;
; -1.342 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.588     ; 0.772      ;
; -1.334 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.589     ; 0.763      ;
; -1.240 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.246     ; 1.012      ;
; -1.239 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.245     ; 1.012      ;
; -1.151 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.451     ; 0.718      ;
; -1.086 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.415     ; 0.689      ;
; -0.541 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.352      ;
; -0.521 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.332      ;
; -0.504 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.769      ;
; -0.503 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.314      ;
; -0.486 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.297      ;
; -0.484 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.295      ;
; -0.461 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.272      ;
; -0.448 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.259      ;
; -0.447 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.197     ; 1.258      ;
; -0.417 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.682      ;
; -0.338 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.603      ;
; -0.334 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.599      ;
; -0.317 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.582      ;
; -0.282 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.547      ;
; -0.262 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.527      ;
; 0.055  ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.257      ; 1.210      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                       ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -2.133 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.604      ; 1.720      ;
; -1.425 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r20[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.239      ; 2.674      ;
; -1.386 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r20[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.304      ; 2.911      ;
; -1.361 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r22[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.233      ; 2.880      ;
; -1.348 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r22[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.280      ; 2.902      ;
; -1.321 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r22[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.316      ; 2.891      ;
; -1.297 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r20[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.382      ; 2.900      ;
; -1.297 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r20[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.243      ; 2.817      ;
; -1.284 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r22[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.271      ; 2.835      ;
; -1.272 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r14[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.743      ; 2.798      ;
; -1.271 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.303      ; 2.854      ;
; -1.252 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r26[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.110      ; 2.448      ;
; -1.246 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r22[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.060      ; 2.578      ;
; -1.242 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r22[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.281      ; 2.802      ;
; -1.235 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r22[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.398      ; 2.910      ;
; -1.233 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r22[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.237      ; 2.755      ;
; -1.220 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r22[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.318      ; 2.640      ;
; -1.218 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r20[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.246      ; 2.753      ;
; -1.216 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.350      ; 2.849      ;
; -1.208 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r20[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.380      ; 2.802      ;
; -1.208 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r20[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.320      ; 2.915      ;
; -1.200 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r20[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.403      ; 2.882      ;
; -1.181 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r22[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.279      ; 2.732      ;
; -1.165 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r22[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.259      ; 2.701      ;
; -1.154 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r18[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.295      ; 2.829      ;
; -1.145 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r22[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.379      ; 2.900      ;
; -1.144 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r20[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.071      ; 2.492      ;
; -1.142 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.267      ; 1.235      ;
; -1.135 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r22[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.278      ; 2.687      ;
; -1.132 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r18[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.286      ; 2.664      ;
; -1.124 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r12[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.118      ; 2.377      ;
; -1.113 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r16[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.299      ; 2.199      ;
; -1.106 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r20[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.551      ; 2.855      ;
; -1.103 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r14[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.565      ; 3.047      ;
; -1.096 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r20[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.377      ; 2.687      ;
; -1.095 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r12[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.005      ; 2.235      ;
; -1.092 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r22[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.407      ; 2.784      ;
; -1.079 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.577      ; 2.867      ;
; -1.078 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r18[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.290      ; 2.583      ;
; -1.065 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r12[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.815      ; 2.092      ;
; -1.064 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r24[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.071      ; 2.091      ;
; -1.064 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r18[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.292      ; 2.568      ;
; -1.059 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r18[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.294      ; 2.571      ;
; -1.056 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r4[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.858      ; 2.969      ;
; -1.056 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r26[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.185      ; 2.377      ;
; -1.054 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r24[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.218      ; 2.375      ;
; -1.053 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r26[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.847      ; 1.982      ;
; -1.046 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r20[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.501      ; 2.932      ;
; -1.046 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.574      ; 1.727      ;
; -1.036 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r12[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.984      ; 2.123      ;
; -1.036 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r8[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.368      ; 2.618      ;
; -1.026 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r20[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.496      ; 2.906      ;
; -1.024 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r26[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.246      ; 2.411      ;
; -1.021 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r12[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.768      ; 1.892      ;
; -1.018 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r12[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.906      ; 2.203      ;
; -1.008 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.002      ; 2.093      ;
; -1.001 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.290      ; 2.664      ;
; -0.995 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r18[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.299      ; 2.506      ;
; -0.993 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r20[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.384      ; 2.657      ;
; -0.991 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r12[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.272      ; 2.512      ;
; -0.989 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r8[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.352      ; 2.549      ;
; -0.988 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r26[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.415      ; 2.501      ;
; -0.983 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r22[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.327      ; 2.695      ;
; -0.981 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r26[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.303      ; 2.391      ;
; -0.977 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r12[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.613      ; 1.820      ;
; -0.973 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.496      ; 2.669      ;
; -0.967 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r12[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.964      ; 2.034      ;
; -0.966 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.509      ; 1.614      ;
; -0.964 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r24[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.078      ; 2.144      ;
; -0.960 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.495      ; 2.632      ;
; -0.960 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r2[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.434      ; 2.610      ;
; -0.960 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r8[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.354      ; 2.530      ;
; -0.958 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r18[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.295      ; 2.631      ;
; -0.958 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r20[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.373      ; 2.707      ;
; -0.957 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r10[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.421      ; 2.614      ;
; -0.953 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.537      ; 2.667      ;
; -0.951 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.532      ; 2.661      ;
; -0.950 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r16[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.492      ; 2.530      ;
; -0.933 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r8[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.385      ; 2.530      ;
; -0.929 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r4[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.876      ; 3.052      ;
; -0.922 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.637      ; 1.771      ;
; -0.917 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r18[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.311      ; 2.601      ;
; -0.907 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r24[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.273      ; 2.314      ;
; -0.907 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.383      ; 2.526      ;
; -0.900 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r8[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.494      ; 2.454      ;
; -0.886 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r4[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.870      ; 2.969      ;
; -0.885 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r6[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.970      ; 3.105      ;
; -0.883 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.696      ; 1.792      ;
; -0.882 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r12[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.965      ; 2.106      ;
; -0.878 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.661      ; 2.609      ;
; -0.877 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r27[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 1.129      ; 1.889      ;
; -0.877 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r25[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.860      ; 1.231      ;
; -0.871 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r4[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.871      ; 2.958      ;
; -0.871 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r2[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.462      ; 2.567      ;
; -0.870 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r26[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.062      ; 2.033      ;
; -0.870 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r18[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.312      ; 2.554      ;
; -0.869 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 1.477      ; 1.845      ;
; -0.867 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r18[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.312      ; 2.558      ;
; -0.862 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.635      ; 2.579      ;
; -0.852 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r26[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.117      ; 2.248      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.728      ; 3.292      ;
; -1.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.727      ; 3.312      ;
; -1.439 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.726      ; 3.513      ;
; -1.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.640      ; 5.543      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.355      ; 3.326      ;
; -1.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.728      ; 3.293      ;
; -1.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.727      ; 3.314      ;
; -1.045 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.442      ; 5.623      ;
; -0.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.430      ; 5.679      ;
; -0.959 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.726      ; 3.513      ;
; -0.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.454      ; 5.769      ;
; -0.878 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.735      ; 5.083      ;
; -0.843 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.640      ; 5.543      ;
; -0.775 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.355      ; 3.326      ;
; -0.741 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.736      ; 5.221      ;
; -0.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.319      ; 5.811      ;
; -0.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.307      ; 5.867      ;
; -0.640 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.318      ; 5.904      ;
; -0.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.454      ; 6.087      ;
; -0.565 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.442      ; 5.623      ;
; -0.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.454      ; 6.133      ;
; -0.497 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.430      ; 5.679      ;
; -0.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.292      ; 5.083      ;
; -0.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.454      ; 5.769      ;
; -0.421 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.322      ; 6.127      ;
; -0.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.735      ; 5.083      ;
; -0.396 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.317      ; 6.147      ;
; -0.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.322      ; 6.157      ;
; -0.298 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.293      ; 5.221      ;
; -0.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.736      ; 5.221      ;
; -0.254 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.319      ; 5.811      ;
; -0.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.307      ; 5.867      ;
; -0.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.318      ; 5.904      ;
; -0.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.425      ; 6.514      ;
; -0.113 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.454      ; 6.087      ;
; -0.110 ; super_register_bank:inst2|r22[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.947      ; 2.857      ;
; -0.083 ; super_register_bank:inst2|r22[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.977      ; 2.914      ;
; -0.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.454      ; 6.133      ;
; -0.054 ; super_register_bank:inst2|r12[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.240      ; 3.206      ;
; -0.028 ; super_register_bank:inst2|r22[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.929      ; 2.921      ;
; 0.045  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.292      ; 5.083      ;
; 0.059  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.322      ; 6.127      ;
; 0.084  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.317      ; 6.147      ;
; 0.088  ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.816      ; 2.924      ;
; 0.089  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.322      ; 6.157      ;
; 0.102  ; super_register_bank:inst2|r22[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.862      ; 2.984      ;
; 0.129  ; super_register_bank:inst2|r23[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.631      ; 2.280      ;
; 0.132  ; super_register_bank:inst2|r22[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.004      ; 3.156      ;
; 0.182  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.293      ; 5.221      ;
; 0.187  ; super_register_bank:inst2|r8[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.891      ; 3.098      ;
; 0.189  ; super_register_bank:inst2|r23[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.808      ; 2.517      ;
; 0.227  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.320      ; 6.773      ;
; 0.232  ; super_register_bank:inst2|r26[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.129      ; 3.381      ;
; 0.239  ; super_register_bank:inst2|r26[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.026      ; 3.285      ;
; 0.243  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.319      ; 6.788      ;
; 0.248  ; super_register_bank:inst2|r4[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.385      ; 2.653      ;
; 0.269  ; super_register_bank:inst2|r22[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.161      ; 3.450      ;
; 0.280  ; super_register_bank:inst2|r21[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.447      ; 2.247      ;
; 0.298  ; super_register_bank:inst2|r0[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.736      ; 4.054      ;
; 0.299  ; super_register_bank:inst2|r18[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.945      ; 3.264      ;
; 0.318  ; super_register_bank:inst2|r3[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.310      ; 3.148      ;
; 0.343  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.425      ; 6.514      ;
; 0.347  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.656      ; 5.033      ;
; 0.351  ; super_register_bank:inst2|r15[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.149      ; 3.020      ;
; 0.386  ; super_register_bank:inst2|r22[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.714      ; 3.120      ;
; 0.405  ; super_register_bank:inst2|r23[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.593      ; 2.518      ;
; 0.421  ; super_register_bank:inst2|r20[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.015      ; 3.456      ;
; 0.424  ; super_register_bank:inst2|r26[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.365      ; 3.809      ;
; 0.424  ; super_register_bank:inst2|r23[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.622      ; 2.566      ;
; 0.443  ; super_register_bank:inst2|r23[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.640      ; 2.603      ;
; 0.449  ; super_register_bank:inst2|r14[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.545      ; 3.014      ;
; 0.465  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.730      ; 6.421      ;
; 0.478  ; super_register_bank:inst2|r27[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.342      ; 3.340      ;
; 0.483  ; super_register_bank:inst2|r23[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.642      ; 2.645      ;
; 0.485  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.734      ; 6.445      ;
; 0.490  ; super_register_bank:inst2|r21[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.724      ; 2.734      ;
; 0.491  ; super_register_bank:inst2|r13[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.772      ; 2.783      ;
; 0.492  ; super_register_bank:inst2|r20[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.834      ; 3.346      ;
; 0.492  ; super_register_bank:inst2|r23[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.487      ; 2.499      ;
; 0.497  ; super_register_bank:inst2|r12[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.838      ; 3.355      ;
; 0.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.515      ; 4.044      ;
; 0.514  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.499      ; 6.239      ;
; 0.520  ; super_register_bank:inst2|r15[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.130      ; 3.170      ;
; 0.525  ; super_register_bank:inst2|r15[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.971      ; 3.016      ;
; 0.529  ; super_register_bank:inst2|r25[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.024      ; 3.073      ;
; 0.535  ; super_register_bank:inst2|r26[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.695      ; 3.250      ;
; 0.540  ; super_register_bank:inst2|r0[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.149      ; 4.709      ;
; 0.546  ; super_register_bank:inst2|r15[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.182      ; 3.248      ;
; 0.548  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.446      ; 5.024      ;
; 0.550  ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.637      ; 4.207      ;
; 0.563  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.458      ; 5.051      ;
; 0.568  ; super_register_bank:inst2|r22[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.783      ; 3.371      ;
; 0.570  ; super_register_bank:inst2|r16[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.153      ; 3.743      ;
; 0.570  ; super_register_bank:inst2|r1[3]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.800      ; 2.890      ;
; 0.571  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.441      ; 5.042      ;
; 0.575  ; super_register_bank:inst2|r20[11]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.741      ; 3.336      ;
; 0.577  ; super_register_bank:inst2|r0[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.836      ; 4.433      ;
; 0.581  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.320      ; 7.127      ;
; 0.599  ; super_register_bank:inst2|r12[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.139      ; 3.758      ;
; 0.602  ; super_register_bank:inst2|r24[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.039      ; 3.661      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                           ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                           ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.358 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r5[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.428      ; 1.600      ;
; -0.339 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.415      ; 1.606      ;
; -0.304 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r5[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.394      ; 1.620      ;
; -0.295 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r5[11]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.431      ; 1.666      ;
; -0.265 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r5[14]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.432      ; 1.697      ;
; -0.265 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r5[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.407      ; 1.672      ;
; -0.192 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r5[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.251      ; 1.589      ;
; -0.173 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r5[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.433      ; 1.790      ;
; -0.153 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r5[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.258      ; 1.635      ;
; -0.129 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r5[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.258      ; 1.659      ;
; -0.112 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r16[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.685      ; 1.603      ;
; -0.060 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r5[3]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.261      ; 1.731      ;
; -0.056 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r5[2]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.253      ; 1.727      ;
; -0.045 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r5[5]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.259      ; 1.744      ;
; -0.030 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r5[8]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.258      ; 1.758      ;
; -0.018 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r5[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.257      ; 1.769      ;
; 0.030  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r7[8]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.597      ; 1.157      ;
; 0.083  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r13[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.784      ; 1.397      ;
; 0.097  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r7[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.992      ; 1.619      ;
; 0.099  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r7[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.727      ; 1.356      ;
; 0.103  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r19[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.978      ; 1.611      ;
; 0.115  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r7[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.636      ; 1.281      ;
; 0.118  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r21[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.048      ; 1.696      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r21[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.996      ; 1.657      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r21[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.055      ; 1.716      ;
; 0.140  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r13[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.774      ; 1.444      ;
; 0.144  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r21[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.063      ; 1.737      ;
; 0.147  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r1[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.837      ; 1.514      ;
; 0.150  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r13[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.777      ; 1.457      ;
; 0.162  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r21[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.041      ; 1.733      ;
; 0.166  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r4[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.132      ; 2.328      ;
; 0.176  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r5[4]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.256      ; 1.962      ;
; 0.183  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r9[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.630      ; 1.343      ;
; 0.184  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r19[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.979      ; 1.693      ;
; 0.187  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r13[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.763      ; 1.480      ;
; 0.196  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r7[4]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.460      ; 1.186      ;
; 0.198  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r13[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.784      ; 1.512      ;
; 0.201  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r11[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.628      ; 1.359      ;
; 0.206  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r19[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.969      ; 1.705      ;
; 0.208  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r19[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.967      ; 1.705      ;
; 0.210  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r7[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.697      ; 1.437      ;
; 0.214  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r23[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.927      ; 1.671      ;
; 0.219  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.993      ; 1.742      ;
; 0.223  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r7[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.729      ; 1.482      ;
; 0.227  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r6[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.292      ; 2.549      ;
; 0.228  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r16[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.680      ; 1.938      ;
; 0.228  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.802      ; 1.560      ;
; 0.234  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r23[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.886      ; 1.650      ;
; 0.235  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r11[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.140      ; 0.905      ;
; 0.240  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r16[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.702      ; 1.972      ;
; 0.240  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r19[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.977      ; 1.747      ;
; 0.243  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r13[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.774      ; 1.547      ;
; 0.245  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r21[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.858      ; 1.633      ;
; 0.247  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r21[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.991      ; 1.768      ;
; 0.248  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r21[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.858      ; 1.636      ;
; 0.251  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r9[11]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.647      ; 1.428      ;
; 0.252  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r11[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.572      ; 1.354      ;
; 0.254  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r21[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.992      ; 1.776      ;
; 0.255  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r7[2]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.827      ; 1.612      ;
; 0.256  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r21[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.049      ; 1.835      ;
; 0.261  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r23[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.905      ; 1.696      ;
; 0.263  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r7[5]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.485      ; 1.278      ;
; 0.263  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r23[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.895      ; 1.688      ;
; 0.264  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r16[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.702      ; 1.996      ;
; 0.265  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r9[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.628      ; 1.423      ;
; 0.265  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r23[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.840      ; 1.635      ;
; 0.267  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r23[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.979      ; 1.776      ;
; 0.267  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r21[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.031      ; 1.828      ;
; 0.268  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r7[3]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.969      ; 1.767      ;
; 0.269  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r10[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.800      ; 2.099      ;
; 0.278  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r21[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.383      ; 1.191      ;
; 0.283  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r11[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.120      ; 0.933      ;
; 0.286  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r23[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.916      ; 1.732      ;
; 0.288  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r19[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.822      ; 1.640      ;
; 0.291  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r11[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.574      ; 1.395      ;
; 0.293  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r7[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.933      ; 1.756      ;
; 0.297  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r7[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.266      ; 1.093      ;
; 0.300  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r13[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.756      ; 1.586      ;
; 0.301  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.827      ; 1.658      ;
; 0.302  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r6[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.292      ; 2.624      ;
; 0.302  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r13[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.749      ; 1.581      ;
; 0.305  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r13[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.953      ; 1.788      ;
; 0.305  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r1[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.677      ; 1.512      ;
; 0.307  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r19[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.979      ; 1.816      ;
; 0.307  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r21[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.764      ; 1.601      ;
; 0.309  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r1[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.837      ; 1.676      ;
; 0.310  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r13[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.773      ; 1.613      ;
; 0.311  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r1[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.817      ; 1.658      ;
; 0.319  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r6[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.273      ; 2.622      ;
; 0.322  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r11[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.465      ; 1.317      ;
; 0.324  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r23[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.903      ; 1.757      ;
; 0.324  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r23[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.905      ; 1.759      ;
; 0.325  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r7[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.443      ; 1.298      ;
; 0.326  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r1[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.834      ; 1.690      ;
; 0.329  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r15[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.900      ; 0.759      ;
; 0.329  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r23[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.875      ; 1.734      ;
; 0.335  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r11[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.088      ; 0.953      ;
; 0.335  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r11[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.507      ; 1.372      ;
; 0.337  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r6[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.311      ; 2.678      ;
; 0.337  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r9[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.521      ; 1.388      ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                              ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.271 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.396      ; 1.667      ;
; 0.465 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.039      ; 4.504      ;
; 0.506 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.898      ; 4.404      ;
; 0.611 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.904      ; 4.515      ;
; 0.616 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.902      ; 4.518      ;
; 0.639 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.905      ; 4.544      ;
; 0.658 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.908      ; 4.566      ;
; 0.691 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.908      ; 4.599      ;
; 0.708 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.915      ; 4.623      ;
; 0.740 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.396      ; 1.656      ;
; 0.761 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.899      ; 4.660      ;
; 0.771 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.898      ; 4.669      ;
; 0.779 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.907      ; 4.686      ;
; 0.779 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.902      ; 4.681      ;
; 0.823 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.898      ; 4.721      ;
; 0.825 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.908      ; 4.733      ;
; 0.865 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.905      ; 4.770      ;
; 0.870 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 4.773      ;
; 0.972 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 4.039      ; 4.531      ;
; 1.003 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.898      ; 4.421      ;
; 1.102 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.904      ; 4.526      ;
; 1.164 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.908      ; 4.592      ;
; 1.169 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.902      ; 4.591      ;
; 1.197 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.908      ; 4.625      ;
; 1.209 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.905      ; 4.634      ;
; 1.223 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.915      ; 4.658      ;
; 1.264 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.907      ; 4.691      ;
; 1.276 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.898      ; 4.694      ;
; 1.302 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.902      ; 4.724      ;
; 1.326 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.899      ; 4.745      ;
; 1.327 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.898      ; 4.745      ;
; 1.339 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.903      ; 4.762      ;
; 1.345 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.905      ; 4.770      ;
; 1.382 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.908      ; 4.810      ;
; 1.673 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.490      ;
; 1.697 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.791      ; 3.518      ;
; 1.880 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 3.707      ;
; 1.940 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.757      ;
; 2.034 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.851      ;
; 2.044 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 3.868      ;
; 2.051 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.868      ;
; 2.071 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 3.895      ;
; 2.103 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.792      ; 3.925      ;
; 2.120 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.928      ; 4.078      ;
; 2.121 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.938      ;
; 2.137 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.801      ; 3.968      ;
; 2.174 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.991      ;
; 2.192 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.009      ;
; 2.196 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.023      ;
; 2.215 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.811      ; 4.056      ;
; 2.223 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.041      ;
; 2.250 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.077      ;
; 2.259 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.076      ;
; 2.286 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.103      ;
; 2.299 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 4.123      ;
; 2.303 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.120      ;
; 2.304 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.131      ;
; 2.316 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 4.140      ;
; 2.330 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.157      ;
; 2.352 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.170      ;
; 2.359 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.177      ;
; 2.373 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.811      ; 4.214      ;
; 2.380 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.801      ; 4.211      ;
; 2.383 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.942      ; 4.355      ;
; 2.391 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.793      ; 4.214      ;
; 2.393 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.928      ; 4.351      ;
; 2.404 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.808      ; 4.242      ;
; 2.410 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 4.234      ;
; 2.410 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.928      ; 4.368      ;
; 2.411 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.238      ;
; 2.416 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.243      ;
; 2.422 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.811      ; 4.263      ;
; 2.427 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 4.251      ;
; 2.436 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.253      ;
; 2.440 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.267      ;
; 2.458 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.818      ; 4.306      ;
; 2.466 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.790      ; 4.286      ;
; 2.531 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.810      ; 4.371      ;
; 2.542 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.799      ; 4.371      ;
; 2.572 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.390      ;
; 2.574 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.392      ;
; 2.615 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.800      ; 4.445      ;
; 2.628 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.455      ;
; 2.629 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.447      ;
; 2.651 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.468      ;
; 2.662 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.479      ;
; 2.688 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.804      ; 4.522      ;
; 2.706 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.523      ;
; 2.747 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.574      ;
; 2.747 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.574      ;
; 2.757 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.575      ;
; 2.774 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.592      ;
; 2.786 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.798      ; 4.614      ;
; 2.787 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 4.611      ;
; 2.794 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 4.612      ;
; 2.796 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.623      ;
; 2.814 ; carry_block:inst8|cy         ; ALU:inst5|z[0]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.808      ; 4.652      ;
; 2.816 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 4.643      ;
; 2.834 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.651      ;
; 2.851 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 4.668      ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.062      ; 0.577      ;
; 0.572 ; fetch:inst4|PC[10]                                                                                       ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.793      ;
; 0.589 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.807      ;
; 0.590 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.808      ;
; 0.592 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 0.811      ;
; 0.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 3.242      ;
; 0.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 3.414      ;
; 0.829 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 3.423      ;
; 0.847 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.066      ;
; 0.859 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.083      ;
; 0.866 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.084      ;
; 0.867 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.085      ;
; 0.929 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.458      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.932 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.842      ; 1.461      ;
; 0.958 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.176      ;
; 0.960 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.178      ;
; 0.971 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.189      ;
; 0.972 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.190      ;
; 0.973 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.191      ;
; 0.974 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.192      ;
; 0.974 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.192      ;
; 0.974 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.192      ;
; 0.975 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.193      ;
; 0.975 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 2.181      ; 3.343      ;
; 0.976 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.194      ;
; 0.976 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.194      ;
; 0.976 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.194      ;
; 0.977 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.195      ;
; 0.977 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.195      ;
; 0.978 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.196      ;
; 0.979 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.197      ;
; 1.083 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.301      ;
; 1.084 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.302      ;
; 1.085 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.303      ;
; 1.086 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.304      ;
; 1.086 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.304      ;
; 1.087 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.305      ;
; 1.088 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.306      ;
; 1.088 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.306      ;
; 1.089 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.307      ;
; 1.090 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.308      ;
; 1.091 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.309      ;
; 1.148 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 3.242      ;
; 1.195 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.413      ;
; 1.196 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.414      ;
; 1.197 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.415      ;
; 1.198 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.416      ;
; 1.199 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.417      ;
; 1.200 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.418      ;
; 1.201 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.419      ;
; 1.202 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.420      ;
; 1.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 3.877      ;
; 1.307 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.525      ;
; 1.309 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.527      ;
; 1.312 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.530      ;
; 1.314 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 1.532      ;
; 1.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 3.414      ;
; 1.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 3.423      ;
; 1.510 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 2.181      ; 3.378      ;
; 1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 3.877      ;
; 1.793 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 4.387      ;
; 1.799 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 4.393      ;
; 2.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 4.387      ;
; 2.299 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 4.393      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 5.252      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 5.252      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 5.252      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 5.252      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.181      ; 5.252      ;
; 3.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 5.252      ;
; 3.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.181      ; 5.252      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.475 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.126      ;
; 0.772 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.423      ;
; 0.777 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.428      ;
; 0.793 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.444      ;
; 0.808 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.459      ;
; 0.868 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.519      ;
; 0.926 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.577      ;
; 0.976 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.154      ;
; 0.980 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.158      ;
; 0.984 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.424      ; 1.635      ;
; 0.999 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.177      ;
; 1.005 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.183      ;
; 1.017 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.195      ;
; 1.032 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.210      ;
; 1.045 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.223      ;
; 1.061 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.049     ; 1.239      ;
; 1.604 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.176     ; 0.645      ;
; 1.676 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.211     ; 0.682      ;
; 1.728 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.011     ; 0.934      ;
; 1.746 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.011     ; 0.952      ;
; 1.821 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.342     ; 0.696      ;
; 1.822 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.343     ; 0.696      ;
; 1.826 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.337     ; 0.706      ;
; 1.839 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.346     ; 0.710      ;
; 1.840 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.347     ; 0.710      ;
; 1.842 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.338     ; 0.721      ;
; 1.856 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.339     ; 0.734      ;
; 1.858 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.347     ; 0.728      ;
; 1.873 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.213     ; 0.877      ;
; 1.925 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.212     ; 0.930      ;
; 1.933 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.214     ; 0.936      ;
; 1.944 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.174     ; 0.987      ;
; 1.964 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.212     ; 0.969      ;
; 2.079 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.316     ; 0.980      ;
; 2.127 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.671     ; 0.673      ;
; 2.129 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.671     ; 0.675      ;
; 2.363 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.665     ; 0.915      ;
; 2.364 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.665     ; 0.916      ;
; 2.364 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.699     ; 0.882      ;
; 2.365 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.699     ; 0.883      ;
; 2.375 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.657     ; 0.935      ;
; 2.437 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.657     ; 0.997      ;
; 2.476 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.020     ; 0.673      ;
; 2.504 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.020     ; 0.701      ;
; 2.613 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.668     ; 1.162      ;
; 2.648 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.701     ; 1.164      ;
; 2.661 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.701     ; 1.177      ;
; 2.688 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.668     ; 1.237      ;
; 2.917 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.020     ; 1.114      ;
; 2.917 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.020     ; 1.114      ;
; 2.985 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.019     ; 1.183      ;
; 3.058 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.019     ; 1.256      ;
; 3.088 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.441     ; 0.864      ;
; 3.095 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.441     ; 0.871      ;
; 3.304 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.479     ; 1.042      ;
; 3.304 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.479     ; 1.042      ;
; 3.634 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.487     ; 0.864      ;
; 3.641 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.487     ; 0.871      ;
; 3.850 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.525     ; 1.042      ;
; 3.850 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.525     ; 1.042      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.925 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.533      ;
; 0.928 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.536      ;
; 1.097 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.705      ;
; 1.113 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.721      ;
; 1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.725      ;
; 1.130 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.738      ;
; 1.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.198      ; 3.828      ;
; 1.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.916      ;
; 1.328 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.936      ;
; 1.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.193      ; 3.983      ;
; 1.425 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.533      ;
; 1.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.536      ;
; 1.597 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.705      ;
; 1.613 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.721      ;
; 1.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.725      ;
; 1.630 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.738      ;
; 1.717 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.198      ; 3.828      ;
; 1.808 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.916      ;
; 1.828 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.936      ;
; 1.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.193      ; 3.983      ;
; 3.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.028      ;
; 3.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.052      ;
; 3.866 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.274      ;
; 3.904 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.312      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.947 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.466      ;
; 3.975 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.494      ;
; 4.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.208      ; 4.406      ;
; 4.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.446      ;
; 4.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.446      ;
; 4.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.446      ;
; 4.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.446      ;
; 4.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.446      ;
; 4.167 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.665     ; 1.689      ;
; 4.168 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.576      ;
; 4.212 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.671     ; 1.728      ;
; 4.234 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.753      ;
; 4.234 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.753      ;
; 4.234 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.753      ;
; 4.234 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.668     ; 1.753      ;
; 4.370 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.670     ; 1.887      ;
; 4.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 4.867      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.493 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.466      ;
; 4.521 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.494      ;
; 4.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.214      ; 5.036      ;
; 4.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 5.118      ;
; 4.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.211      ; 5.118      ;
; 4.713 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.711     ; 1.689      ;
; 4.758 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.717     ; 1.728      ;
; 4.780 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.753      ;
; 4.780 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.753      ;
; 4.780 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.753      ;
; 4.780 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.714     ; 1.753      ;
; 4.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.209      ; 5.244      ;
; 4.916 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.716     ; 1.887      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.734 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.550     ; 0.371      ;
; 1.740 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.549     ; 0.378      ;
; 1.740 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.549     ; 0.378      ;
; 1.741 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.549     ; 0.379      ;
; 1.742 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.549     ; 0.380      ;
; 1.742 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.551     ; 0.378      ;
; 1.743 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.550     ; 0.380      ;
; 1.743 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.551     ; 0.379      ;
; 1.871 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.679     ; 0.379      ;
; 1.982 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.549     ; 0.620      ;
; 2.383 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.554     ; 1.016      ;
; 2.394 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.545     ; 1.036      ;
; 2.433 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.543     ; 1.077      ;
; 2.444 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.553     ; 1.078      ;
; 2.479 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.553     ; 1.113      ;
; 2.508 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.546     ; 1.149      ;
; 3.131 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.759     ; 0.559      ;
; 3.195 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.591     ; 0.791      ;
; 3.286 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.588     ; 0.885      ;
; 3.325 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.592     ; 0.920      ;
; 3.347 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[5]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.238     ; 3.306      ;
; 3.381 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 0.812      ;
; 3.382 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[8]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.231     ; 3.348      ;
; 3.386 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[14]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.234     ; 3.349      ;
; 3.394 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[9]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.231     ; 3.360      ;
; 3.407 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[3]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.238     ; 3.366      ;
; 3.436 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.592     ; 1.031      ;
; 3.476 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[0]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.233     ; 3.440      ;
; 3.482 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[11]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.232     ; 3.447      ;
; 3.502 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[13]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.232     ; 3.467      ;
; 3.524 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[15]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.232     ; 3.489      ;
; 3.584 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[6]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.223     ; 3.558      ;
; 3.677 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.805     ; 0.559      ;
; 3.681 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[4]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.232     ; 3.646      ;
; 3.711 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[1]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.223     ; 3.685      ;
; 3.720 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.594     ; 1.313      ;
; 3.741 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.637     ; 0.791      ;
; 3.755 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[10]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.233     ; 3.719      ;
; 3.760 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[2]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.232     ; 3.725      ;
; 3.761 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[12]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.233     ; 3.725      ;
; 3.778 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.588     ; 1.377      ;
; 3.779 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.588     ; 1.378      ;
; 3.784 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[7]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.233     ; 3.748      ;
; 3.824 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.747     ; 1.264      ;
; 3.832 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.634     ; 0.885      ;
; 3.871 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.638     ; 0.920      ;
; 3.927 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.802     ; 0.812      ;
; 3.982 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.638     ; 1.031      ;
; 3.991 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.588     ; 1.590      ;
; 4.020 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.759     ; 1.448      ;
; 4.022 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.542     ; 1.667      ;
; 4.037 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.763     ; 1.461      ;
; 4.175 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 1.606      ;
; 4.180 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 1.610      ;
; 4.206 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 1.637      ;
; 4.208 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.762     ; 1.633      ;
; 4.235 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.753     ; 1.669      ;
; 4.266 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.640     ; 1.313      ;
; 4.309 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.375     ; 2.121      ;
; 4.324 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.634     ; 1.377      ;
; 4.325 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.634     ; 1.378      ;
; 4.327 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.758     ; 1.756      ;
; 4.357 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.545     ; 1.999      ;
; 4.362 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.762     ; 1.787      ;
; 4.366 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.762     ; 1.791      ;
; 4.367 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.545     ; 2.009      ;
; 4.370 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.766     ; 1.791      ;
; 4.370 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.793     ; 1.264      ;
; 4.375 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.762     ; 1.800      ;
; 4.380 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.766     ; 1.801      ;
; 4.410 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 1.841      ;
; 4.413 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.761     ; 1.839      ;
; 4.426 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 1.856      ;
; 4.428 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.540     ; 2.075      ;
; 4.438 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 1.868      ;
; 4.453 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.761     ; 1.879      ;
; 4.470 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.758     ; 1.899      ;
; 4.483 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.592     ; 2.078      ;
; 4.490 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 1.921      ;
; 4.493 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.756     ; 1.924      ;
; 4.502 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.747     ; 1.942      ;
; 4.507 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 1.937      ;
; 4.526 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.762     ; 1.951      ;
; 4.537 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.634     ; 1.590      ;
; 4.547 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.765     ; 1.969      ;
; 4.557 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.765     ; 1.979      ;
; 4.566 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.805     ; 1.448      ;
; 4.568 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.588     ; 1.667      ;
; 4.582 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.758     ; 2.011      ;
; 4.583 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.809     ; 1.461      ;
; 4.614 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.760     ; 2.041      ;
; 4.642 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 2.072      ;
; 4.644 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.540     ; 2.291      ;
; 4.658 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.757     ; 2.088      ;
; 4.660 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.540     ; 2.307      ;
; 4.668 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.761     ; 2.094      ;
; 4.677 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.761     ; 2.103      ;
; 4.679 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.530     ; 2.336      ;
; 4.680 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.540     ; 2.327      ;
; 4.683 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.530     ; 2.340      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 148.59 MHz ; 148.59 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 242.37 MHz ; 242.37 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 547.35 MHz ; 250.0 MHz       ; clk_pc                                                                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -10.280 ; -146.226      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.566  ; -131.038      ;
; clk_reg                                                                                                  ; -4.752  ; -96.459       ;
; clk_pc                                                                                                   ; -4.131  ; -49.253       ;
; clk_k                                                                                                    ; -3.983  ; -59.879       ;
; clk_mem                                                                                                  ; -3.126  ; -19.861       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -1.847  ; -259.085      ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.513 ; -14.609       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.183 ; -0.948        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.259  ; 0.000         ;
; clk_pc                                                                                                   ; 0.312  ; 0.000         ;
; clk_mem                                                                                                  ; 0.452  ; 0.000         ;
; clk_k                                                                                                    ; 0.838  ; 0.000         ;
; clk_reg                                                                                                  ; 1.571  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -25.000       ;
; clk_mem                                                                                                  ; -3.000 ; -24.740       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -15.000       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.251 ; -11.987       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.361  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.472  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                         ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -10.280 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.795     ; 5.163      ;
; -10.147 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.508     ; 5.317      ;
; -9.984  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.605     ; 5.057      ;
; -9.927  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.629     ; 4.976      ;
; -9.911  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.507     ; 5.082      ;
; -9.799  ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.627     ; 4.850      ;
; -9.771  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.619     ; 4.830      ;
; -9.759  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.496     ; 4.941      ;
; -9.734  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.600     ; 4.812      ;
; -9.695  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.505     ; 4.868      ;
; -9.568  ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.506     ; 4.740      ;
; -9.544  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.507     ; 4.715      ;
; -9.500  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.512     ; 4.666      ;
; -9.494  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.799     ; 5.373      ;
; -9.480  ; super_register_bank:inst2|Block3:block3|Data_A[13] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.627     ; 4.531      ;
; -9.275  ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.942     ; 5.011      ;
; -9.215  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.593     ; 6.961      ;
; -9.122  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.592     ; 6.877      ;
; -9.070  ; super_register_bank:inst2|Block3:block3|Data_A[14] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.507     ; 4.241      ;
; -9.067  ; super_register_bank:inst2|Block3:block3|Data_A[15] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.511     ; 4.234      ;
; -9.021  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.594     ; 6.769      ;
; -9.001  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.594     ; 6.753      ;
; -8.967  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.305     ; 7.009      ;
; -8.942  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.975      ;
; -8.919  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.403     ; 6.855      ;
; -8.918  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.307     ; 6.953      ;
; -8.898  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.307     ; 6.937      ;
; -8.851  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.427     ; 6.763      ;
; -8.844  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.597     ; 6.579      ;
; -8.826  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.402     ; 6.771      ;
; -8.760  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.426     ; 6.681      ;
; -8.759  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.598     ; 6.497      ;
; -8.732  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.305     ; 6.766      ;
; -8.731  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.304     ; 6.774      ;
; -8.729  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.428     ; 6.647      ;
; -8.727  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.428     ; 6.641      ;
; -8.725  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.404     ; 6.663      ;
; -8.705  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.404     ; 6.647      ;
; -8.683  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.294     ; 6.728      ;
; -8.677  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.589     ; 6.509      ;
; -8.669  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.398     ; 6.610      ;
; -8.660  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.696      ;
; -8.656  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.311     ; 6.681      ;
; -8.640  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.680      ;
; -8.630  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.303     ; 6.666      ;
; -8.619  ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.424     ; 6.542      ;
; -8.592  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.293     ; 6.646      ;
; -8.591  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.416     ; 6.522      ;
; -8.576  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.397     ; 6.526      ;
; -8.573  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.687      ;
; -8.573  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.310     ; 6.595      ;
; -8.570  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.302     ; 6.689      ;
; -8.561  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.295     ; 6.612      ;
; -8.559  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.295     ; 6.606      ;
; -8.548  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.407     ; 6.473      ;
; -8.537  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.302     ; 6.582      ;
; -8.536  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.341     ; 5.373      ;
; -8.513  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.418     ; 6.437      ;
; -8.511  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.593     ; 6.338      ;
; -8.482  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.431     ; 6.383      ;
; -8.479  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.423     ; 6.477      ;
; -8.475  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.399     ; 6.418      ;
; -8.472  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.592     ; 6.177      ;
; -8.463  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.408     ; 6.391      ;
; -8.455  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.399     ; 6.402      ;
; -8.436  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.304     ; 6.474      ;
; -8.434  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.432     ; 6.338      ;
; -8.424  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.310     ; 6.453      ;
; -8.416  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.304     ; 6.458      ;
; -8.401  ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.303     ; 6.445      ;
; -8.398  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.310     ; 6.424      ;
; -8.381  ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.399     ; 6.403      ;
; -8.368  ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.305     ; 6.405      ;
; -8.366  ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.305     ; 6.358      ;
; -8.364  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.304     ; 6.407      ;
; -8.363  ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.309     ; 6.386      ;
; -8.356  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.138     ; 7.065      ;
; -8.349  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.305     ; 6.383      ;
; -8.333  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.309     ; 6.371      ;
; -8.331  ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.417     ; 6.253      ;
; -8.327  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.600     ; 6.078      ;
; -8.324  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.427     ; 6.317      ;
; -8.318  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.139     ; 7.018      ;
; -8.317  ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.484     ; 5.011      ;
; -8.314  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.596     ; 7.065      ;
; -8.314  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.298     ; 6.348      ;
; -8.313  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.349      ;
; -8.311  ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.290     ; 6.442      ;
; -8.307  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.140     ; 7.009      ;
; -8.302  ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.582     ; 6.066      ;
; -8.302  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.311     ; 6.337      ;
; -8.300  ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.311     ; 6.331      ;
; -8.298  ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.402     ; 6.228      ;
; -8.293  ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.306     ; 6.333      ;
; -8.287  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.140     ; 6.993      ;
; -8.285  ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.430     ; 6.191      ;
; -8.276  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.597     ; 7.018      ;
; -8.274  ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.426     ; 6.145      ;
; -8.265  ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.598     ; 7.009      ;
; -8.259  ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.307     ; 6.284      ;
+---------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.566 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.640      ; 7.987      ;
; -5.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.608      ; 7.987      ;
; -4.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.630      ; 6.812      ;
; -4.423 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.428      ; 6.778      ;
; -4.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 6.456      ;
; -4.295 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.431      ; 6.348      ;
; -4.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.575      ; 7.603      ;
; -4.193 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.369      ; 6.122      ;
; -4.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.627      ; 6.478      ;
; -4.134 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.585      ; 8.039      ;
; -4.111 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.701      ; 8.245      ;
; -4.101 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.585      ; 8.030      ;
; -4.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.577      ; 6.314      ;
; -4.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.587      ; 6.581      ;
; -4.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.587      ; 7.978      ;
; -4.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.598      ; 6.812      ;
; -3.955 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.396      ; 6.778      ;
; -3.872 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.585      ; 7.780      ;
; -3.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.528      ; 6.456      ;
; -3.861 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.583      ; 7.873      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.399      ; 6.348      ;
; -3.824 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.456      ; 6.213      ;
; -3.799 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.590      ; 7.816      ;
; -3.756 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.701      ; 7.890      ;
; -3.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.337      ; 6.122      ;
; -3.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.595      ; 6.478      ;
; -3.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.585      ; 7.667      ;
; -3.668 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.629      ; 6.219      ;
; -3.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.673      ; 7.545      ;
; -3.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.704      ; 6.284      ;
; -3.656 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.701      ; 7.561      ;
; -3.655 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.677      ; 7.542      ;
; -3.654 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.590      ; 7.673      ;
; -3.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.813      ; 7.650      ;
; -3.619 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.622      ; 6.165      ;
; -3.618 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.545      ; 6.314      ;
; -3.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.839      ;
; -3.610 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.555      ; 6.581      ;
; -3.601 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 6.146      ;
; -3.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.693      ; 7.639      ;
; -3.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.424      ; 6.213      ;
; -3.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.597      ; 6.219      ;
; -3.197 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.672      ; 6.284      ;
; -3.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.590      ; 6.165      ;
; -3.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.594      ; 5.839      ;
; -3.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.594      ; 6.146      ;
; -2.890 ; super_register_bank:inst2|r5[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.428      ; 4.172      ;
; -2.865 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.475      ; 7.236      ;
; -2.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.507      ; 7.230      ;
; -2.789 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.273      ; 7.202      ;
; -2.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.305      ; 7.196      ;
; -2.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.464      ; 8.219      ;
; -2.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.276      ; 6.805      ;
; -2.689 ; super_register_bank:inst2|r5[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.586      ; 4.125      ;
; -2.676 ; super_register_bank:inst2|r14[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.931      ; 4.821      ;
; -2.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.578      ; 8.390      ;
; -2.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.308      ; 6.805      ;
; -2.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 6.802      ;
; -2.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.578      ; 8.110      ;
; -2.613 ; super_register_bank:inst2|r17[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 4.981      ;
; -2.599 ; super_register_bank:inst2|r17[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 4.707      ;
; -2.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.437      ; 6.802      ;
; -2.582 ; super_register_bank:inst2|r5[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.665      ; 3.966      ;
; -2.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.472      ; 6.902      ;
; -2.517 ; super_register_bank:inst2|r8[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.162      ; 4.508      ;
; -2.509 ; super_register_bank:inst2|r5[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.547      ; 3.999      ;
; -2.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.504      ; 6.896      ;
; -2.500 ; super_register_bank:inst2|r5[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.583      ; 3.913      ;
; -2.485 ; super_register_bank:inst2|r1[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.963      ; 4.298      ;
; -2.480 ; super_register_bank:inst2|r5[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.675      ; 3.871      ;
; -2.474 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.452      ; 7.458      ;
; -2.464 ; super_register_bank:inst2|r13[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.034      ; 4.348      ;
; -2.458 ; super_register_bank:inst2|r5[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.571      ; 3.358      ;
; -2.437 ; super_register_bank:inst2|r21[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.745      ; 4.036      ;
; -2.415 ; super_register_bank:inst2|r19[13]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[13] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.948      ; 4.306      ;
; -2.415 ; super_register_bank:inst2|r9[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.273      ; 4.538      ;
; -2.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.214      ; 6.398      ;
; -2.399 ; super_register_bank:inst2|r1[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.952      ; 4.181      ;
; -2.385 ; super_register_bank:inst2|r10[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.136      ; 4.350      ;
; -2.380 ; super_register_bank:inst2|r1[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.059      ; 4.293      ;
; -2.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.246      ; 6.398      ;
; -2.375 ; super_register_bank:inst2|r19[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.830      ; 4.055      ;
; -2.374 ; super_register_bank:inst2|r1[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.053      ; 4.143      ;
; -2.369 ; super_register_bank:inst2|r5[11]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.426      ; 3.628      ;
; -2.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.475      ; 7.230      ;
; -2.357 ; super_register_bank:inst2|r7[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.925      ; 4.136      ;
; -2.341 ; super_register_bank:inst2|r13[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.022      ; 4.282      ;
; -2.333 ; super_register_bank:inst2|r5[6]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.580      ; 3.832      ;
; -2.333 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.507      ; 7.236      ;
; -2.330 ; super_register_bank:inst2|r1[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.941      ; 3.600      ;
; -2.323 ; super_register_bank:inst2|r7[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.251      ; 4.424      ;
; -2.320 ; super_register_bank:inst2|r13[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.865      ; 4.039      ;
; -2.315 ; super_register_bank:inst2|r9[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.224      ; 4.393      ;
; -2.307 ; super_register_bank:inst2|r19[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.977      ; 4.114      ;
; -2.300 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.462      ; 7.819      ;
; -2.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.273      ; 7.196      ;
; -2.279 ; super_register_bank:inst2|r16[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.072      ; 4.770      ;
; -2.270 ; super_register_bank:inst2|r2[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.082      ; 4.181      ;
; -2.257 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.305      ; 7.202      ;
; -2.254 ; super_register_bank:inst2|r19[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.965      ; 3.548      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                                ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                          ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.752 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.404      ;
; -4.746 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.400      ;
; -4.746 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.400      ;
; -4.742 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.395      ;
; -4.740 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.828     ; 2.397      ;
; -4.739 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.392      ;
; -4.734 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.386      ;
; -4.734 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.393      ;
; -4.734 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.393      ;
; -4.730 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.827     ; 2.388      ;
; -4.728 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.381      ;
; -4.727 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.827     ; 2.385      ;
; -4.725 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.824     ; 2.386      ;
; -4.722 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.828     ; 2.379      ;
; -4.716 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.827     ; 2.374      ;
; -4.714 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.366      ;
; -4.713 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.819     ; 2.379      ;
; -4.711 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.824     ; 2.372      ;
; -4.710 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.404      ;
; -4.704 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.400      ;
; -4.704 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.400      ;
; -4.702 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.828     ; 2.359      ;
; -4.700 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.395      ;
; -4.699 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.819     ; 2.365      ;
; -4.698 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.286     ; 2.397      ;
; -4.697 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.392      ;
; -4.692 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.386      ;
; -4.692 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.284     ; 2.393      ;
; -4.692 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.284     ; 2.393      ;
; -4.688 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.285     ; 2.388      ;
; -4.686 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.381      ;
; -4.685 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.285     ; 2.385      ;
; -4.685 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.339      ;
; -4.683 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.282     ; 2.386      ;
; -4.682 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.334      ;
; -4.680 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.286     ; 2.379      ;
; -4.674 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.285     ; 2.374      ;
; -4.673 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.332      ;
; -4.672 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.366      ;
; -4.671 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.277     ; 2.379      ;
; -4.670 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.828     ; 2.327      ;
; -4.669 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.282     ; 2.372      ;
; -4.660 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.286     ; 2.359      ;
; -4.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.277     ; 2.365      ;
; -4.643 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.339      ;
; -4.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.334      ;
; -4.631 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.284     ; 2.332      ;
; -4.628 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.286     ; 2.327      ;
; -4.562 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.215      ;
; -4.556 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.830     ; 2.211      ;
; -4.556 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.830     ; 2.211      ;
; -4.552 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.206      ;
; -4.549 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.203      ;
; -4.544 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.197      ;
; -4.538 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.192      ;
; -4.535 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.823     ; 2.197      ;
; -4.524 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.177      ;
; -4.521 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.823     ; 2.183      ;
; -4.520 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.215      ;
; -4.514 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.288     ; 2.211      ;
; -4.514 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.288     ; 2.211      ;
; -4.510 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.206      ;
; -4.507 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.203      ;
; -4.506 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.830     ; 2.161      ;
; -4.502 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.197      ;
; -4.496 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.192      ;
; -4.493 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.281     ; 2.197      ;
; -4.492 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.145      ;
; -4.482 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.177      ;
; -4.479 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.281     ; 2.183      ;
; -4.472 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.835     ; 2.122      ;
; -4.466 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.118      ;
; -4.466 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.118      ;
; -4.464 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.288     ; 2.161      ;
; -4.462 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.831     ; 2.116      ;
; -4.462 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.834     ; 2.113      ;
; -4.459 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.834     ; 2.110      ;
; -4.454 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.835     ; 2.104      ;
; -4.450 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.290     ; 2.145      ;
; -4.450 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.109      ;
; -4.448 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.834     ; 2.099      ;
; -4.445 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.104      ;
; -4.434 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.835     ; 2.084      ;
; -4.431 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.826     ; 2.090      ;
; -4.430 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.293     ; 2.122      ;
; -4.424 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.118      ;
; -4.424 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.291     ; 2.118      ;
; -4.423 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.838     ; 2.070      ;
; -4.420 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.289     ; 2.116      ;
; -4.420 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.292     ; 2.113      ;
; -4.417 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.292     ; 2.110      ;
; -4.412 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.293     ; 2.104      ;
; -4.411 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.063      ;
; -4.408 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.284     ; 2.109      ;
; -4.406 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.292     ; 2.099      ;
; -4.405 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.837     ; 2.053      ;
; -4.405 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.833     ; 2.057      ;
; -4.403 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.284     ; 2.104      ;
; -4.402 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.835     ; 2.052      ;
; -4.393 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.832     ; 2.046      ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[10]   ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[8]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[9]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.022      ; 5.128      ;
; -3.812 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.927     ; 1.370      ;
; -3.770 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.385     ; 1.370      ;
; -3.654 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.794     ; 1.345      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.650 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.675     ; 2.960      ;
; -3.612 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.252     ; 1.345      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.526 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.674     ; 2.837      ;
; -3.475 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.640     ; 1.320      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.446 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.666     ; 1.265      ;
; -3.433 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.098     ; 1.320      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.404 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.124     ; 1.265      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.373 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.673     ; 2.685      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.277 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.670     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.276 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.669     ; 2.592      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
; -3.235 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.547     ; 2.673      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.983 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.766     ; 1.702      ;
; -3.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.224     ; 1.702      ;
; -3.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.032      ; 4.908      ;
; -3.866 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.766     ; 1.585      ;
; -3.866 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.766     ; 1.585      ;
; -3.866 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.766     ; 1.585      ;
; -3.866 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.766     ; 1.585      ;
; -3.863 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.768     ; 1.580      ;
; -3.824 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.224     ; 1.585      ;
; -3.824 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.224     ; 1.585      ;
; -3.824 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.224     ; 1.585      ;
; -3.824 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.224     ; 1.585      ;
; -3.821 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.226     ; 1.580      ;
; -3.792 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.762     ; 1.515      ;
; -3.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.032      ; 4.778      ;
; -3.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.032      ; 4.778      ;
; -3.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.032      ; 4.778      ;
; -3.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.032      ; 4.778      ;
; -3.752 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.030      ; 4.757      ;
; -3.750 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.220     ; 1.515      ;
; -3.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.036      ; 4.721      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.643 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.364      ;
; -3.633 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.764     ; 1.354      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.364      ;
; -3.591 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.222     ; 1.354      ;
; -3.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.525      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.034      ; 4.111      ;
; -1.178 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.775      ;
; -1.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.736      ;
; -1.115 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.712      ;
; -1.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.913      ; 3.617      ;
; -0.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.545      ;
; -0.927 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.526      ;
; -0.927 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.526      ;
; -0.908 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.507      ;
; -0.769 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.368      ;
; -0.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 3.366      ;
; -0.672 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.769      ;
; -0.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.736      ;
; -0.609 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.706      ;
; -0.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.913      ; 3.617      ;
; -0.448 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.545      ;
; -0.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.526      ;
; -0.422 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.521      ;
; -0.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.501      ;
; -0.269 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.368      ;
; -0.267 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 3.366      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.126 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.568     ; 1.068      ;
; -3.123 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.567     ; 1.066      ;
; -3.084 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.026     ; 1.068      ;
; -3.081 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.025     ; 1.066      ;
; -2.950 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.554     ; 0.906      ;
; -2.939 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -2.553     ; 0.896      ;
; -2.908 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.012     ; 0.906      ;
; -2.897 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -3.011     ; 0.896      ;
; -2.314 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.074     ; 1.250      ;
; -2.229 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.075     ; 1.164      ;
; -2.151 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.075     ; 1.086      ;
; -2.146 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.076     ; 1.080      ;
; -1.953 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.760     ; 1.203      ;
; -1.929 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.801     ; 1.138      ;
; -1.917 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.800     ; 1.127      ;
; -1.880 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.761     ; 1.129      ;
; -1.768 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.075     ; 0.703      ;
; -1.736 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -2.076     ; 0.670      ;
; -1.706 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.736     ; 0.980      ;
; -1.651 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.797     ; 0.864      ;
; -1.648 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.758     ; 0.900      ;
; -1.646 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.798     ; 0.858      ;
; -1.645 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.757     ; 0.898      ;
; -1.638 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.737     ; 0.911      ;
; -1.427 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.764     ; 0.673      ;
; -1.419 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.765     ; 0.664      ;
; -1.294 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.356     ; 0.948      ;
; -1.180 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.255     ; 0.935      ;
; -1.158 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.219     ; 0.949      ;
; -1.146 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.255     ; 0.901      ;
; -1.146 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.256     ; 0.900      ;
; -1.112 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.255     ; 0.867      ;
; -1.090 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.374     ; 0.726      ;
; -1.084 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.380     ; 0.714      ;
; -1.077 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.373     ; 0.714      ;
; -1.065 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.378     ; 0.697      ;
; -1.065 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.379     ; 0.696      ;
; -1.063 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.373     ; 0.700      ;
; -1.062 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.377     ; 0.695      ;
; -1.058 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.141     ; 0.927      ;
; -1.054 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.375     ; 0.689      ;
; -1.046 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.140     ; 0.916      ;
; -0.902 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.253     ; 0.659      ;
; -0.840 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -1.222     ; 0.628      ;
; -0.384 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.223      ;
; -0.374 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.213      ;
; -0.351 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.190      ;
; -0.344 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.568      ;
; -0.333 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.172      ;
; -0.326 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.165      ;
; -0.311 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.150      ;
; -0.302 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.141      ;
; -0.296 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.520      ;
; -0.294 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.161     ; 1.133      ;
; -0.237 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.461      ;
; -0.228 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.452      ;
; -0.201 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.425      ;
; -0.189 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.413      ;
; -0.161 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.385      ;
; 0.135  ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.224      ; 1.089      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                       ;
+--------+--------------------------------------------------+-----------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -1.847 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.503      ; 1.544      ;
; -1.176 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r22[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.096      ; 2.619      ;
; -1.168 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r20[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.107      ; 2.384      ;
; -1.133 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r20[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.182      ; 2.616      ;
; -1.132 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r22[3]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.083      ; 2.575      ;
; -1.131 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r20[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.185      ; 2.617      ;
; -1.125 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r22[1]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.089      ; 2.566      ;
; -1.104 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r14[10]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.515      ; 2.501      ;
; -1.095 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.114      ; 2.563      ;
; -1.088 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r26[8]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.954      ; 2.222      ;
; -1.075 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r22[11]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.097      ; 2.523      ;
; -1.074 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r22[10]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.183      ; 2.582      ;
; -1.060 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r20[4]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.114      ; 2.525      ;
; -1.049 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r22[15]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.925      ; 2.319      ;
; -1.045 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r20[11]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.184      ; 2.524      ;
; -1.037 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.166      ; 2.559      ;
; -1.014 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r20[3]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.210      ; 2.576      ;
; -1.012 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r22[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.252      ; 2.615      ;
; -1.009 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r22[8]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.095      ; 2.451      ;
; -0.994 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r20[9]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.178      ; 2.614      ;
; -0.985 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r22[13]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.186      ; 2.367      ;
; -0.983 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r22[5]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.105      ; 2.446      ;
; -0.975 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r18[11]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.120      ; 2.530      ;
; -0.975 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r20[8]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.181      ; 2.451      ;
; -0.965 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r20[5]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.117      ; 2.445      ;
; -0.960 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r16[5]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.138      ; 1.973      ;
; -0.959 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r22[2]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.120      ; 2.424      ;
; -0.950 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r22[4]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.131      ; 2.432      ;
; -0.949 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r18[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.112      ; 2.377      ;
; -0.947 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.205      ; 1.100      ;
; -0.946 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r12[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.975      ; 2.140      ;
; -0.940 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r20[10]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.331      ; 2.548      ;
; -0.929 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r20[15]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.957      ; 2.237      ;
; -0.928 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r14[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.355      ; 2.715      ;
; -0.923 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r22[14]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.224      ; 2.578      ;
; -0.909 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.370      ; 2.570      ;
; -0.903 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r12[10]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.877      ; 1.999      ;
; -0.895 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r18[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.121      ; 2.314      ;
; -0.894 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r26[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.026      ; 2.140      ;
; -0.889 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.472      ; 1.554      ;
; -0.886 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r22[9]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.260      ; 2.505      ;
; -0.885 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r18[2]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.116      ; 2.297      ;
; -0.883 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r12[1]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.711      ; 1.887      ;
; -0.880 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r4[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.625      ; 2.661      ;
; -0.880 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r26[4]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.746      ; 1.802      ;
; -0.870 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r24[15]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.973      ; 1.912      ;
; -0.867 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r18[4]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.119      ; 2.279      ;
; -0.867 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r26[3]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.092      ; 2.183      ;
; -0.860 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r20[14]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.325      ; 2.625      ;
; -0.860 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r12[8]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.869      ; 1.926      ;
; -0.848 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r24[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.090      ; 2.136      ;
; -0.843 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r20[13]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.188      ; 2.383      ;
; -0.839 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.869      ; 1.886      ;
; -0.839 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r8[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.181      ; 2.315      ;
; -0.839 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r8[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.167      ; 2.295      ;
; -0.837 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r2[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.242      ; 2.376      ;
; -0.834 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.329      ; 2.424      ;
; -0.832 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r26[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.228      ; 2.253      ;
; -0.827 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r18[9]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.125      ; 2.245      ;
; -0.826 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r10[11]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.210      ; 2.350      ;
; -0.825 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r20[2]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.320      ; 2.584      ;
; -0.823 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.116      ; 2.366      ;
; -0.822 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r26[1]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.149      ; 2.172      ;
; -0.814 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.293      ; 2.389      ;
; -0.809 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r12[11]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.696      ; 1.702      ;
; -0.806 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r12[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.117      ; 2.242      ;
; -0.806 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r8[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.168      ; 2.272      ;
; -0.805 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r12[2]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.801      ; 1.959      ;
; -0.802 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.324      ; 2.387      ;
; -0.789 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.414      ; 1.431      ;
; -0.787 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.290      ; 2.338      ;
; -0.787 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r12[13]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.857      ; 1.841      ;
; -0.785 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r16[10]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.305      ; 2.272      ;
; -0.778 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r18[14]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.122      ; 2.332      ;
; -0.778 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r12[9]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.541      ; 1.626      ;
; -0.778 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r4[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.642      ; 2.739      ;
; -0.776 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r20[1]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.208      ; 2.415      ;
; -0.773 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r22[7]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.178      ; 2.391      ;
; -0.773 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r4[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.636      ; 2.702      ;
; -0.772 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r25[2]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.733      ; 1.099      ;
; -0.768 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r17[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.724      ; 1.191      ;
; -0.767 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r18[15]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.137      ; 2.331      ;
; -0.766 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r8[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.196      ; 2.254      ;
; -0.763 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r4[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.637      ; 2.697      ;
; -0.756 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r3[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.626      ; 1.200      ;
; -0.753 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r27[14]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.988      ; 1.679      ;
; -0.750 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r15[9]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.668      ; 1.211      ;
; -0.747 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.538      ; 1.578      ;
; -0.747 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 1.290      ; 1.638      ;
; -0.746 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r24[14]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.981      ; 1.922      ;
; -0.746 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r6[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.721      ; 2.789      ;
; -0.743 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r9[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 1.085      ; 1.619      ;
; -0.742 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r8[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.297      ; 2.182      ;
; -0.735 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.196      ; 2.245      ;
; -0.733 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r26[5]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.069      ; 2.240      ;
; -0.732 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r25[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.728      ; 1.253      ;
; -0.732 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r27[6]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.723      ; 1.251      ;
; -0.731 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r26[13]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.913      ; 1.838      ;
; -0.731 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r27[12]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.911      ; 1.439      ;
; -0.730 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r18[13]             ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.137      ; 2.300      ;
+--------+--------------------------------------------------+-----------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.513 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.265      ; 2.955      ;
; -1.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.265      ; 2.973      ;
; -1.317 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.264      ; 3.150      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.986      ; 5.012      ;
; -1.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.926      ; 3.004      ;
; -1.026 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.265      ; 2.962      ;
; -1.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.265      ; 2.980      ;
; -0.928 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.810      ; 5.085      ;
; -0.845 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.796      ; 5.154      ;
; -0.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.202      ; 4.575      ;
; -0.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.264      ; 3.157      ;
; -0.808 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.820      ; 5.215      ;
; -0.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.986      ; 5.012      ;
; -0.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.204      ; 4.718      ;
; -0.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.926      ; 3.011      ;
; -0.622 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.697      ; 5.278      ;
; -0.576 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.698      ; 5.325      ;
; -0.566 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.687      ; 5.324      ;
; -0.500 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.818      ; 5.521      ;
; -0.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.818      ; 5.527      ;
; -0.448 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.810      ; 5.085      ;
; -0.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.702      ; 5.528      ;
; -0.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.796      ; 5.154      ;
; -0.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.744      ; 4.582      ;
; -0.343 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.202      ; 4.582      ;
; -0.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.696      ; 5.570      ;
; -0.328 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.820      ; 5.215      ;
; -0.296 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.703      ; 5.610      ;
; -0.224 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.746      ; 4.725      ;
; -0.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.204      ; 4.725      ;
; -0.142 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.697      ; 5.278      ;
; -0.122 ; super_register_bank:inst2|r22[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.685      ; 2.583      ;
; -0.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.698      ; 5.327      ;
; -0.092 ; super_register_bank:inst2|r22[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.736      ; 2.664      ;
; -0.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.687      ; 5.324      ;
; -0.077 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.791      ; 5.917      ;
; -0.041 ; super_register_bank:inst2|r12[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.947      ; 2.926      ;
; -0.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.818      ; 5.527      ;
; -0.013 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.818      ; 5.528      ;
; 0.019  ; super_register_bank:inst2|r22[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.641      ; 2.680      ;
; 0.074  ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.597      ; 2.691      ;
; 0.103  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.702      ; 5.528      ;
; 0.108  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.744      ; 4.575      ;
; 0.109  ; super_register_bank:inst2|r22[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.582      ; 2.711      ;
; 0.110  ; super_register_bank:inst2|r22[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.732      ; 2.862      ;
; 0.127  ; super_register_bank:inst2|r8[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.656      ; 2.803      ;
; 0.129  ; super_register_bank:inst2|r23[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.422      ; 2.071      ;
; 0.151  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.696      ; 5.570      ;
; 0.184  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.703      ; 5.610      ;
; 0.192  ; super_register_bank:inst2|r4[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.199      ; 2.411      ;
; 0.197  ; super_register_bank:inst2|r22[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.902      ; 3.119      ;
; 0.198  ; super_register_bank:inst2|r23[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.565      ; 2.283      ;
; 0.201  ; super_register_bank:inst2|r26[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.771      ; 2.992      ;
; 0.204  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.699      ; 6.106      ;
; 0.238  ; super_register_bank:inst2|r26[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.842      ; 3.100      ;
; 0.240  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.698      ; 6.141      ;
; 0.249  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.746      ; 4.718      ;
; 0.250  ; super_register_bank:inst2|r18[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.695      ; 2.965      ;
; 0.256  ; super_register_bank:inst2|r0[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.410      ; 3.686      ;
; 0.274  ; super_register_bank:inst2|r21[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.239      ; 2.033      ;
; 0.303  ; super_register_bank:inst2|r3[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.016      ; 2.839      ;
; 0.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.174      ; 4.536      ;
; 0.346  ; super_register_bank:inst2|r15[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.882      ; 2.748      ;
; 0.355  ; super_register_bank:inst2|r14[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.346      ; 2.721      ;
; 0.370  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.197      ; 5.770      ;
; 0.373  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.201      ; 5.777      ;
; 0.391  ; super_register_bank:inst2|r23[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.381      ; 2.292      ;
; 0.397  ; super_register_bank:inst2|r20[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.723      ; 3.140      ;
; 0.398  ; super_register_bank:inst2|r22[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.451      ; 2.869      ;
; 0.403  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.791      ; 5.917      ;
; 0.412  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.990      ; 5.605      ;
; 0.418  ; super_register_bank:inst2|r20[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.605      ; 3.043      ;
; 0.420  ; super_register_bank:inst2|r26[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.032      ; 3.472      ;
; 0.421  ; super_register_bank:inst2|r12[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.584      ; 3.025      ;
; 0.426  ; super_register_bank:inst2|r23[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.308      ; 2.254      ;
; 0.433  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.178      ; 3.641      ;
; 0.433  ; super_register_bank:inst2|r23[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.397      ; 2.350      ;
; 0.450  ; super_register_bank:inst2|r13[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.570      ; 2.540      ;
; 0.451  ; super_register_bank:inst2|r21[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.507      ; 2.478      ;
; 0.459  ; super_register_bank:inst2|r23[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.404      ; 2.383      ;
; 0.478  ; super_register_bank:inst2|r15[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.744      ; 2.742      ;
; 0.487  ; super_register_bank:inst2|r26[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.473      ; 2.980      ;
; 0.493  ; super_register_bank:inst2|r23[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.421      ; 2.434      ;
; 0.499  ; super_register_bank:inst2|r20[11]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.526      ; 3.045      ;
; 0.500  ; super_register_bank:inst2|r25[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.777      ; 2.797      ;
; 0.505  ; super_register_bank:inst2|r18[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.698      ; 3.223      ;
; 0.508  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.984      ; 4.522      ;
; 0.508  ; super_register_bank:inst2|r27[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.020      ; 3.048      ;
; 0.511  ; super_register_bank:inst2|r0[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.763      ; 4.294      ;
; 0.512  ; super_register_bank:inst2|r15[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.931      ; 2.963      ;
; 0.514  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.998      ; 4.542      ;
; 0.514  ; super_register_bank:inst2|r22[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.523      ; 3.057      ;
; 0.516  ; super_register_bank:inst2|r16[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.873      ; 3.409      ;
; 0.520  ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.300      ; 3.840      ;
; 0.523  ; super_register_bank:inst2|r15[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.865      ; 2.908      ;
; 0.530  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 4.539      ;
; 0.542  ; super_register_bank:inst2|r0[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.486      ; 4.048      ;
; 0.557  ; super_register_bank:inst2|r12[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.857      ; 3.434      ;
; 0.562  ; super_register_bank:inst2|r22[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.735      ; 3.317      ;
; 0.565  ; super_register_bank:inst2|r24[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.742      ; 3.327      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                           ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.183 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r5[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.119      ; 1.466      ;
; -0.161 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.112      ; 1.481      ;
; -0.147 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r5[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.094      ; 1.477      ;
; -0.137 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r5[11]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.123      ; 1.516      ;
; -0.132 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r5[14]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.125      ; 1.523      ;
; -0.101 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r5[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.105      ; 1.534      ;
; -0.045 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r16[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.483      ; 1.468      ;
; -0.038 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r5[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.962      ; 1.454      ;
; -0.004 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r5[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 2.125      ; 1.651      ;
; 0.008  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r5[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.970      ; 1.508      ;
; 0.018  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r5[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.969      ; 1.517      ;
; 0.079  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r5[3]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.971      ; 1.580      ;
; 0.087  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r5[2]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.964      ; 1.581      ;
; 0.091  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r5[5]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.970      ; 1.591      ;
; 0.118  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r5[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.967      ; 1.615      ;
; 0.118  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r5[8]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.966      ; 1.614      ;
; 0.151  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r7[8]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.377      ; 1.058      ;
; 0.153  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r7[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.561      ; 1.244      ;
; 0.192  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r7[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.450      ; 1.172      ;
; 0.199  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r7[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.747      ; 1.476      ;
; 0.212  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r21[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.809      ; 1.551      ;
; 0.217  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r13[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.529      ; 1.276      ;
; 0.231  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r19[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.717      ; 1.478      ;
; 0.232  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r21[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.814      ; 1.576      ;
; 0.238  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r4[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.872      ; 2.140      ;
; 0.242  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r1[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.618      ; 1.390      ;
; 0.247  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r7[4]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.301      ; 1.078      ;
; 0.250  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r21[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.820      ; 1.600      ;
; 0.256  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r21[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.798      ; 1.584      ;
; 0.263  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r16[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.480      ; 1.773      ;
; 0.263  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r7[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.564      ; 1.357      ;
; 0.264  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r21[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.730      ; 1.524      ;
; 0.273  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r16[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.498      ; 1.801      ;
; 0.274  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r13[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.517      ; 1.321      ;
; 0.276  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r9[12]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.428      ; 1.234      ;
; 0.283  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r11[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.429      ; 1.242      ;
; 0.283  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r13[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.520      ; 1.333      ;
; 0.285  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r16[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.498      ; 1.813      ;
; 0.293  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r19[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.722      ; 1.545      ;
; 0.294  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r7[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.487      ; 1.311      ;
; 0.299  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r23[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.698      ; 1.527      ;
; 0.301  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r5[4]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.966      ; 1.797      ;
; 0.307  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r11[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.987      ; 0.824      ;
; 0.310  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r6[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.006      ; 2.346      ;
; 0.311  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r23[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.669      ; 1.510      ;
; 0.311  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r13[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.510      ; 1.351      ;
; 0.319  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r19[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.710      ; 1.559      ;
; 0.322  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.589      ; 1.441      ;
; 0.324  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r19[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.709      ; 1.563      ;
; 0.328  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r9[11]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.443      ; 1.301      ;
; 0.331  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r13[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.528      ; 1.389      ;
; 0.334  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r7[2]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.612      ; 1.476      ;
; 0.339  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.728      ; 1.597      ;
; 0.340  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r9[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.426      ; 1.296      ;
; 0.341  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r7[5]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.302      ; 1.173      ;
; 0.342  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r21[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.626      ; 1.498      ;
; 0.344  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r21[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.755      ; 1.629      ;
; 0.345  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r23[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.667      ; 1.542      ;
; 0.346  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r21[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.808      ; 1.684      ;
; 0.346  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r23[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.744      ; 1.620      ;
; 0.348  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r21[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.626      ; 1.504      ;
; 0.349  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r10[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.550      ; 1.929      ;
; 0.352  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r7[3]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.750      ; 1.632      ;
; 0.356  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r23[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.665      ; 1.551      ;
; 0.358  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r21[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.204      ; 1.092      ;
; 0.358  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r11[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.352      ; 1.240      ;
; 0.359  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r11[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.955      ; 0.844      ;
; 0.359  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r21[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.731      ; 1.620      ;
; 0.360  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r19[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.717      ; 1.607      ;
; 0.368  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r7[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.105      ; 1.003      ;
; 0.370  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r13[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.520      ; 1.420      ;
; 0.374  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r11[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.361      ; 1.265      ;
; 0.376  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r23[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.689      ; 1.595      ;
; 0.377  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r6[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.006      ; 2.413      ;
; 0.380  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r15[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.773      ; 0.683      ;
; 0.380  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r23[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.593      ; 1.503      ;
; 0.383  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r1[15]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.620      ; 1.533      ;
; 0.385  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r16[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.478      ; 1.893      ;
; 0.385  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r1[9]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.473      ; 1.388      ;
; 0.387  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r1[7]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.599      ; 1.516      ;
; 0.388  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r19[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.721      ; 1.639      ;
; 0.389  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r6[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.991      ; 2.410      ;
; 0.390  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r21[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.767      ; 1.687      ;
; 0.391  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r24[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.096      ; 1.517      ;
; 0.391  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r7[1]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.693      ; 1.614      ;
; 0.392  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r11[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.330      ; 1.252      ;
; 0.396  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r7[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.266      ; 1.192      ;
; 0.397  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r16[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.470      ; 1.897      ;
; 0.397  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r11[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.274      ; 1.201      ;
; 0.398  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r11[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.948      ; 0.876      ;
; 0.400  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r1[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.616      ; 1.546      ;
; 0.401  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r4[13]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.013      ; 2.444      ;
; 0.401  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r14[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.736      ; 2.167      ;
; 0.401  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r15[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.984      ; 0.915      ;
; 0.402  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r21[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.537      ; 1.469      ;
; 0.406  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r24[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.099      ; 1.535      ;
; 0.407  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r19[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.572      ; 1.509      ;
; 0.407  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r9[10]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.327      ; 1.264      ;
; 0.413  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r7[14]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.628      ; 1.571      ;
; 0.414  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r1[6]   ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.467      ; 1.411      ;
+--------+--------------------------------------------------+-----------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                               ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.259 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.240      ; 1.499      ;
; 0.388 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.658      ; 4.046      ;
; 0.459 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.531      ; 3.990      ;
; 0.514 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.537      ; 4.051      ;
; 0.544 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.539      ; 4.083      ;
; 0.588 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.535      ; 4.123      ;
; 0.605 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.536      ; 4.141      ;
; 0.625 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.540      ; 4.165      ;
; 0.692 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.547      ; 4.239      ;
; 0.701 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.532      ; 4.233      ;
; 0.702 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.529      ; 4.231      ;
; 0.713 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.536      ; 4.249      ;
; 0.736 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.535      ; 4.271      ;
; 0.739 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.537      ; 4.276      ;
; 0.752 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.529      ; 4.281      ;
; 0.756 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.240      ; 1.516      ;
; 0.768 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.536      ; 4.304      ;
; 0.782 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.535      ; 4.317      ;
; 0.845 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.658      ; 4.023      ;
; 0.877 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.531      ; 3.928      ;
; 1.014 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.537      ; 4.071      ;
; 1.039 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.540      ; 4.099      ;
; 1.039 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.539      ; 4.098      ;
; 1.079 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.536      ; 4.135      ;
; 1.099 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.547      ; 4.166      ;
; 1.101 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.535      ; 4.156      ;
; 1.106 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.536      ; 4.162      ;
; 1.146 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.529      ; 4.195      ;
; 1.152 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.532      ; 4.204      ;
; 1.182 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.529      ; 4.231      ;
; 1.219 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.535      ; 4.274      ;
; 1.226 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.535      ; 4.281      ;
; 1.227 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.537      ; 4.284      ;
; 1.229 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.536      ; 4.285      ;
; 1.454 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.104      ;
; 1.538 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.624      ; 3.192      ;
; 1.642 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.628      ; 3.300      ;
; 1.691 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.341      ;
; 1.770 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.420      ;
; 1.786 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.436      ;
; 1.821 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 3.478      ;
; 1.864 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.749      ; 3.643      ;
; 1.882 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.532      ;
; 1.894 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.544      ;
; 1.899 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.631      ; 3.560      ;
; 1.900 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.624      ; 3.554      ;
; 1.911 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.561      ;
; 1.931 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.628      ; 3.589      ;
; 1.942 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.641      ; 3.613      ;
; 1.946 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.624      ; 3.600      ;
; 1.950 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.601      ;
; 1.967 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.618      ; 3.615      ;
; 1.990 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.640      ;
; 2.006 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.656      ;
; 2.012 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.630      ; 3.672      ;
; 2.029 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.630      ; 3.689      ;
; 2.030 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.629      ; 3.689      ;
; 2.084 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.735      ;
; 2.085 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 3.742      ;
; 2.099 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 3.756      ;
; 2.101 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.752      ;
; 2.108 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.630      ; 3.768      ;
; 2.114 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.631      ; 3.775      ;
; 2.114 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.760      ; 3.904      ;
; 2.115 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.749      ; 3.894      ;
; 2.124 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.630      ; 3.784      ;
; 2.128 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.749      ; 3.907      ;
; 2.147 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.642      ; 3.819      ;
; 2.167 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.626      ; 3.823      ;
; 2.169 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.638      ; 3.837      ;
; 2.171 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.622      ; 3.823      ;
; 2.178 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.639      ; 3.847      ;
; 2.181 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.649      ; 3.860      ;
; 2.181 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.629      ; 3.840      ;
; 2.181 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 3.838      ;
; 2.189 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.839      ;
; 2.194 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 3.851      ;
; 2.221 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.638      ; 3.889      ;
; 2.240 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.630      ; 3.900      ;
; 2.242 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.893      ;
; 2.276 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.927      ;
; 2.289 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.632      ; 3.951      ;
; 2.305 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.628      ; 3.963      ;
; 2.321 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 3.972      ;
; 2.381 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 4.031      ;
; 2.382 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 4.032      ;
; 2.397 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.638      ; 4.065      ;
; 2.402 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.623      ; 4.055      ;
; 2.419 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.623      ; 4.072      ;
; 2.426 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 4.076      ;
; 2.472 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.627      ; 4.129      ;
; 2.472 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.626      ; 4.128      ;
; 2.476 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.631      ; 4.137      ;
; 2.476 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.621      ; 4.127      ;
; 2.488 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.631      ; 4.149      ;
; 2.498 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.623      ; 4.151      ;
; 2.507 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.628      ; 4.165      ;
; 2.510 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.622      ; 4.162      ;
; 2.511 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.628      ; 4.169      ;
; 2.514 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.623      ; 4.167      ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.511      ;
; 0.513 ; fetch:inst4|PC[10]                                                                                       ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.716      ;
; 0.527 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.731      ;
; 0.580 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 2.930      ;
; 0.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 3.075      ;
; 0.732 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 3.082      ;
; 0.759 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.961      ;
; 0.766 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.968      ;
; 0.773 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.972      ;
; 0.776 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.976      ;
; 0.849 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.048      ;
; 0.856 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.065      ;
; 0.869 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.068      ;
; 0.872 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.071      ;
; 0.873 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.072      ;
; 0.876 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.781      ; 1.331      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.883 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.782      ; 1.339      ;
; 0.916 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 1.972      ; 3.062      ;
; 0.953 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.152      ;
; 0.954 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.153      ;
; 0.958 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.157      ;
; 0.960 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.159      ;
; 0.961 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.160      ;
; 0.961 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.160      ;
; 0.962 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.161      ;
; 0.965 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.164      ;
; 0.968 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.167      ;
; 0.969 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.168      ;
; 1.049 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.248      ;
; 1.050 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.249      ;
; 1.054 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.253      ;
; 1.056 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.255      ;
; 1.057 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.256      ;
; 1.057 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.256      ;
; 1.061 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.260      ;
; 1.064 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.263      ;
; 1.080 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 2.930      ;
; 1.145 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.344      ;
; 1.152 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.351      ;
; 1.153 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.352      ;
; 1.160 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.359      ;
; 1.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 3.515      ;
; 1.232 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 3.082      ;
; 1.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 3.089      ;
; 1.392 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.972      ; 3.038      ;
; 1.640 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 3.990      ;
; 1.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 3.993      ;
; 1.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 3.515      ;
; 2.140 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 3.990      ;
; 2.143 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 3.993      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 4.764      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 4.764      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 4.764      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 4.764      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.973      ; 4.764      ;
; 2.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 4.764      ;
; 2.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.973      ; 4.764      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.040      ;
; 0.721 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.309      ;
; 0.731 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.319      ;
; 0.737 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.325      ;
; 0.755 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.343      ;
; 0.803 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.391      ;
; 0.866 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.454      ;
; 0.877 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.064      ;
; 0.880 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.067      ;
; 0.901 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.088      ;
; 0.901 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.088      ;
; 0.915 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.102      ;
; 0.921 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.379      ; 1.509      ;
; 0.928 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.115      ;
; 0.939 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.126      ;
; 0.956 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.022     ; 1.143      ;
; 1.408 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.005     ; 0.602      ;
; 1.447 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.035     ; 0.611      ;
; 1.592 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.919     ; 0.872      ;
; 1.601 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.151     ; 0.649      ;
; 1.603 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.153     ; 0.649      ;
; 1.606 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.920     ; 0.885      ;
; 1.608 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.149     ; 0.658      ;
; 1.615 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.154     ; 0.660      ;
; 1.617 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.155     ; 0.661      ;
; 1.620 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.149     ; 0.670      ;
; 1.633 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.155     ; 0.677      ;
; 1.635 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.150     ; 0.684      ;
; 1.641 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.037     ; 0.803      ;
; 1.683 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.038     ; 0.844      ;
; 1.694 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.036     ; 0.857      ;
; 1.704 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.002     ; 0.901      ;
; 1.723 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.037     ; 0.885      ;
; 1.841 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -1.132     ; 0.908      ;
; 1.925 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.500     ; 0.624      ;
; 1.926 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.499     ; 0.626      ;
; 2.147 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.525     ; 0.821      ;
; 2.147 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.493     ; 0.853      ;
; 2.149 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.494     ; 0.854      ;
; 2.150 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.524     ; 0.825      ;
; 2.158 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.487     ; 0.870      ;
; 2.213 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.486     ; 0.926      ;
; 2.241 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.817     ; 0.623      ;
; 2.267 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.816     ; 0.650      ;
; 2.367 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.497     ; 1.069      ;
; 2.395 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.527     ; 1.067      ;
; 2.407 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.528     ; 1.078      ;
; 2.451 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.496     ; 1.154      ;
; 2.646 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.817     ; 1.028      ;
; 2.651 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.816     ; 1.034      ;
; 2.712 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.816     ; 1.095      ;
; 2.780 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.815     ; 1.164      ;
; 2.788 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.201     ; 0.786      ;
; 2.796 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.202     ; 0.793      ;
; 2.953 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.216     ; 0.936      ;
; 2.956 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -2.215     ; 0.940      ;
; 3.320 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.233     ; 0.786      ;
; 3.328 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.234     ; 0.793      ;
; 3.485 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.248     ; 0.936      ;
; 3.488 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -2.247     ; 0.940      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.200      ;
; 0.841 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.203      ;
; 0.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.356      ;
; 1.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.374      ;
; 1.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.378      ;
; 1.032 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.983      ; 3.392      ;
; 1.099 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.988      ; 3.464      ;
; 1.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.983      ; 3.546      ;
; 1.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.572      ;
; 1.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.983      ; 3.598      ;
; 1.338 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.200      ;
; 1.341 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.203      ;
; 1.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.361      ;
; 1.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.378      ;
; 1.517 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.379      ;
; 1.532 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.983      ; 3.392      ;
; 1.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.988      ; 3.464      ;
; 1.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.983      ; 3.553      ;
; 1.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.572      ;
; 1.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.983      ; 3.605      ;
; 3.268 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 3.625      ;
; 3.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.171      ; 3.671      ;
; 3.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 3.868      ;
; 3.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 3.890      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.570 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.324      ;
; 3.608 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.420     ; 1.362      ;
; 3.613 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.170      ; 3.967      ;
; 3.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.007      ;
; 3.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.007      ;
; 3.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.007      ;
; 3.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.007      ;
; 3.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.007      ;
; 3.793 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.417     ; 1.550      ;
; 3.795 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.171      ; 4.150      ;
; 3.834 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.423     ; 1.585      ;
; 3.852 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.422     ; 1.604      ;
; 3.852 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.422     ; 1.604      ;
; 3.852 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.422     ; 1.604      ;
; 3.852 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.422     ; 1.604      ;
; 3.975 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.422     ; 1.727      ;
; 4.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.173      ; 4.412      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.102 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.324      ;
; 4.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.452     ; 1.362      ;
; 4.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.176      ; 4.567      ;
; 4.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.171      ; 4.634      ;
; 4.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.171      ; 4.634      ;
; 4.325 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.449     ; 1.550      ;
; 4.366 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.455     ; 1.585      ;
; 4.384 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.454     ; 1.604      ;
; 4.384 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.454     ; 1.604      ;
; 4.384 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.454     ; 1.604      ;
; 4.384 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.454     ; 1.604      ;
; 4.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.171      ; 4.743      ;
; 4.507 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.454     ; 1.727      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.571 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.407     ; 0.338      ;
; 1.573 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.405     ; 0.342      ;
; 1.576 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.406     ; 0.344      ;
; 1.576 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.406     ; 0.344      ;
; 1.576 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.406     ; 0.344      ;
; 1.577 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.407     ; 0.344      ;
; 1.577 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.409     ; 0.342      ;
; 1.577 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.408     ; 0.343      ;
; 1.695 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.524     ; 0.345      ;
; 1.801 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.406     ; 0.569      ;
; 2.149 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.407     ; 0.916      ;
; 2.163 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.403     ; 0.934      ;
; 2.205 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.410     ; 0.969      ;
; 2.208 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.399     ; 0.983      ;
; 2.239 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.409     ; 1.004      ;
; 2.283 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.405     ; 1.052      ;
; 2.816 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.488     ; 0.502      ;
; 2.841 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.317     ; 0.698      ;
; 2.948 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.314     ; 0.808      ;
; 2.979 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.318     ; 0.835      ;
; 2.995 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[5]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.209     ; 2.970      ;
; 3.026 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[8]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.007      ;
; 3.028 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[14]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.207     ; 3.005      ;
; 3.029 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[9]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.010      ;
; 3.055 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[3]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.208     ; 3.031      ;
; 3.058 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 0.747      ;
; 3.091 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.317     ; 0.948      ;
; 3.119 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[0]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.204     ; 3.099      ;
; 3.128 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[11]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.109      ;
; 3.157 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[13]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.138      ;
; 3.170 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[15]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.204     ; 3.150      ;
; 3.196 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[6]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.194     ; 3.186      ;
; 3.297 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[4]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.278      ;
; 3.329 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[1]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.194     ; 3.319      ;
; 3.336 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.318     ; 1.192      ;
; 3.348 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.520     ; 0.502      ;
; 3.356 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[10]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.204     ; 3.336      ;
; 3.373 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.349     ; 0.698      ;
; 3.378 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[12]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.204     ; 3.358      ;
; 3.380 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[2]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.203     ; 3.361      ;
; 3.405 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.314     ; 1.265      ;
; 3.406 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[7]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.204     ; 3.386      ;
; 3.412 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.314     ; 1.272      ;
; 3.458 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.476     ; 1.156      ;
; 3.480 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.346     ; 0.808      ;
; 3.511 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.350     ; 0.835      ;
; 3.590 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.517     ; 0.747      ;
; 3.606 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.314     ; 1.466      ;
; 3.619 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.488     ; 1.305      ;
; 3.623 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.349     ; 0.948      ;
; 3.634 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.290     ; 1.518      ;
; 3.640 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.492     ; 1.322      ;
; 3.780 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.486     ; 1.468      ;
; 3.787 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.476      ;
; 3.790 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.479      ;
; 3.793 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.491     ; 1.476      ;
; 3.847 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.481     ; 1.540      ;
; 3.853 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.119     ; 1.908      ;
; 3.868 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.350     ; 1.192      ;
; 3.907 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.596      ;
; 3.921 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.491     ; 1.604      ;
; 3.926 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.292     ; 1.808      ;
; 3.931 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.293     ; 1.812      ;
; 3.932 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.494     ; 1.612      ;
; 3.937 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.495     ; 1.616      ;
; 3.937 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.346     ; 1.265      ;
; 3.940 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.490     ; 1.624      ;
; 3.944 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.346     ; 1.272      ;
; 3.957 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.491     ; 1.640      ;
; 3.973 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.663      ;
; 3.976 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.489     ; 1.661      ;
; 3.988 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.286     ; 1.876      ;
; 3.990 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.508     ; 1.156      ;
; 3.994 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.684      ;
; 3.994 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.488     ; 1.680      ;
; 4.013 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.703      ;
; 4.028 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.317     ; 1.885      ;
; 4.047 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.736      ;
; 4.080 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.770      ;
; 4.084 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.774      ;
; 4.085 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.476     ; 1.783      ;
; 4.087 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.776      ;
; 4.092 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.493     ; 1.773      ;
; 4.097 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.490     ; 1.781      ;
; 4.097 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.494     ; 1.777      ;
; 4.138 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.346     ; 1.466      ;
; 4.148 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.485     ; 1.837      ;
; 4.151 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.520     ; 1.305      ;
; 4.154 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.487     ; 1.841      ;
; 4.166 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.322     ; 1.518      ;
; 4.172 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -2.524     ; 1.322      ;
; 4.175 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.288     ; 2.061      ;
; 4.181 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.490     ; 1.865      ;
; 4.200 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.286     ; 2.088      ;
; 4.203 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.278     ; 2.099      ;
; 4.205 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.486     ; 1.893      ;
; 4.206 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.488     ; 1.892      ;
; 4.208 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.484     ; 1.898      ;
; 4.209 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.480     ; 1.903      ;
; 4.222 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.287     ; 2.109      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -6.096 ; -83.066       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.480 ; -74.797       ;
; clk_reg                                                                                                  ; -2.615 ; -52.940       ;
; clk_k                                                                                                    ; -2.189 ; -32.243       ;
; clk_pc                                                                                                   ; -2.066 ; -24.583       ;
; clk_mem                                                                                                  ; -1.633 ; -9.244        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.848 ; -27.872       ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.008 ; -11.136       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.239 ; -1.298        ;
; clk_pc                                                                                                   ; 0.062  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.115  ; 0.000         ;
; clk_mem                                                                                                  ; 0.211  ; 0.000         ;
; clk_k                                                                                                    ; 0.233  ; 0.000         ;
; clk_reg                                                                                                  ; 0.967  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -25.980       ;
; clk_k                                                                                                    ; -3.000 ; -19.902       ;
; clk_pc                                                                                                   ; -3.000 ; -15.660       ;
; clk_mem                                                                                                  ; -3.000 ; -14.204       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.021 ; -0.031        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.190  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.309  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -6.096 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.735     ; 3.335      ;
; -6.010 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.564     ; 3.420      ;
; -5.938 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.631     ; 3.281      ;
; -5.895 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.623     ; 3.246      ;
; -5.853 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.564     ; 3.263      ;
; -5.803 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.554     ; 3.223      ;
; -5.736 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.633     ; 3.077      ;
; -5.723 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.619     ; 3.078      ;
; -5.704 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.561     ; 3.117      ;
; -5.699 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.624     ; 3.049      ;
; -5.662 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.562     ; 3.074      ;
; -5.644 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.566     ; 3.052      ;
; -5.615 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.633     ; 2.956      ;
; -5.579 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.563     ; 2.990      ;
; -5.487 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.034     ; 3.427      ;
; -5.374 ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.144     ; 3.204      ;
; -5.306 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.565     ; 2.715      ;
; -5.268 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.563     ; 2.679      ;
; -5.255 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.386     ; 4.453      ;
; -5.163 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.387     ; 4.361      ;
; -5.154 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.386     ; 4.354      ;
; -5.154 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.387     ; 4.351      ;
; -5.122 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.491      ;
; -5.116 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.216     ; 4.485      ;
; -5.110 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.216     ; 4.478      ;
; -5.087 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.458      ;
; -5.054 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.274     ; 4.364      ;
; -5.050 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.282     ; 4.352      ;
; -5.044 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.283     ; 4.346      ;
; -5.038 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.283     ; 4.339      ;
; -5.015 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.282     ; 4.319      ;
; -4.981 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.390     ; 4.168      ;
; -4.969 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.390     ; 4.157      ;
; -4.967 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.384     ; 4.225      ;
; -4.965 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.334      ;
; -4.962 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.275     ; 4.272      ;
; -4.959 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.216     ; 4.328      ;
; -4.953 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.274     ; 4.265      ;
; -4.953 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.275     ; 4.262      ;
; -4.953 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.216     ; 4.321      ;
; -4.939 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.525     ; 4.498      ;
; -4.933 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.526     ; 4.492      ;
; -4.930 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.301      ;
; -4.929 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.213     ; 4.358      ;
; -4.927 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.526     ; 4.485      ;
; -4.915 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.205     ; 4.294      ;
; -4.909 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.206     ; 4.288      ;
; -4.904 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.525     ; 4.465      ;
; -4.903 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.206     ; 4.281      ;
; -4.892 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.385     ; 4.062      ;
; -4.882 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.270     ; 4.196      ;
; -4.880 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.205     ; 4.261      ;
; -4.879 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.219     ; 4.238      ;
; -4.874 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.386     ; 4.129      ;
; -4.863 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.212     ; 4.235      ;
; -4.861 ; decoder:inst1|KMux                                 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.635     ; 4.310      ;
; -4.857 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.280     ; 4.219      ;
; -4.854 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.214     ; 4.195      ;
; -4.848 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.219     ; 4.206      ;
; -4.836 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.262      ;
; -4.827 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.874     ; 3.427      ;
; -4.813 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.284     ; 4.115      ;
; -4.804 ; decoder:inst1|KMux                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.636     ; 4.253      ;
; -4.803 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.286     ; 4.095      ;
; -4.799 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.276     ; 4.107      ;
; -4.798 ; decoder:inst1|KMux                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.636     ; 4.246      ;
; -4.791 ; decoder:inst1|KMux                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.635     ; 4.242      ;
; -4.790 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.271     ; 4.104      ;
; -4.784 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.378     ; 3.991      ;
; -4.782 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.281     ; 4.056      ;
; -4.781 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.270     ; 4.097      ;
; -4.781 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.271     ; 4.094      ;
; -4.780 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.278     ; 4.079      ;
; -4.776 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.275     ; 4.087      ;
; -4.776 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.286     ; 4.067      ;
; -4.771 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.213     ; 4.143      ;
; -4.768 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.278     ; 4.068      ;
; -4.766 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.272     ; 4.136      ;
; -4.764 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.282     ; 4.123      ;
; -4.762 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.212     ; 4.136      ;
; -4.762 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.213     ; 4.133      ;
; -4.762 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.214     ; 4.132      ;
; -4.756 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.217     ; 4.123      ;
; -4.750 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.218     ; 4.117      ;
; -4.746 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.523     ; 4.365      ;
; -4.744 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.218     ; 4.110      ;
; -4.739 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.213     ; 4.112      ;
; -4.722 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.203     ; 4.161      ;
; -4.721 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.217     ; 4.090      ;
; -4.714 ; decoder:inst1|KMux                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 3.204      ;
; -4.705 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.219     ; 4.064      ;
; -4.696 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.529     ; 4.245      ;
; -4.691 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.214     ; 4.061      ;
; -4.691 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.273     ; 3.973      ;
; -4.691 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.219     ; 4.049      ;
; -4.685 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.055      ;
; -4.684 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.385     ; 3.870      ;
; -4.679 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.215     ; 4.048      ;
; -4.673 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.274     ; 4.040      ;
; -4.671 ; decoder:inst1|Sel_B[1]                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -0.524     ; 4.202      ;
+--------+----------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.480 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.483      ; 5.006      ;
; -3.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.425      ; 5.006      ;
; -2.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.400      ; 3.979      ;
; -2.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.460      ; 4.058      ;
; -2.554 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.324      ; 4.022      ;
; -2.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.328      ; 3.819      ;
; -2.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.412      ; 3.874      ;
; -2.483 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.454      ; 3.917      ;
; -2.421 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.015      ; 4.674      ;
; -2.415 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.419      ; 3.973      ;
; -2.400 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.261      ; 3.569      ;
; -2.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.023      ; 5.001      ;
; -2.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.090      ; 5.097      ;
; -2.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.024      ; 4.903      ;
; -2.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.025      ; 4.878      ;
; -2.248 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.341      ; 3.737      ;
; -2.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                 ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.342      ; 3.979      ;
; -2.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.022      ; 4.900      ;
; -2.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.022      ; 4.803      ;
; -2.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.504      ; 3.818      ;
; -2.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.402      ; 4.058      ;
; -2.169 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.025      ; 4.837      ;
; -2.132 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.451      ; 3.727      ;
; -2.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.457      ; 3.732      ;
; -2.124 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.454      ; 3.505      ;
; -2.120 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.090      ; 4.860      ;
; -2.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.266      ; 4.022      ;
; -2.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.270      ; 3.819      ;
; -2.089 ; super_register_bank:inst2|r5[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.480      ; 2.659      ;
; -2.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.075      ; 4.661      ;
; -2.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.023      ; 4.732      ;
; -2.076 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.157      ; 4.730      ;
; -2.076 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.087      ; 4.662      ;
; -2.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.354      ; 3.874      ;
; -2.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.026      ; 4.723      ;
; -2.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.396      ; 3.917      ;
; -2.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.454      ; 3.613      ;
; -2.005 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.080      ; 4.587      ;
; -1.981 ; super_register_bank:inst2|r17[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.178      ; 3.249      ;
; -1.973 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.361      ; 3.973      ;
; -1.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.203      ; 3.569      ;
; -1.957 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.081      ; 4.676      ;
; -1.946 ; super_register_bank:inst2|r5[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.622      ; 2.575      ;
; -1.922 ; super_register_bank:inst2|r5[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.577      ; 2.589      ;
; -1.908 ; super_register_bank:inst2|r21[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.702      ; 2.700      ;
; -1.894 ; super_register_bank:inst2|r17[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.025      ; 2.997      ;
; -1.872 ; super_register_bank:inst2|r5[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.565      ; 2.185      ;
; -1.854 ; super_register_bank:inst2|r5[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.549      ; 2.563      ;
; -1.827 ; super_register_bank:inst2|r5[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.631      ; 2.467      ;
; -1.823 ; super_register_bank:inst2|r19[13]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[13] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.791      ; 2.775      ;
; -1.823 ; super_register_bank:inst2|r13[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.857      ; 2.770      ;
; -1.815 ; super_register_bank:inst2|r1[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.823      ; 2.728      ;
; -1.806 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.283      ; 3.737      ;
; -1.799 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.493      ; 4.330      ;
; -1.798 ; super_register_bank:inst2|r7[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.799      ; 2.687      ;
; -1.797 ; super_register_bank:inst2|r5[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.575      ; 2.450      ;
; -1.788 ; super_register_bank:inst2|r14[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.834      ; 3.131      ;
; -1.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.553      ; 4.458      ;
; -1.786 ; super_register_bank:inst2|r13[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.848      ; 2.774      ;
; -1.785 ; super_register_bank:inst2|r5[11]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.477      ; 2.338      ;
; -1.783 ; super_register_bank:inst2|r1[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.805      ; 2.336      ;
; -1.781 ; super_register_bank:inst2|r19[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.727      ; 2.598      ;
; -1.778 ; super_register_bank:inst2|r13[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.753      ; 2.621      ;
; -1.766 ; super_register_bank:inst2|r9[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.039      ; 2.895      ;
; -1.765 ; super_register_bank:inst2|r1[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.874      ; 2.729      ;
; -1.763 ; super_register_bank:inst2|r1[8]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.816      ; 2.657      ;
; -1.751 ; super_register_bank:inst2|r1[2]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.878      ; 2.638      ;
; -1.743 ; super_register_bank:inst2|r9[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.005      ; 2.838      ;
; -1.741 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.551      ; 4.330      ;
; -1.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.446      ; 3.818      ;
; -1.730 ; super_register_bank:inst2|r19[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.812      ; 2.620      ;
; -1.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.611      ; 4.458      ;
; -1.723 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.417      ; 4.422      ;
; -1.719 ; super_register_bank:inst2|r19[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.801      ; 2.268      ;
; -1.714 ; super_register_bank:inst2|r19[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.809      ; 2.663      ;
; -1.710 ; super_register_bank:inst2|r1[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.955      ; 2.672      ;
; -1.703 ; super_register_bank:inst2|r25[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.124      ; 2.575      ;
; -1.700 ; super_register_bank:inst2|r5[6]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.572      ; 2.412      ;
; -1.698 ; super_register_bank:inst2|r19[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.791      ; 2.501      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.176      ; 5.086      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.241      ; 5.221      ;
; -1.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.393      ; 3.727      ;
; -1.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.399      ; 3.732      ;
; -1.688 ; super_register_bank:inst2|r5[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.536      ; 2.372      ;
; -1.688 ; super_register_bank:inst2|r7[4]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.050      ; 2.828      ;
; -1.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                   ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.396      ; 3.505      ;
; -1.679 ; super_register_bank:inst2|r8[7]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.972      ; 2.899      ;
; -1.676 ; super_register_bank:inst2|r25[14]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.153      ; 2.919      ;
; -1.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.475      ; 4.422      ;
; -1.653 ; super_register_bank:inst2|r17[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.267      ; 3.060      ;
; -1.648 ; super_register_bank:inst2|r19[15]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[15] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.723      ; 2.524      ;
; -1.647 ; super_register_bank:inst2|r19[11]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[11] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.810      ; 2.533      ;
; -1.632 ; super_register_bank:inst2|r21[6]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.116      ; 2.888      ;
; -1.629 ; super_register_bank:inst2|r13[8]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.856      ; 2.563      ;
; -1.618 ; super_register_bank:inst2|r3[14]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[14] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 3.187      ;
; -1.616 ; super_register_bank:inst2|r10[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.921      ; 2.785      ;
; -1.616 ; super_register_bank:inst2|r21[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.885      ; 2.649      ;
; -1.606 ; super_register_bank:inst2|r11[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.364      ; 3.124      ;
; -1.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.421      ; 4.104      ;
; -1.598 ; super_register_bank:inst2|r1[6]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.885      ; 2.623      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                                  ;
+--------+------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.615 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.464      ;
; -2.609 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.457      ;
; -2.603 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.451      ;
; -2.603 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.625     ; 1.455      ;
; -2.600 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.448      ;
; -2.597 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.625     ; 1.449      ;
; -2.594 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.625     ; 1.446      ;
; -2.593 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.442      ;
; -2.589 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.438      ;
; -2.589 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.438      ;
; -2.587 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.440      ;
; -2.584 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.622     ; 1.439      ;
; -2.583 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.432      ;
; -2.583 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.436      ;
; -2.583 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.436      ;
; -2.578 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.618     ; 1.437      ;
; -2.577 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.622     ; 1.432      ;
; -2.577 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.426      ;
; -2.577 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.430      ;
; -2.571 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.618     ; 1.430      ;
; -2.571 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.424      ;
; -2.570 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.419      ;
; -2.564 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.417      ;
; -2.553 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.402      ;
; -2.547 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.400      ;
; -2.541 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.389      ;
; -2.537 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.385      ;
; -2.534 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.382      ;
; -2.523 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.372      ;
; -2.523 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.372      ;
; -2.522 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.371      ;
; -2.517 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.622     ; 1.372      ;
; -2.510 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.359      ;
; -2.508 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.357      ;
; -2.500 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.622     ; 1.355      ;
; -2.494 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.632     ; 1.339      ;
; -2.490 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.632     ; 1.335      ;
; -2.487 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.632     ; 1.332      ;
; -2.476 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.322      ;
; -2.476 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.322      ;
; -2.475 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.321      ;
; -2.471 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.320      ;
; -2.470 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.625     ; 1.322      ;
; -2.463 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.309      ;
; -2.461 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.307      ;
; -2.454 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.632     ; 1.299      ;
; -2.453 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.625     ; 1.305      ;
; -2.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.292      ;
; -2.435 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.284      ;
; -2.429 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.624     ; 1.282      ;
; -2.426 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.493     ; 1.410      ;
; -2.424 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.270      ;
; -2.423 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.272      ;
; -2.422 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.493     ; 1.406      ;
; -2.419 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.268      ;
; -2.419 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.493     ; 1.403      ;
; -2.416 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.265      ;
; -2.408 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.393      ;
; -2.408 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.393      ;
; -2.407 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.392      ;
; -2.405 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.255      ;
; -2.405 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.255      ;
; -2.404 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.254      ;
; -2.402 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.486     ; 1.393      ;
; -2.399 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.621     ; 1.255      ;
; -2.395 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.380      ;
; -2.394 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.633     ; 1.238      ;
; -2.393 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.378      ;
; -2.392 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.242      ;
; -2.390 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.240      ;
; -2.389 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.635     ; 1.231      ;
; -2.388 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.237      ;
; -2.388 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.629     ; 1.236      ;
; -2.387 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.632     ; 1.232      ;
; -2.385 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.635     ; 1.227      ;
; -2.385 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.486     ; 1.376      ;
; -2.382 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.635     ; 1.224      ;
; -2.382 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.621     ; 1.238      ;
; -2.381 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.230      ;
; -2.378 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.363      ;
; -2.375 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.225      ;
; -2.371 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.214      ;
; -2.371 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.214      ;
; -2.370 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.213      ;
; -2.365 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.214      ;
; -2.358 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.201      ;
; -2.356 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.199      ;
; -2.356 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.492     ; 1.341      ;
; -2.353 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.627     ; 1.203      ;
; -2.348 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.628     ; 1.197      ;
; -2.341 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.184      ;
; -2.329 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.633     ; 1.173      ;
; -2.319 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.634     ; 1.162      ;
; -2.292 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.631     ; 1.138      ;
; -2.275 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -1.788     ; 1.464      ;
; -2.269 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -1.789     ; 1.457      ;
; -2.263 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -1.789     ; 1.451      ;
; -2.263 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -1.785     ; 1.455      ;
; -2.262 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -1.509     ; 1.230      ;
; -2.260 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -1.789     ; 1.448      ;
+--------+------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.189 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.575     ; 1.091      ;
; -2.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 1.011      ;
; -2.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 1.011      ;
; -2.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 1.011      ;
; -2.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 1.011      ;
; -2.107 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.576     ; 1.008      ;
; -2.053 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.570     ; 0.960      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.845      ;
; -1.938 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -1.573     ; 0.842      ;
; -1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.039      ; 2.857      ;
; -1.849 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.735     ; 1.091      ;
; -1.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.038      ; 2.776      ;
; -1.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 1.011      ;
; -1.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 1.011      ;
; -1.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 1.011      ;
; -1.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 1.011      ;
; -1.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.736     ; 1.008      ;
; -1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.772      ;
; -1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.772      ;
; -1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.772      ;
; -1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.772      ;
; -1.732 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.044      ; 2.743      ;
; -1.713 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.730     ; 0.960      ;
; -1.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.622      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.845      ;
; -1.598 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -1.733     ; 0.842      ;
; -1.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.393      ;
; -1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.359      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 1.000        ; 0.041      ; 2.357      ;
; -0.381 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.190      ; 2.176      ;
; -0.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.148      ;
; -0.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.121      ;
; -0.268 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.195      ; 2.068      ;
; -0.223 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.020      ;
; -0.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.004      ;
; -0.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.003      ;
; -0.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 1.983      ;
; -0.104 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 1.901      ;
; -0.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 1.899      ;
; 0.119  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.190      ; 2.176      ;
; 0.149  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.148      ;
; 0.176  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.121      ;
; 0.232  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.195      ; 2.068      ;
; 0.277  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.020      ;
; 0.293  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.004      ;
; 0.294  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.003      ;
; 0.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 1.983      ;
; 0.396  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 1.901      ;
; 0.398  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 1.899      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.066 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.692     ; 0.851      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -2.047 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.170     ; 1.854      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.984 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.171     ; 1.790      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[10]   ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[8]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[9]    ; clk_mem                                                                                                  ; clk_pc      ; 1.000        ; 0.031      ; 2.946      ;
; -1.927 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.596     ; 0.808      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.893 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.169     ; 1.701      ;
; -1.865 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.508     ; 0.834      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.833 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.644      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.814 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.522     ; 0.769      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.775 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.092     ; 1.660      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[8]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.767 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[9]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.166     ; 1.578      ;
; -1.726 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -1.852     ; 0.851      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[10]   ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
; -1.711 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.095     ; 1.593      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.633 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -1.482     ; 0.650      ;
; -1.629 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -1.481     ; 0.647      ;
; -1.514 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -1.452     ; 0.561      ;
; -1.511 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.500        ; -1.453     ; 0.557      ;
; -1.293 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.642     ; 0.650      ;
; -1.289 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.641     ; 0.647      ;
; -1.174 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.612     ; 0.561      ;
; -1.171 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.613     ; 0.557      ;
; -0.955 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.086     ; 0.868      ;
; -0.881 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.085     ; 0.795      ;
; -0.831 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.085     ; 0.745      ;
; -0.826 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.084     ; 0.741      ;
; -0.688 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.852     ; 0.835      ;
; -0.642 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.874     ; 0.767      ;
; -0.642 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.875     ; 0.766      ;
; -0.618 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.851     ; 0.766      ;
; -0.604 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.959     ; 0.644      ;
; -0.570 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.087     ; 0.482      ;
; -0.542 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -1.086     ; 0.455      ;
; -0.528 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.902     ; 0.625      ;
; -0.517 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.881     ; 0.635      ;
; -0.507 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.902     ; 0.604      ;
; -0.501 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.833     ; 0.667      ;
; -0.500 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.904     ; 0.595      ;
; -0.468 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.976     ; 0.491      ;
; -0.466 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.905     ; 0.560      ;
; -0.464 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.980     ; 0.483      ;
; -0.461 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.976     ; 0.484      ;
; -0.456 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.871     ; 0.584      ;
; -0.455 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.832     ; 0.622      ;
; -0.455 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.850     ; 0.604      ;
; -0.454 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.981     ; 0.472      ;
; -0.453 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.849     ; 0.603      ;
; -0.451 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.979     ; 0.471      ;
; -0.449 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.870     ; 0.578      ;
; -0.449 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.974     ; 0.474      ;
; -0.440 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.976     ; 0.463      ;
; -0.435 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.976     ; 0.458      ;
; -0.329 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.901     ; 0.427      ;
; -0.321 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.859     ; 0.461      ;
; -0.314 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.858     ; 0.455      ;
; -0.294 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 1.000        ; -0.880     ; 0.413      ;
; -0.080 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.444     ; 0.635      ;
; -0.075 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 1.000        ; -0.445     ; 0.629      ;
; 0.052  ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.809      ;
; 0.059  ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.802      ;
; 0.075  ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.786      ;
; 0.081  ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.780      ;
; 0.083  ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 1.049      ;
; 0.090  ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.771      ;
; 0.098  ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.763      ;
; 0.106  ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.755      ;
; 0.109  ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; -0.128     ; 0.752      ;
; 0.114  ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 1.018      ;
; 0.157  ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.975      ;
; 0.176  ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.956      ;
; 0.178  ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.954      ;
; 0.190  ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.942      ;
; 0.208  ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.924      ;
; 0.421  ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 1.000        ; 0.143      ; 0.711      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.848 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.401      ; 1.014      ;
; -0.428 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r22[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.793      ; 1.812      ;
; -0.388 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r22[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.792      ; 1.775      ;
; -0.385 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r20[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.872      ; 1.809      ;
; -0.383 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r22[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.786      ; 1.763      ;
; -0.381 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r20[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.861      ; 1.795      ;
; -0.375 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r20[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.801      ; 1.615      ;
; -0.373 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r22[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.794      ; 1.762      ;
; -0.365 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.816      ; 1.772      ;
; -0.353 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r20[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.869      ; 1.775      ;
; -0.344 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r26[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.690      ; 1.511      ;
; -0.323 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.848      ; 1.767      ;
; -0.311 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r20[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.801      ; 1.703      ;
; -0.301 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r14[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.066      ; 1.668      ;
; -0.300 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r20[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.869      ; 1.763      ;
; -0.297 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r22[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.791      ; 1.678      ;
; -0.296 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r22[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.669      ; 1.555      ;
; -0.291 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r18[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.829      ; 1.768      ;
; -0.272 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r22[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.872      ; 1.719      ;
; -0.265 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r22[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.939      ; 1.794      ;
; -0.263 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r20[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.876      ; 1.795      ;
; -0.260 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r20[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.869      ; 1.678      ;
; -0.254 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.928      ; 1.111      ;
; -0.250 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.972      ; 1.774      ;
; -0.245 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r20[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.806      ; 1.648      ;
; -0.238 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r22[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.871      ; 1.601      ;
; -0.230 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r22[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.824      ; 1.648      ;
; -0.229 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r22[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.837      ; 1.656      ;
; -0.224 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r14[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.964      ; 1.835      ;
; -0.221 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r22[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.821      ; 1.633      ;
; -0.213 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r18[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.823      ; 1.602      ;
; -0.211 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r12[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.706      ; 1.428      ;
; -0.209 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r12[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.645      ; 1.365      ;
; -0.208 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r17[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.581      ; 0.780      ;
; -0.207 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r20[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.688      ; 1.485      ;
; -0.206 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r9[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.812      ; 1.067      ;
; -0.205 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r12[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.520      ; 1.274      ;
; -0.205 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r25[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.564      ; 0.697      ;
; -0.203 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r20[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.956      ; 1.702      ;
; -0.199 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.882      ; 1.072      ;
; -0.197 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r12[8]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.632      ; 1.318      ;
; -0.197 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r9[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.808      ; 1.054      ;
; -0.195 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r26[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.797      ; 1.507      ;
; -0.191 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r26[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.555      ; 1.221      ;
; -0.191 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r25[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.577      ; 0.817      ;
; -0.190 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r25[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.516      ; 0.726      ;
; -0.187 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r18[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.830      ; 1.569      ;
; -0.185 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.185      ; 0.697      ;
; -0.184 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.383      ; 1.059      ;
; -0.182 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r18[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.826      ; 1.557      ;
; -0.180 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r27[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.762      ; 1.097      ;
; -0.179 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r22[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.909      ; 1.738      ;
; -0.178 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r4[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.158      ; 1.793      ;
; -0.175 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r22[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.944      ; 1.713      ;
; -0.174 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r27[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.597      ; 0.820      ;
; -0.172 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.920      ; 1.634      ;
; -0.171 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r18[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.825      ; 1.546      ;
; -0.169 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r26[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.883      ; 1.541      ;
; -0.168 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.946      ; 1.645      ;
; -0.168 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r3[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.592      ; 0.751      ;
; -0.167 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r8[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.857      ; 1.573      ;
; -0.167 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r15[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.560      ; 0.776      ;
; -0.164 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r24[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.693      ; 1.258      ;
; -0.162 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.632      ; 1.270      ;
; -0.162 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r24[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.769      ; 1.423      ;
; -0.161 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r3[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.549      ; 0.777      ;
; -0.161 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r9[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.882      ; 1.031      ;
; -0.157 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r20[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.858      ; 1.610      ;
; -0.157 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r23[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.965      ; 1.136      ;
; -0.156 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r26[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.838      ; 1.486      ;
; -0.155 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r12[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.806      ; 1.531      ;
; -0.154 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.942      ; 1.625      ;
; -0.152 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r26[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.767      ; 1.427      ;
; -0.152 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r8[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.864      ; 1.565      ;
; -0.152 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r9[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.820      ; 1.024      ;
; -0.151 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r20[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.960      ; 1.767      ;
; -0.150 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r20[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.956      ; 1.760      ;
; -0.149 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r11[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.664      ; 0.687      ;
; -0.146 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r12[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.579      ; 1.316      ;
; -0.143 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r9[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.841      ; 1.033      ;
; -0.141 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r12[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.513      ; 1.142      ;
; -0.140 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r18[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.831      ; 1.520      ;
; -0.139 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.824      ; 1.607      ;
; -0.138 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r27[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.737      ; 0.925      ;
; -0.137 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r12[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.594      ; 1.220      ;
; -0.136 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.968      ; 1.108      ;
; -0.133 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r27[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.747      ; 0.869      ;
; -0.129 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r12[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.390      ; 1.079      ;
; -0.126 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r16[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.871      ; 1.288      ;
; -0.125 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.920      ; 1.576      ;
; -0.121 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.013      ; 1.602      ;
; -0.121 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r6[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.217      ; 1.830      ;
; -0.119 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.013      ; 1.600      ;
; -0.119 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r4[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.169      ; 1.840      ;
; -0.117 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r4[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.171      ; 1.856      ;
; -0.117 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r25[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.500      ; 0.605      ;
; -0.116 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r17[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.676      ; 0.780      ;
; -0.115 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.995      ; 1.586      ;
; -0.108 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.333      ; 0.948      ;
; -0.108 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.551      ; 0.635      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.456      ; 1.576      ;
; -0.997 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.454      ; 1.585      ;
; -0.888 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.455      ; 1.695      ;
; -0.839 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.516      ; 2.805      ;
; -0.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.202      ; 1.599      ;
; -0.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.405      ; 2.831      ;
; -0.675 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.404      ; 2.857      ;
; -0.592 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.412      ; 2.948      ;
; -0.545 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.982      ; 2.565      ;
; -0.528 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.456      ; 1.576      ;
; -0.523 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.344      ; 2.949      ;
; -0.517 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.454      ; 1.585      ;
; -0.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.343      ; 2.963      ;
; -0.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.414      ; 3.084      ;
; -0.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.335      ; 3.012      ;
; -0.449 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.985      ; 2.664      ;
; -0.426 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.414      ; 3.116      ;
; -0.408 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.455      ; 1.695      ;
; -0.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.822      ; 2.565      ;
; -0.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.516      ; 2.805      ;
; -0.357 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.346      ; 3.117      ;
; -0.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.342      ; 3.130      ;
; -0.301 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.347      ; 3.174      ;
; -0.289 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.825      ; 2.664      ;
; -0.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.202      ; 1.599      ;
; -0.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.400      ; 3.291      ;
; -0.222 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.405      ; 2.831      ;
; -0.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.404      ; 2.857      ;
; -0.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.412      ; 2.948      ;
; -0.065 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.982      ; 2.565      ;
; -0.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.345      ; 3.412      ;
; -0.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.345      ; 3.425      ;
; -0.043 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.344      ; 2.949      ;
; -0.028 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.343      ; 2.963      ;
; 0.022  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.414      ; 3.084      ;
; 0.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.335      ; 3.012      ;
; 0.031  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.985      ; 2.664      ;
; 0.054  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.414      ; 3.116      ;
; 0.095  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.822      ; 2.565      ;
; 0.123  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.346      ; 3.117      ;
; 0.134  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.412      ; 2.576      ;
; 0.140  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.342      ; 3.130      ;
; 0.143  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.978      ; 3.249      ;
; 0.179  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.347      ; 3.174      ;
; 0.182  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.344      ; 3.654      ;
; 0.185  ; super_register_bank:inst2|r12[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.516      ; 1.721      ;
; 0.191  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.825      ; 2.664      ;
; 0.200  ; super_register_bank:inst2|r22[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.334      ; 1.554      ;
; 0.207  ; super_register_bank:inst2|r22[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.377      ; 1.604      ;
; 0.238  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.300      ; 2.568      ;
; 0.243  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.400      ; 3.291      ;
; 0.243  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.711      ; 1.984      ;
; 0.263  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[10] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.301      ; 2.594      ;
; 0.266  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.296      ; 2.592      ;
; 0.275  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.815      ; 3.218      ;
; 0.277  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.981      ; 3.386      ;
; 0.282  ; super_register_bank:inst2|r22[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.370      ; 1.672      ;
; 0.286  ; super_register_bank:inst2|r22[10]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.289      ; 1.595      ;
; 0.292  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.841      ; 2.163      ;
; 0.303  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.818      ; 3.249      ;
; 0.323  ; super_register_bank:inst2|r22[4]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.263      ; 1.606      ;
; 0.328  ; super_register_bank:inst2|r0[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.828      ; 2.176      ;
; 0.338  ; super_register_bank:inst2|r8[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.304      ; 1.662      ;
; 0.345  ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.281      ; 1.646      ;
; 0.349  ; super_register_bank:inst2|r22[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.479      ; 1.848      ;
; 0.354  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.238      ; 2.622      ;
; 0.354  ; super_register_bank:inst2|r26[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.378      ; 1.752      ;
; 0.363  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.945      ; 3.436      ;
; 0.372  ; super_register_bank:inst2|r26[1]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.427      ; 1.819      ;
; 0.395  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.308      ; 2.733      ;
; 0.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.850      ; 3.375      ;
; 0.397  ; super_register_bank:inst2|r4[10]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[10] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.001      ; 1.418      ;
; 0.404  ; super_register_bank:inst2|r18[12]                                                                        ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.330      ; 1.754      ;
; 0.405  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.938      ; 3.471      ;
; 0.413  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[14] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.240      ; 2.683      ;
; 0.417  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.814      ; 2.359      ;
; 0.419  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.345      ; 3.412      ;
; 0.426  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.982      ; 3.536      ;
; 0.429  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.241      ; 2.700      ;
; 0.431  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.877      ; 2.338      ;
; 0.432  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.345      ; 3.425      ;
; 0.435  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.655      ; 3.218      ;
; 0.442  ; super_register_bank:inst2|r26[2]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[2]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.592      ; 2.054      ;
; 0.443  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.821      ; 3.392      ;
; 0.444  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.231      ; 2.705      ;
; 0.446  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[13] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.310      ; 2.786      ;
; 0.449  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.930      ; 2.409      ;
; 0.459  ; super_register_bank:inst2|r14[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.127      ; 1.606      ;
; 0.462  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.925      ; 3.515      ;
; 0.464  ; super_register_bank:inst2|r20[3]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[3]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.295      ; 1.779      ;
; 0.468  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.034      ; 3.630      ;
; 0.468  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[4]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.241      ; 2.739      ;
; 0.469  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[12] ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.310      ; 2.809      ;
; 0.470  ; super_register_bank:inst2|r0[12]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[12] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.885      ; 2.375      ;
; 0.481  ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.775      ; 2.276      ;
; 0.486  ; super_register_bank:inst2|r12[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.285      ; 1.791      ;
; 0.488  ; super_register_bank:inst2|r0[1]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[1]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.052      ; 2.560      ;
; 0.491  ; super_register_bank:inst2|r20[5]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[5]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.367      ; 1.878      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[9]  ; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.243      ; 2.782      ;
; 0.509  ; super_register_bank:inst2|r26[7]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[7]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.208      ; 1.737      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                         ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.239 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r16[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.092      ; 0.883      ;
; -0.150 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r5[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.499      ; 0.879      ;
; -0.135 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.489      ; 0.884      ;
; -0.116 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r5[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.503      ; 0.917      ;
; -0.112 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r5[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.502      ; 0.920      ;
; -0.107 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r5[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.478      ; 0.901      ;
; -0.078 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r5[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.402      ; 0.854      ;
; -0.078 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r5[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.486      ; 0.938      ;
; -0.059 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r16[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.106      ; 1.077      ;
; -0.049 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r5[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.503      ; 0.984      ;
; -0.038 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r4[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.322      ; 1.314      ;
; -0.038 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r5[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.406      ; 0.898      ;
; -0.036 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r16[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.091      ; 1.085      ;
; -0.036 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r16[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.106      ; 1.100      ;
; -0.013 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r5[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.408      ; 0.925      ;
; -0.010 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r6[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.393      ; 1.413      ;
; -0.004 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r10[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.139      ; 1.165      ;
; 0.005  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r5[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.407      ; 0.942      ;
; 0.024  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r5[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.401      ; 0.955      ;
; 0.027  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r5[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.409      ; 0.966      ;
; 0.028  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r6[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.393      ; 1.451      ;
; 0.033  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r5[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.405      ; 0.968      ;
; 0.033  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r5[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.406      ; 0.969      ;
; 0.036  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r16[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.089      ; 1.155      ;
; 0.037  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r16[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.082      ; 1.149      ;
; 0.038  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r16[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.105      ; 1.173      ;
; 0.040  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r4[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.406      ; 1.476      ;
; 0.048  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r10[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.143      ; 1.221      ;
; 0.051  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r10[15]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.118      ; 1.199      ;
; 0.062  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r6[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.374      ; 1.466      ;
; 0.063  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r16[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.007      ; 1.100      ;
; 0.063  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r7[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.134      ; 0.727      ;
; 0.064  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r6[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.380      ; 1.474      ;
; 0.065  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r4[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.416      ; 1.511      ;
; 0.065  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r16[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.078      ; 1.173      ;
; 0.068  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r2[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.150      ; 1.248      ;
; 0.070  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.996      ; 1.096      ;
; 0.075  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r10[14]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.149      ; 1.254      ;
; 0.076  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r6[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.407      ; 1.513      ;
; 0.076  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r6[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.391      ; 1.497      ;
; 0.082  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r14[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.210      ; 1.322      ;
; 0.082  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r16[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.995      ; 1.107      ;
; 0.085  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r6[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.406      ; 1.521      ;
; 0.088  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r7[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.008      ; 0.626      ;
; 0.090  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r2[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.078      ; 1.198      ;
; 0.090  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r16[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.089      ; 1.209      ;
; 0.091  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r24[6]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.792      ; 0.913      ;
; 0.092  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r2[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.078      ; 1.200      ;
; 0.092  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r6[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.378      ; 1.500      ;
; 0.093  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r4[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.397      ; 1.520      ;
; 0.094  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r16[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.007      ; 1.131      ;
; 0.094  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r24[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.805      ; 0.929      ;
; 0.095  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r7[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.046      ; 0.671      ;
; 0.098  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r2[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.078      ; 1.206      ;
; 0.099  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r14[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.215      ; 1.344      ;
; 0.099  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r2[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.092      ; 1.221      ;
; 0.102  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r10[5]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.068      ; 1.200      ;
; 0.102  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r13[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.133      ; 0.765      ;
; 0.103  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r4[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.328      ; 1.461      ;
; 0.103  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r6[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.409      ; 1.542      ;
; 0.104  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r1[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.182      ; 0.816      ;
; 0.105  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.159      ; 1.294      ;
; 0.106  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r7[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.265      ; 0.901      ;
; 0.108  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r2[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.082      ; 1.220      ;
; 0.109  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r24[3]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.885      ; 1.024      ;
; 0.109  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r11[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.076      ; 0.715      ;
; 0.110  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r6[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.393      ; 1.533      ;
; 0.110  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r4[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.329      ; 1.469      ;
; 0.111  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r24[13]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.760      ; 0.901      ;
; 0.111  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r10[9]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.051      ; 1.192      ;
; 0.112  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r19[12]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.257      ; 0.899      ;
; 0.112  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r21[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.280      ; 0.922      ;
; 0.114  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r8[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.075      ; 1.219      ;
; 0.114  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.154      ; 1.298      ;
; 0.115  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.398      ; 1.543      ;
; 0.117  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r6[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.376      ; 1.523      ;
; 0.118  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r6[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.379      ; 1.527      ;
; 0.118  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r4[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.323      ; 1.471      ;
; 0.119  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r2[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.085      ; 1.234      ;
; 0.127  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r21[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.280      ; 0.937      ;
; 0.128  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r4[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.333      ; 1.491      ;
; 0.128  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r6[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.382      ; 1.540      ;
; 0.130  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.123      ; 1.283      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r24[11]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.748      ; 0.909      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r2[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.181      ; 1.342      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r14[10]              ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.213      ; 1.374      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.771      ; 0.932      ;
; 0.132  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r4[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.335      ; 1.497      ;
; 0.133  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.160      ; 1.323      ;
; 0.133  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r10[4]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.050      ; 1.213      ;
; 0.133  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r10[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.053      ; 1.216      ;
; 0.135  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r21[7]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.288      ; 0.953      ;
; 0.137  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r16[2]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.001      ; 1.168      ;
; 0.138  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r2[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.087      ; 1.255      ;
; 0.138  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r2[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.097      ; 1.265      ;
; 0.139  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r4[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.330      ; 1.499      ;
; 0.141  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.152      ; 1.323      ;
; 0.141  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r24[1]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.911      ; 1.082      ;
; 0.141  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r7[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.099      ; 0.770      ;
; 0.141  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r7[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 1.136      ; 0.807      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 1.536      ;
; 0.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 1.627      ;
; 0.155 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 1.629      ;
; 0.187 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.307      ;
; 0.306 ; fetch:inst4|PC[10]                                                                                       ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.428      ;
; 0.315 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.438      ;
; 0.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 1.885      ;
; 0.456 ; fetch:inst4|PC[9]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; fetch:inst4|PC[8]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.589      ;
; 0.483 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 1.232      ; 1.829      ;
; 0.519 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.642      ;
; 0.529 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.655      ;
; 0.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 1.536      ;
; 0.595 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.720      ;
; 0.653 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 1.627      ;
; 0.655 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 1.629      ;
; 0.661 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.782      ;
; 0.664 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.785      ;
; 0.665 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.785      ;
; 0.665 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[8]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.785      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.710 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.775      ;
; 0.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.193      ;
; 0.728 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[9]    ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.848      ;
; 0.729 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.203      ;
; 0.731 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[10]   ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.851      ;
; 0.740 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.451      ; 0.805      ;
; 0.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 1.885      ;
; 1.149 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.232      ; 1.995      ;
; 1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.649      ;
; 1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.649      ;
; 1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.649      ;
; 1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.649      ;
; 1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.232      ; 2.649      ;
; 1.219 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 2.193      ;
; 1.229 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 2.203      ;
; 1.554 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_mem                                                                                                  ; clk_pc      ; 0.000        ; 0.128      ; 1.806      ;
; 1.675 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.232      ; 2.649      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                               ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.115 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.213      ; 2.328      ;
; 0.126 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.288      ; 2.414      ;
; 0.156 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 0.813      ; 0.969      ;
; 0.174 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.218      ; 2.392      ;
; 0.224 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.219      ; 2.443      ;
; 0.229 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.219      ; 2.448      ;
; 0.235 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.217      ; 2.452      ;
; 0.250 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.219      ; 2.469      ;
; 0.265 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.214      ; 2.479      ;
; 0.283 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.227      ; 2.510      ;
; 0.286 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.213      ; 2.499      ;
; 0.297 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.218      ; 2.515      ;
; 0.317 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.217      ; 2.534      ;
; 0.317 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.218      ; 2.535      ;
; 0.330 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.212      ; 2.542      ;
; 0.355 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.219      ; 2.574      ;
; 0.356 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.219      ; 2.575      ;
; 0.571 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 0.813      ; 0.904      ;
; 0.693 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.288      ; 2.501      ;
; 0.717 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.213      ; 2.450      ;
; 0.742 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.218      ; 2.480      ;
; 0.788 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 1.839      ;
; 0.795 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.219      ; 2.534      ;
; 0.802 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.217      ; 2.539      ;
; 0.812 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.025      ; 1.867      ;
; 0.844 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.227      ; 2.591      ;
; 0.846 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.219      ; 2.585      ;
; 0.855 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.213      ; 2.588      ;
; 0.860 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.214      ; 2.594      ;
; 0.892 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 1.949      ;
; 0.892 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.218      ; 2.630      ;
; 0.896 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.219      ; 2.635      ;
; 0.900 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.217      ; 2.637      ;
; 0.901 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.212      ; 2.633      ;
; 0.921 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.219      ; 2.660      ;
; 0.927 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.218      ; 2.665      ;
; 0.946 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 1.997      ;
; 0.957 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.219      ; 2.696      ;
; 0.997 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.048      ;
; 1.011 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.062      ;
; 1.016 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.073      ;
; 1.027 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.078      ;
; 1.039 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.024      ; 2.093      ;
; 1.041 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.026      ; 2.097      ;
; 1.048 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.096      ; 2.174      ;
; 1.064 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.031      ; 2.125      ;
; 1.065 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.122      ;
; 1.069 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.020      ; 2.119      ;
; 1.081 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.133      ;
; 1.082 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.020      ; 2.132      ;
; 1.096 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.020      ; 2.146      ;
; 1.106 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.163      ;
; 1.126 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.037      ; 2.193      ;
; 1.133 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.020      ; 2.183      ;
; 1.134 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.186      ;
; 1.147 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.020      ; 2.197      ;
; 1.154 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.211      ;
; 1.159 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.211      ;
; 1.163 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.026      ; 2.219      ;
; 1.163 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.220      ;
; 1.167 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.224      ;
; 1.176 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.233      ;
; 1.193 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.106      ; 2.329      ;
; 1.195 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.096      ; 2.321      ;
; 1.197 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.030      ; 2.257      ;
; 1.201 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.252      ;
; 1.209 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.096      ; 2.335      ;
; 1.218 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.275      ;
; 1.223 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.037      ; 2.290      ;
; 1.227 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.284      ;
; 1.229 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.037      ; 2.296      ;
; 1.231 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.030      ; 2.291      ;
; 1.232 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.045      ; 2.307      ;
; 1.232 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.289      ;
; 1.233 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.023      ; 2.286      ;
; 1.234 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.037      ; 2.301      ;
; 1.241 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.298      ;
; 1.264 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.029      ; 2.323      ;
; 1.270 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.322      ;
; 1.287 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.339      ;
; 1.289 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.036      ; 2.355      ;
; 1.312 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.363      ;
; 1.315 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.367      ;
; 1.318 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.030      ; 2.378      ;
; 1.326 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.383      ;
; 1.329 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.380      ;
; 1.335 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.035      ; 2.400      ;
; 1.357 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.408      ;
; 1.390 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.028      ; 2.448      ;
; 1.392 ; carry_block:inst8|cy         ; ALU:inst5|z[0]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.037      ; 2.459      ;
; 1.402 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.454      ;
; 1.404 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.456      ;
; 1.405 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.024      ; 2.459      ;
; 1.405 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.462      ;
; 1.407 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.464      ;
; 1.408 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.465      ;
; 1.411 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.027      ; 2.468      ;
; 1.417 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.469      ;
; 1.428 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.480      ;
; 1.444 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.021      ; 2.495      ;
+-------+------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.211 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.607      ;
; 0.388 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.784      ;
; 0.398 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.794      ;
; 0.410 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.806      ;
; 0.422 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.818      ;
; 0.425 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.821      ;
; 0.472 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.868      ;
; 0.497 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; 0.252      ; 0.893      ;
; 0.525 ; fetch:inst4|PC[4]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.638      ;
; 0.527 ; fetch:inst4|PC[0]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.640      ;
; 0.539 ; fetch:inst4|PC[7]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.652      ;
; 0.540 ; fetch:inst4|PC[1]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.653      ;
; 0.547 ; fetch:inst4|PC[2]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.660      ;
; 0.555 ; fetch:inst4|PC[3]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.668      ;
; 0.561 ; fetch:inst4|PC[6]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.674      ;
; 0.569 ; fetch:inst4|PC[5]                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0   ; clk_pc                                                                                                   ; clk_mem     ; 0.000        ; -0.031     ; 0.682      ;
; 0.672 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.276     ; 0.530      ;
; 0.673 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.275     ; 0.532      ;
; 0.904 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.660     ; 0.378      ;
; 0.911 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.661     ; 0.384      ;
; 0.951 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.734     ; 0.351      ;
; 0.992 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.753     ; 0.373      ;
; 1.020 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.651     ; 0.503      ;
; 1.024 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.671     ; 0.487      ;
; 1.025 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.652     ; 0.507      ;
; 1.030 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.672     ; 0.492      ;
; 1.037 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.646     ; 0.525      ;
; 1.071 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.647     ; 0.558      ;
; 1.076 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.825     ; 0.385      ;
; 1.078 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.825     ; 0.387      ;
; 1.086 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.824     ; 0.396      ;
; 1.089 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.828     ; 0.395      ;
; 1.092 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.830     ; 0.396      ;
; 1.096 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.825     ; 0.405      ;
; 1.098 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.829     ; 0.403      ;
; 1.101 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.825     ; 0.410      ;
; 1.111 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.757     ; 0.488      ;
; 1.125 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.756     ; 0.503      ;
; 1.132 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.755     ; 0.511      ;
; 1.136 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.892     ; 0.378      ;
; 1.137 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.734     ; 0.537      ;
; 1.151 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.755     ; 0.530      ;
; 1.156 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.893     ; 0.397      ;
; 1.164 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.653     ; 0.645      ;
; 1.182 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.675     ; 0.641      ;
; 1.184 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.676     ; 0.642      ;
; 1.220 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem     ; 0.000        ; -0.809     ; 0.545      ;
; 1.221 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.654     ; 0.701      ;
; 1.381 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.890     ; 0.625      ;
; 1.388 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.891     ; 0.631      ;
; 1.419 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.891     ; 0.662      ;
; 1.475 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -0.892     ; 0.717      ;
; 1.492 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.119     ; 0.507      ;
; 1.494 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.118     ; 0.510      ;
; 1.620 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.147     ; 0.607      ;
; 1.622 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; -1.148     ; 0.608      ;
; 2.050 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -1.177     ; 0.507      ;
; 2.052 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -1.176     ; 0.510      ;
; 2.178 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -1.205     ; 0.607      ;
; 2.180 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; -1.206     ; 0.608      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.718      ;
; 0.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.719      ;
; 0.318 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.803      ;
; 0.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.814      ;
; 0.331 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.816      ;
; 0.342 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.826      ;
; 0.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.245      ; 1.872      ;
; 0.426 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.910      ;
; 0.445 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.930      ;
; 0.477 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.241      ; 1.960      ;
; 0.733 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.718      ;
; 0.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.719      ;
; 0.818 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.803      ;
; 0.829 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.814      ;
; 0.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.816      ;
; 0.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.826      ;
; 0.885 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.245      ; 1.872      ;
; 0.926 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.910      ;
; 0.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.930      ;
; 0.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.241      ; 1.960      ;
; 1.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 1.970      ;
; 1.742 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.138      ; 2.004      ;
; 1.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.110      ;
; 1.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.142      ;
; 1.923 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.136      ; 2.183      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.805      ;
; 1.943 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.250     ; 0.807      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.213      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.213      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.213      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.213      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.213      ;
; 2.024 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.138      ; 2.286      ;
; 2.056 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.248     ; 0.922      ;
; 2.088 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.251     ; 0.951      ;
; 2.088 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.251     ; 0.951      ;
; 2.088 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.251     ; 0.951      ;
; 2.088 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.251     ; 0.951      ;
; 2.093 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.253     ; 0.954      ;
; 2.170 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.252     ; 1.032      ;
; 2.196 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.139      ; 2.459      ;
; 2.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.141      ; 2.572      ;
; 2.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.138      ; 2.621      ;
; 2.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.138      ; 2.621      ;
; 2.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_mem                                                                                                  ; clk_k       ; 0.000        ; 0.137      ; 2.698      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.499 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.805      ;
; 2.501 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.308     ; 0.807      ;
; 2.614 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.306     ; 0.922      ;
; 2.646 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.309     ; 0.951      ;
; 2.646 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.309     ; 0.951      ;
; 2.646 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.309     ; 0.951      ;
; 2.646 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.309     ; 0.951      ;
; 2.651 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.311     ; 0.954      ;
; 2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.310     ; 1.032      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                            ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.967 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.886     ; 0.195      ;
; 0.970 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.885     ; 0.199      ;
; 0.970 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.885     ; 0.199      ;
; 0.970 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.885     ; 0.199      ;
; 0.971 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.885     ; 0.200      ;
; 0.971 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.886     ; 0.199      ;
; 0.972 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.885     ; 0.201      ;
; 0.972 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.887     ; 0.199      ;
; 1.038 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.952     ; 0.200      ;
; 1.099 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.886     ; 0.327      ;
; 1.335 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.886     ; 0.563      ;
; 1.338 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.881     ; 0.571      ;
; 1.352 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.887     ; 0.579      ;
; 1.359 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.880     ; 0.593      ;
; 1.374 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]    ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.886     ; 0.602      ;
; 1.395 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]   ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.884     ; 0.625      ;
; 1.491 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.305     ; 0.300      ;
; 1.491 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.184     ; 0.421      ;
; 1.548 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.181     ; 0.481      ;
; 1.561 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.187     ; 0.488      ;
; 1.581 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[5]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.131     ; 1.574      ;
; 1.603 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[8]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.124     ; 1.603      ;
; 1.606 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[14]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.127     ; 1.603      ;
; 1.608 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[9]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.124     ; 1.608      ;
; 1.612 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[3]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.130     ; 1.606      ;
; 1.635 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.179     ; 0.570      ;
; 1.640 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 0.452      ;
; 1.653 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[0]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.652      ;
; 1.659 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[11]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.124     ; 1.659      ;
; 1.670 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[13]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.124     ; 1.670      ;
; 1.686 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[15]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.124     ; 1.686      ;
; 1.721 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[6]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.119     ; 1.726      ;
; 1.765 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[4]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.764      ;
; 1.785 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[1]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.119     ; 1.790      ;
; 1.803 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.179     ; 0.738      ;
; 1.810 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[10]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.809      ;
; 1.810 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[2]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.809      ;
; 1.817 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[12]   ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.816      ;
; 1.824 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg ; super_register_bank:inst2|Block2:block2|DATA[7]    ; clk_mem                                                                                                  ; clk_reg     ; 0.000        ; -0.125     ; 1.823      ;
; 1.832 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.181     ; 0.765      ;
; 1.835 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.181     ; 0.768      ;
; 1.876 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.296     ; 0.694      ;
; 1.950 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.181     ; 0.883      ;
; 1.969 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.175     ; 0.908      ;
; 1.978 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.305     ; 0.787      ;
; 1.992 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.311     ; 0.795      ;
; 2.049 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.363     ; 0.300      ;
; 2.049 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.242     ; 0.421      ;
; 2.070 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 0.882      ;
; 2.074 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.049     ; 1.139      ;
; 2.075 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 0.887      ;
; 2.082 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.308     ; 0.888      ;
; 2.083 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 0.895      ;
; 2.106 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.239     ; 0.481      ;
; 2.113 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.299     ; 0.928      ;
; 2.119 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.245     ; 0.488      ;
; 2.146 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[12]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.303     ; 0.957      ;
; 2.149 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.177     ; 1.086      ;
; 2.156 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.178     ; 1.092      ;
; 2.158 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.307     ; 0.965      ;
; 2.163 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.308     ; 0.969      ;
; 2.165 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.308     ; 0.971      ;
; 2.192 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.313     ; 0.993      ;
; 2.192 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.004      ;
; 2.193 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.237     ; 0.570      ;
; 2.194 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.136      ;
; 2.195 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[14]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.305     ; 1.004      ;
; 2.198 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; -0.500       ; -1.360     ; 0.452      ;
; 2.199 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.314     ; 0.999      ;
; 2.203 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.015      ;
; 2.216 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.028      ;
; 2.228 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.179     ; 1.163      ;
; 2.237 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[10]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.303     ; 1.048      ;
; 2.241 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.308     ; 1.047      ;
; 2.262 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.310     ; 1.066      ;
; 2.269 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.311     ; 1.072      ;
; 2.275 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.307     ; 1.082      ;
; 2.275 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.087      ;
; 2.278 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.296     ; 1.096      ;
; 2.287 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.099      ;
; 2.288 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.100      ;
; 2.301 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.303     ; 1.112      ;
; 2.307 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[11]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.305     ; 1.116      ;
; 2.308 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.250      ;
; 2.317 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.129      ;
; 2.324 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.266      ;
; 2.331 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.166     ; 1.279      ;
; 2.331 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.273      ;
; 2.333 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[13]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.145      ;
; 2.337 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.279      ;
; 2.338 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.166     ; 1.286      ;
; 2.340 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.296     ; 1.158      ;
; 2.340 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.152      ;
; 2.343 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.285      ;
; 2.343 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.285      ;
; 2.346 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.172     ; 1.288      ;
; 2.346 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[15]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.158      ;
; 2.347 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.296     ; 1.165      ;
; 2.352 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[8]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.164      ;
; 2.352 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|DATA[9]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.302     ; 1.164      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -11.528  ; -1.662  ; N/A      ; N/A     ; -3.000              ;
;  clk_k                                                                                                    ; -4.493   ; 0.233   ; N/A      ; N/A     ; -3.000              ;
;  clk_mem                                                                                                  ; -3.543   ; 0.211   ; N/A      ; N/A     ; -3.000              ;
;  clk_pc                                                                                                   ; -4.645   ; 0.062   ; N/A      ; N/A     ; -3.000              ;
;  clk_reg                                                                                                  ; -5.336   ; 0.967   ; N/A      ; N/A     ; -3.000              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -11.528  ; 0.115   ; N/A      ; N/A     ; 0.309               ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -6.118   ; -1.662  ; N/A      ; N/A     ; -0.293              ;
;  super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -2.133   ; -0.358  ; N/A      ; N/A     ; 0.190               ;
; Design-wide TNS                                                                                           ; -875.891 ; -19.191 ; 0.0      ; 0.0     ; -99.769             ;
;  clk_k                                                                                                    ; -67.510  ; 0.000   ; N/A      ; N/A     ; -19.902             ;
;  clk_mem                                                                                                  ; -23.021  ; 0.000   ; N/A      ; N/A     ; -24.740             ;
;  clk_pc                                                                                                   ; -55.403  ; 0.000   ; N/A      ; N/A     ; -15.660             ;
;  clk_reg                                                                                                  ; -108.749 ; 0.000   ; N/A      ; N/A     ; -25.980             ;
;  decoder:inst1|ALUC[0]                                                                                    ; -164.558 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -147.345 ; -16.397 ; N/A      ; N/A     ; -16.029             ;
;  super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -309.305 ; -2.794  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; C_OUT          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MWout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MRout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_pc                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_reg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_mem                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_k                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_OUT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PC[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SEL_REG_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SEL_REG_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SEL_REG_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_OUT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PC[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_OUT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PC[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_mem                                                                                                  ; clk_k                                                                                                    ; 22       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 26       ; 26       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_mem                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                  ; 24       ; 4        ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                  ; clk_pc                                                                                                   ; 27       ; 0        ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 67       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_pc                                                                                                   ; 1        ; 13       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 31       ; 31       ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc                                                                                                   ; 187      ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 140      ; 140      ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 992      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                                   ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 40       ; 40       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 3126     ; 2134     ; 506      ; 338      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0]                                                                                    ; 1984     ; 0        ; 336      ; 0        ;
; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 647      ; 0        ; 244      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 337      ; 337      ; 114      ; 114      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 224      ; 224      ; 0        ; 0        ;
; clk_reg                                                                                                  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 240      ; 0        ; 224      ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_mem                                                                                                  ; clk_k                                                                                                    ; 22       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 26       ; 26       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_mem                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                  ; 24       ; 4        ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_mem                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                  ; clk_pc                                                                                                   ; 27       ; 0        ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 67       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_pc                                                                                                   ; 1        ; 13       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 31       ; 31       ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc                                                                                                   ; 187      ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 140      ; 140      ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 992      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                                   ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 40       ; 40       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 3126     ; 2134     ; 506      ; 338      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0]                                                                                    ; 1984     ; 0        ; 336      ; 0        ;
; clk_mem                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 647      ; 0        ; 244      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 337      ; 337      ; 114      ; 114      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 224      ; 224      ; 0        ; 0        ;
; clk_reg                                                                                                  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 240      ; 0        ; 224      ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 507   ; 507  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; clk_k                                                                                                    ; clk_k                                                                                                    ; Base ; Constrained ;
; clk_mem                                                                                                  ; clk_mem                                                                                                  ; Base ; Constrained ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; Base ; Constrained ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; Base ; Constrained ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; Base ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; COUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; COUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOut[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 09 07:41:42 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 522 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_pc clk_pc
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name super_register_bank:inst2|Block2:block2|SEL_REG[0] super_register_bank:inst2|Block2:block2|SEL_REG[0]
    Info (332105): create_clock -period 1.000 -name clk_k clk_k
    Info (332105): create_clock -period 1.000 -name clk_reg clk_reg
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datac  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.528            -164.558 decoder:inst1|ALUC[0] 
    Info (332119):    -6.118            -147.345 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -5.336            -108.749 clk_reg 
    Info (332119):    -4.645             -55.403 clk_pc 
    Info (332119):    -4.493             -67.510 clk_k 
    Info (332119):    -3.543             -23.021 clk_mem 
    Info (332119):    -2.133            -309.305 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -1.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.662             -16.397 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.358              -2.794 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.271               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.358               0.000 clk_pc 
    Info (332119):     0.475               0.000 clk_mem 
    Info (332119):     0.925               0.000 clk_k 
    Info (332119):     1.734               0.000 clk_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.000 clk_reg 
    Info (332119):    -3.000             -24.740 clk_mem 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -15.000 clk_pc 
    Info (332119):    -0.293             -16.029 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.245               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.414               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datac  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.280            -146.226 decoder:inst1|ALUC[0] 
    Info (332119):    -5.566            -131.038 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.752             -96.459 clk_reg 
    Info (332119):    -4.131             -49.253 clk_pc 
    Info (332119):    -3.983             -59.879 clk_k 
    Info (332119):    -3.126             -19.861 clk_mem 
    Info (332119):    -1.847            -259.085 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.513             -14.609 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.183              -0.948 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.259               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.312               0.000 clk_pc 
    Info (332119):     0.452               0.000 clk_mem 
    Info (332119):     0.838               0.000 clk_k 
    Info (332119):     1.571               0.000 clk_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.000 clk_reg 
    Info (332119):    -3.000             -24.740 clk_mem 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -15.000 clk_pc 
    Info (332119):    -0.251             -11.987 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.361               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.472               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datac  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.096             -83.066 decoder:inst1|ALUC[0] 
    Info (332119):    -3.480             -74.797 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.615             -52.940 clk_reg 
    Info (332119):    -2.189             -32.243 clk_k 
    Info (332119):    -2.066             -24.583 clk_pc 
    Info (332119):    -1.633              -9.244 clk_mem 
    Info (332119):    -0.848             -27.872 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -1.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.008             -11.136 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.239              -1.298 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.062               0.000 clk_pc 
    Info (332119):     0.115               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.211               0.000 clk_mem 
    Info (332119):     0.233               0.000 clk_k 
    Info (332119):     0.967               0.000 clk_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.980 clk_reg 
    Info (332119):    -3.000             -19.902 clk_k 
    Info (332119):    -3.000             -15.660 clk_pc 
    Info (332119):    -3.000             -14.204 clk_mem 
    Info (332119):    -0.021              -0.031 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.190               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.309               0.000 decoder:inst1|ALUC[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Thu Jun 09 07:41:44 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


