add wave -position end  sim:/rv16r/clk
add wave -position end  sim:/rv16r/rst
add wave -radix hexadecimal -position end  sim:/rv16r/PC
add wave -radix hexadecimal -position end  sim:/rv16r/instruction
add wave -radix hexadecimal -position end  sim:/rv16r/IFID_instruction
add wave -radix hexadecimal -position end  sim:/rv16r/IDEX_instruction
add wave -radix hexadecimal -position end  sim:/rv16r/EXMEM_instruction
add wave -radix hexadecimal -position end  sim:/rv16r/MEMWB_instruction
add wave -radix decimal -position end  sim:/rv16r/MEMWB_ALUResult
add wave -position end  sim:/rv16r/MEMWB_regWrite
add wave -radix unsigned -position end  sim:/rv16r/MEMWB_RDAddress
add wave -radix decimal -position end  sim:/rv16r/writeBackData
add wave -radix decimal -position end  sim:/rv16r/aluFirstOperand
add wave -radix decimal -position end  sim:/rv16r/aluSecondOperand
add wave -radix decimal -position end  sim:/rv16r/ALUResult
add wave -radix decimal -position end  sim:/rv16r/RSOneData
add wave -radix decimal -position end  sim:/rv16r/RSTwoData
add wave -position end  sim:/rv16r/forwardA
add wave -position end  sim:/rv16r/forwardB
add wave -position end  sim:/rv16r/stall
add wave -radix decimal -position end  sim:/rv16r/IDEX_immediate
add wave -radix hexadecimal -position end  sim:/rv16r/IDEX_PC
add wave -radix hexadecimal -position end  sim:/rv16r/EXMEM_branchPC
add wave -radix decimal -position end  sim:/rv16r/MEMWB_memoryData
add wave -radix decimal -position end  sim:/rv16r/memoryData
add wave -radix decimal -position end  sim:/rv16r/EXMEM_ALUResult
force -freeze sim:/rv16r/clk 0 0, 1 {50 ps} -r 100

//Memory model not externally initialized
force -freeze sim:/rv16r/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/rv16r/rst 1 0
run
run
run
force -freeze sim:/rv16r/rst 0 0
