design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/mnt/c/Users/mmorri22/caravel_user_project/openlane/user_proj_example,user_proj_example,23_12_03_21_15,flow completed,0h4m37s0ms,0h1m39s0ms,2510.4166666666665,2.4,1004.1666666666667,4.21,-1,531.21,845,0,0,0,0,0,0,0,3,3,0,-1,-1,64930,6538,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,109552373.0,0.0,7.24,2.13,0.73,-1,3.42,599,1257,162,788,0,0,0,637,9,20,6,35,71,22,0,170,155,146,19,7938,3415,615,2330,2410,16708,553368.2112,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24.0,1,40,153.18,153.6,0.3,1,4,0.45,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
