/***
  A Testbench meant to test all possible cases of switch pins used within the lab.
	Based off of the fulladder testbench inside of the MicroP's page.

  Calls on a text file "lab02_testvectors.tv", however due to odd pathing the full
	address of the file to computer needed to be written. For future users, it
	will be necessary to replace this current pathing with their own to ensure
	the right connection and no errors being thrown during Simulation.

  @author: zoe worrall
	   zworrall@g.hmc.edu
  @version: 09/05/2024
  
*/
`timescale 1ns/1ns
`default_nettype none
`define N_TV 1

module pvp_fsm_tb();

 // Set up test signals
// logic clk, reset; 					// clk is necessary in all test benches
// logic [23:0] dac1, dac2, dac3, dac4;
// logic [4:0] mux;
// logic trigger, en, 

  logic clk, rstn;
  logic [97:0]	 data_i;
  logic					 tvalid_i;

  logic					 iter_rd_en_o;
  logic					 iter_wr_en_o;
  logic					 iter_empty_i;
  logic	         iter_full_i;

  logic	[23:0]   iter_din_1_o;
  logic	[23:0]   iter_din_2_o;
  logic	[23:0]   iter_din_3_o;
  logic	[23:0]   iter_din_4_o;

  logic [4:0] c_mux_1_o;
  logic [4:0] c_mux_2_o;
  logic [4:0] c_mux_3_o;
  logic [4:0] c_mux_4_o;

 // Instatiation of lab 1's top module
    pvp_fsm_gen fsm (
    .rstn,
	  .clk,

    .data_i,
	  .tvalid_i,

    .iter_rd_en_o,
    .iter_wr_en_o,
    .iter_empty_i,
	  .iter_full_i,

    .iter_din_1_o,
    .iter_din_2_o,
    .iter_din_3_o,
    .iter_din_4_o,

    .c_mux_1_o,
    .c_mux_2_o,
    .c_mux_3_o,
    .c_mux_4_o
   );
   
 // Create dumpfile
 initial
   begin
     $dumpfile("testbench_pvp_fsm_tb.vcd");
     $dumpvars(0, pvp_fsm_tb);
   end
    
    // generate clock and load signals
		always begin
				clk = 1'b0; #5;
				clk = 1'b1; #5;
		end
		// to do: walk through the FSM
    // 1. WAIT_LOAD -- confirm nothing happens while waiting
        // confirm that after muxes are loaded the state changes to LOAD
    // 2. LOAD -- load 2 DACs
        // confirm that the state changes when the iter signal is full
        // confirm wr_en is turned on
        // confirm that the DAC's being put in via mem_i are coming out of iter_din_x's
    // 3. WAIT_SEND -- confirm that nothing happens until the mem_i[97] is 1
    // 4. SEND -- confirm that rd_en is turned on
        // confirm that state changes when the iterator is empty
initial
	begin
    rstn = 1;
    
      // WAIT_LOAD

      // no trigger or mux value set
      data_i = 98'b0_0_010101010101010101010101_110011001100110011001100_111100001111000011110000_111111111111000000000000;
      tvalid_i = 1;
      iter_empty_i = 1;
      iter_full_i = 0;
      #21;
      if (iter_rd_en_o) begin $display("e1 - read shouldn't be enabled"); end
      else if (iter_wr_en_o) begin $display("e1 - write shouldn't be enabled"); end
      else if (iter_din_1_o != 0 || iter_din_2_o != 0 || iter_din_3_o != 0 || iter_din_4_o != 0) begin $display("e1 - there shouldn't be any output at the moment"); end
      else $display("Testbench ran successfully");


      // LOADing starts when we set mux_en to enabled; only triggering right now, shouldn't start
      data_i = 98'b1_0_010101010101010101010101_110011001100110011001100_111100001111000011110000_111111111111000000000000;
      tvalid_i = 1;
      iter_empty_i = 1;
      iter_full_i = 0;
      #21;
      if (iter_rd_en_o) begin $display("e2 - read shouldn't be enabled"); end
      else if (iter_wr_en_o) begin $display("e2 - write shouldn't be enabled"); end
      else if (iter_din_1_o != 0 || iter_din_2_o != 0 || iter_din_3_o != 0 || iter_din_4_o != 0) begin $display("e2 - there shouldn't be any output at the moment"); end
      else $display("Testbench ran successfully");

    // LOADing starts when we set mux_en to enabled; we should now be loading the muxes, and they should have values from now on
      data_i = 98'b0_1__00000000_00000000_00000101__00000000_00000000_00001100__00000000_00000000_00001111__00000000_00000000_00000100;
      tvalid_i = 1;
      iter_empty_i = 1;
      iter_full_i = 0;
      #21;
      if (iter_rd_en_o) begin $display("e3 - read shouldn't be enabled (LOAD ONLY)"); end
      else if (iter_wr_en_o) begin $display("e3 - write shouldn't be enabled (SEND ONLY)"); end
      else if (iter_din_1_o != 0 || iter_din_2_o != 0 || iter_din_3_o != 0 || iter_din_4_o != 0) begin $display("e3 - there shouldn't be any output at the moment"); end
      else if (c_mux_1 == 5'b0101 & c_mux_2 == 5'b01100 & c_mux_3 == 5'b01111 & c_mux_4 == 5'b0100) begin $display("Testbench ran successfully"); end
      else $display("e3 - wsomething's gone wrong with the multiplexed values");
 end


endmodule