
B-G431B-ESC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1b4  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  0800d38c  0800d38c  0000e38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbcc  0800dbcc  0000f00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dbcc  0800dbcc  0000ebcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbd4  0800dbd4  0000f00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbd4  0800dbd4  0000ebd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dbd8  0800dbd8  0000ebd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800dbdc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  20000010  0800dbe8  0000f010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007f8  0800dbe8  0000f7f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021152  00000000  00000000  0000f03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004724  00000000  00000000  0003018e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b58  00000000  00000000  000348b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000159c  00000000  00000000  00036410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025639  00000000  00000000  000379ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021cf1  00000000  00000000  0005cfe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6f3e  00000000  00000000  0007ecd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165c14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074cc  00000000  00000000  00165c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000005a9  00000000  00000000  0016d124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  0016d6cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800d374 	.word	0x0800d374

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	0800d374 	.word	0x0800d374

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a68:	f000 b988 	b.w	8000d7c <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	468e      	mov	lr, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	4688      	mov	r8, r1
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d14a      	bne.n	8000b2a <__udivmoddi4+0xa6>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4617      	mov	r7, r2
 8000a98:	d962      	bls.n	8000b60 <__udivmoddi4+0xdc>
 8000a9a:	fab2 f682 	clz	r6, r2
 8000a9e:	b14e      	cbz	r6, 8000ab4 <__udivmoddi4+0x30>
 8000aa0:	f1c6 0320 	rsb	r3, r6, #32
 8000aa4:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa8:	fa20 f303 	lsr.w	r3, r0, r3
 8000aac:	40b7      	lsls	r7, r6
 8000aae:	ea43 0808 	orr.w	r8, r3, r8
 8000ab2:	40b4      	lsls	r4, r6
 8000ab4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab8:	fa1f fc87 	uxth.w	ip, r7
 8000abc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac0:	0c23      	lsrs	r3, r4, #16
 8000ac2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ac6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aca:	fb01 f20c 	mul.w	r2, r1, ip
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d909      	bls.n	8000ae6 <__udivmoddi4+0x62>
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ad8:	f080 80ea 	bcs.w	8000cb0 <__udivmoddi4+0x22c>
 8000adc:	429a      	cmp	r2, r3
 8000ade:	f240 80e7 	bls.w	8000cb0 <__udivmoddi4+0x22c>
 8000ae2:	3902      	subs	r1, #2
 8000ae4:	443b      	add	r3, r7
 8000ae6:	1a9a      	subs	r2, r3, r2
 8000ae8:	b2a3      	uxth	r3, r4
 8000aea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000af6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000afa:	459c      	cmp	ip, r3
 8000afc:	d909      	bls.n	8000b12 <__udivmoddi4+0x8e>
 8000afe:	18fb      	adds	r3, r7, r3
 8000b00:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b04:	f080 80d6 	bcs.w	8000cb4 <__udivmoddi4+0x230>
 8000b08:	459c      	cmp	ip, r3
 8000b0a:	f240 80d3 	bls.w	8000cb4 <__udivmoddi4+0x230>
 8000b0e:	443b      	add	r3, r7
 8000b10:	3802      	subs	r0, #2
 8000b12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b16:	eba3 030c 	sub.w	r3, r3, ip
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	b11d      	cbz	r5, 8000b26 <__udivmoddi4+0xa2>
 8000b1e:	40f3      	lsrs	r3, r6
 8000b20:	2200      	movs	r2, #0
 8000b22:	e9c5 3200 	strd	r3, r2, [r5]
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	428b      	cmp	r3, r1
 8000b2c:	d905      	bls.n	8000b3a <__udivmoddi4+0xb6>
 8000b2e:	b10d      	cbz	r5, 8000b34 <__udivmoddi4+0xb0>
 8000b30:	e9c5 0100 	strd	r0, r1, [r5]
 8000b34:	2100      	movs	r1, #0
 8000b36:	4608      	mov	r0, r1
 8000b38:	e7f5      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000b3a:	fab3 f183 	clz	r1, r3
 8000b3e:	2900      	cmp	r1, #0
 8000b40:	d146      	bne.n	8000bd0 <__udivmoddi4+0x14c>
 8000b42:	4573      	cmp	r3, lr
 8000b44:	d302      	bcc.n	8000b4c <__udivmoddi4+0xc8>
 8000b46:	4282      	cmp	r2, r0
 8000b48:	f200 8105 	bhi.w	8000d56 <__udivmoddi4+0x2d2>
 8000b4c:	1a84      	subs	r4, r0, r2
 8000b4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b52:	2001      	movs	r0, #1
 8000b54:	4690      	mov	r8, r2
 8000b56:	2d00      	cmp	r5, #0
 8000b58:	d0e5      	beq.n	8000b26 <__udivmoddi4+0xa2>
 8000b5a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b5e:	e7e2      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	f000 8090 	beq.w	8000c86 <__udivmoddi4+0x202>
 8000b66:	fab2 f682 	clz	r6, r2
 8000b6a:	2e00      	cmp	r6, #0
 8000b6c:	f040 80a4 	bne.w	8000cb8 <__udivmoddi4+0x234>
 8000b70:	1a8a      	subs	r2, r1, r2
 8000b72:	0c03      	lsrs	r3, r0, #16
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	b280      	uxth	r0, r0
 8000b7a:	b2bc      	uxth	r4, r7
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b82:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b8a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d907      	bls.n	8000ba2 <__udivmoddi4+0x11e>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000b98:	d202      	bcs.n	8000ba0 <__udivmoddi4+0x11c>
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	f200 80e0 	bhi.w	8000d60 <__udivmoddi4+0x2dc>
 8000ba0:	46c4      	mov	ip, r8
 8000ba2:	1a9b      	subs	r3, r3, r2
 8000ba4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb0:	fb02 f404 	mul.w	r4, r2, r4
 8000bb4:	429c      	cmp	r4, r3
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x144>
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x142>
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	f200 80ca 	bhi.w	8000d5a <__udivmoddi4+0x2d6>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	1b1b      	subs	r3, r3, r4
 8000bca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bce:	e7a5      	b.n	8000b1c <__udivmoddi4+0x98>
 8000bd0:	f1c1 0620 	rsb	r6, r1, #32
 8000bd4:	408b      	lsls	r3, r1
 8000bd6:	fa22 f706 	lsr.w	r7, r2, r6
 8000bda:	431f      	orrs	r7, r3
 8000bdc:	fa0e f401 	lsl.w	r4, lr, r1
 8000be0:	fa20 f306 	lsr.w	r3, r0, r6
 8000be4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bec:	4323      	orrs	r3, r4
 8000bee:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf2:	fa1f fc87 	uxth.w	ip, r7
 8000bf6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bfa:	0c1c      	lsrs	r4, r3, #16
 8000bfc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c04:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c0e:	d909      	bls.n	8000c24 <__udivmoddi4+0x1a0>
 8000c10:	193c      	adds	r4, r7, r4
 8000c12:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c16:	f080 809c 	bcs.w	8000d52 <__udivmoddi4+0x2ce>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f240 8099 	bls.w	8000d52 <__udivmoddi4+0x2ce>
 8000c20:	3802      	subs	r0, #2
 8000c22:	443c      	add	r4, r7
 8000c24:	eba4 040e 	sub.w	r4, r4, lr
 8000c28:	fa1f fe83 	uxth.w	lr, r3
 8000c2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c30:	fb09 4413 	mls	r4, r9, r3, r4
 8000c34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c38:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x1ce>
 8000c40:	193c      	adds	r4, r7, r4
 8000c42:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c46:	f080 8082 	bcs.w	8000d4e <__udivmoddi4+0x2ca>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d97f      	bls.n	8000d4e <__udivmoddi4+0x2ca>
 8000c4e:	3b02      	subs	r3, #2
 8000c50:	443c      	add	r4, r7
 8000c52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c56:	eba4 040c 	sub.w	r4, r4, ip
 8000c5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c5e:	4564      	cmp	r4, ip
 8000c60:	4673      	mov	r3, lr
 8000c62:	46e1      	mov	r9, ip
 8000c64:	d362      	bcc.n	8000d2c <__udivmoddi4+0x2a8>
 8000c66:	d05f      	beq.n	8000d28 <__udivmoddi4+0x2a4>
 8000c68:	b15d      	cbz	r5, 8000c82 <__udivmoddi4+0x1fe>
 8000c6a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c6e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c72:	fa04 f606 	lsl.w	r6, r4, r6
 8000c76:	fa22 f301 	lsr.w	r3, r2, r1
 8000c7a:	431e      	orrs	r6, r3
 8000c7c:	40cc      	lsrs	r4, r1
 8000c7e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c82:	2100      	movs	r1, #0
 8000c84:	e74f      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000c86:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c8a:	0c01      	lsrs	r1, r0, #16
 8000c8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c90:	b280      	uxth	r0, r0
 8000c92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c96:	463b      	mov	r3, r7
 8000c98:	4638      	mov	r0, r7
 8000c9a:	463c      	mov	r4, r7
 8000c9c:	46b8      	mov	r8, r7
 8000c9e:	46be      	mov	lr, r7
 8000ca0:	2620      	movs	r6, #32
 8000ca2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ca6:	eba2 0208 	sub.w	r2, r2, r8
 8000caa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cae:	e766      	b.n	8000b7e <__udivmoddi4+0xfa>
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	e718      	b.n	8000ae6 <__udivmoddi4+0x62>
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	e72c      	b.n	8000b12 <__udivmoddi4+0x8e>
 8000cb8:	f1c6 0220 	rsb	r2, r6, #32
 8000cbc:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	40b1      	lsls	r1, r6
 8000cc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cd2:	b2bc      	uxth	r4, r7
 8000cd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd8:	0c11      	lsrs	r1, r2, #16
 8000cda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cde:	fb08 f904 	mul.w	r9, r8, r4
 8000ce2:	40b0      	lsls	r0, r6
 8000ce4:	4589      	cmp	r9, r1
 8000ce6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cea:	b280      	uxth	r0, r0
 8000cec:	d93e      	bls.n	8000d6c <__udivmoddi4+0x2e8>
 8000cee:	1879      	adds	r1, r7, r1
 8000cf0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cf4:	d201      	bcs.n	8000cfa <__udivmoddi4+0x276>
 8000cf6:	4589      	cmp	r9, r1
 8000cf8:	d81f      	bhi.n	8000d3a <__udivmoddi4+0x2b6>
 8000cfa:	eba1 0109 	sub.w	r1, r1, r9
 8000cfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d02:	fb09 f804 	mul.w	r8, r9, r4
 8000d06:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d0a:	b292      	uxth	r2, r2
 8000d0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d10:	4542      	cmp	r2, r8
 8000d12:	d229      	bcs.n	8000d68 <__udivmoddi4+0x2e4>
 8000d14:	18ba      	adds	r2, r7, r2
 8000d16:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000d1a:	d2c4      	bcs.n	8000ca6 <__udivmoddi4+0x222>
 8000d1c:	4542      	cmp	r2, r8
 8000d1e:	d2c2      	bcs.n	8000ca6 <__udivmoddi4+0x222>
 8000d20:	f1a9 0102 	sub.w	r1, r9, #2
 8000d24:	443a      	add	r2, r7
 8000d26:	e7be      	b.n	8000ca6 <__udivmoddi4+0x222>
 8000d28:	45f0      	cmp	r8, lr
 8000d2a:	d29d      	bcs.n	8000c68 <__udivmoddi4+0x1e4>
 8000d2c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d30:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d34:	3801      	subs	r0, #1
 8000d36:	46e1      	mov	r9, ip
 8000d38:	e796      	b.n	8000c68 <__udivmoddi4+0x1e4>
 8000d3a:	eba7 0909 	sub.w	r9, r7, r9
 8000d3e:	4449      	add	r1, r9
 8000d40:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d44:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d48:	fb09 f804 	mul.w	r8, r9, r4
 8000d4c:	e7db      	b.n	8000d06 <__udivmoddi4+0x282>
 8000d4e:	4673      	mov	r3, lr
 8000d50:	e77f      	b.n	8000c52 <__udivmoddi4+0x1ce>
 8000d52:	4650      	mov	r0, sl
 8000d54:	e766      	b.n	8000c24 <__udivmoddi4+0x1a0>
 8000d56:	4608      	mov	r0, r1
 8000d58:	e6fd      	b.n	8000b56 <__udivmoddi4+0xd2>
 8000d5a:	443b      	add	r3, r7
 8000d5c:	3a02      	subs	r2, #2
 8000d5e:	e733      	b.n	8000bc8 <__udivmoddi4+0x144>
 8000d60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d64:	443b      	add	r3, r7
 8000d66:	e71c      	b.n	8000ba2 <__udivmoddi4+0x11e>
 8000d68:	4649      	mov	r1, r9
 8000d6a:	e79c      	b.n	8000ca6 <__udivmoddi4+0x222>
 8000d6c:	eba1 0109 	sub.w	r1, r1, r9
 8000d70:	46c4      	mov	ip, r8
 8000d72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d76:	fb09 f804 	mul.w	r8, r9, r4
 8000d7a:	e7c4      	b.n	8000d06 <__udivmoddi4+0x282>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <init_communication>:
float Data_out3;
float Data_out4;

volatile uint16_t sampleCounter = 0;

void init_communication(void){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	if(HAL_UART_Receive_DMA(&huart2, &RxData[0], sizeof(RxData)) != HAL_OK){
 8000d84:	2204      	movs	r2, #4
 8000d86:	491c      	ldr	r1, [pc, #112]	@ (8000df8 <init_communication+0x78>)
 8000d88:	481c      	ldr	r0, [pc, #112]	@ (8000dfc <init_communication+0x7c>)
 8000d8a:	f00b fa8f 	bl	800c2ac <HAL_UART_Receive_DMA>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <init_communication+0x18>
		 Error_Handler();
 8000d94:	f002 fe0c 	bl	80039b0 <Error_Handler>
	}

 	RxData[0] = 0x00;
 8000d98:	4b17      	ldr	r3, [pc, #92]	@ (8000df8 <init_communication+0x78>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
 	RxData[1] = 0x00;
 8000d9e:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <init_communication+0x78>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	705a      	strb	r2, [r3, #1]
 	RxData[2] = 0x00;
 8000da4:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <init_communication+0x78>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	709a      	strb	r2, [r3, #2]
 	RxData[3] = 0x00;
 8000daa:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <init_communication+0x78>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	70da      	strb	r2, [r3, #3]

 	communication.old_state		= MOTOR_STOPP;
 8000db0:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <init_communication+0x80>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	705a      	strb	r2, [r3, #1]
 	communication.state 		= MOTOR_STOPP;
 8000db6:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <init_communication+0x80>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
 	communication.speed_command	= 0;
 8000dbc:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <init_communication+0x80>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	805a      	strh	r2, [r3, #2]

 	com_counter = 0;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <init_communication+0x84>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	801a      	strh	r2, [r3, #0]

 	buffer_flag = LOW;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <init_communication+0x88>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]

 	cap_counter = 0;
 8000dce:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <init_communication+0x8c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	801a      	strh	r2, [r3, #0]
 	hundert_counter = 0;
 8000dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e10 <init_communication+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
 	fivehundert_counter = 0;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <init_communication+0x94>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	801a      	strh	r2, [r3, #0]
 	cap_flag = LOW;
 8000de0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e18 <init_communication+0x98>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
 	half_speed_flag = LOW;
 8000de6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <init_communication+0x9c>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
 	half_speed_counter = 0;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <init_communication+0xa0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000030 	.word	0x20000030
 8000dfc:	200004e0 	.word	0x200004e0
 8000e00:	2000002c 	.word	0x2000002c
 8000e04:	20000034 	.word	0x20000034
 8000e08:	2000003f 	.word	0x2000003f
 8000e0c:	20000036 	.word	0x20000036
 8000e10:	20000038 	.word	0x20000038
 8000e14:	2000003a 	.word	0x2000003a
 8000e18:	2000003c 	.word	0x2000003c
 8000e1c:	2000003d 	.word	0x2000003d
 8000e20:	2000003e 	.word	0x2000003e

08000e24 <HAL_UART_RxCpltCallback>:
/*
 * the function is triggered when data is received
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
    if (huart->Instance == USART2) {
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a2f      	ldr	r2, [pc, #188]	@ (8000ef0 <HAL_UART_RxCpltCallback+0xcc>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d157      	bne.n	8000ee6 <HAL_UART_RxCpltCallback+0xc2>
        if(RxData[0] == 0xFF){
 8000e36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2bff      	cmp	r3, #255	@ 0xff
 8000e3c:	d147      	bne.n	8000ece <HAL_UART_RxCpltCallback+0xaa>
        	// the data were received correctly
        	communication.state = (uint8_t)RxData[1];
 8000e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000e40:	785a      	ldrb	r2, [r3, #1]
 8000e42:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e44:	701a      	strb	r2, [r3, #0]
        	communication.speed_command = (int16_t)(RxData[3] | (RxData[2]<<8));
 8000e46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000e48:	78db      	ldrb	r3, [r3, #3]
 8000e4a:	b21a      	sxth	r2, r3
 8000e4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000e4e:	789b      	ldrb	r3, [r3, #2]
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	4313      	orrs	r3, r2
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e5c:	805a      	strh	r2, [r3, #2]

        	// let's check if there is a new order
        	if(communication.state != communication.old_state){
 8000e5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e60:	781a      	ldrb	r2, [r3, #0]
 8000e62:	4b25      	ldr	r3, [pc, #148]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e64:	785b      	ldrb	r3, [r3, #1]
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d014      	beq.n	8000e94 <HAL_UART_RxCpltCallback+0x70>
        		// if yes, then which one?
				switch (communication.state){
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2bdd      	cmp	r3, #221	@ 0xdd
 8000e70:	d00c      	beq.n	8000e8c <HAL_UART_RxCpltCallback+0x68>
 8000e72:	2bdd      	cmp	r3, #221	@ 0xdd
 8000e74:	dc0d      	bgt.n	8000e92 <HAL_UART_RxCpltCallback+0x6e>
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d002      	beq.n	8000e80 <HAL_UART_RxCpltCallback+0x5c>
 8000e7a:	2baa      	cmp	r3, #170	@ 0xaa
 8000e7c:	d003      	beq.n	8000e86 <HAL_UART_RxCpltCallback+0x62>
					case MOTOR_INIT:
						engine_init_function();
					break;
					default:
						// do nothing
					break;
 8000e7e:	e008      	b.n	8000e92 <HAL_UART_RxCpltCallback+0x6e>
						engine_stopp_function();
 8000e80:	f003 ff3c 	bl	8004cfc <engine_stopp_function>
					break;
 8000e84:	e006      	b.n	8000e94 <HAL_UART_RxCpltCallback+0x70>
						engine_start_function();
 8000e86:	f003 ff2d 	bl	8004ce4 <engine_start_function>
					break;
 8000e8a:	e003      	b.n	8000e94 <HAL_UART_RxCpltCallback+0x70>
						engine_init_function();
 8000e8c:	f003 ff42 	bl	8004d14 <engine_init_function>
					break;
 8000e90:	e000      	b.n	8000e94 <HAL_UART_RxCpltCallback+0x70>
					break;
 8000e92:	bf00      	nop
				}

        	}
        	communication.old_state = communication.old_state;
 8000e94:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e96:	785a      	ldrb	r2, [r3, #1]
 8000e98:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000e9a:	705a      	strb	r2, [r3, #1]
        	// we have connection
        	com_counter = 0;
 8000e9c:	4b17      	ldr	r3, [pc, #92]	@ (8000efc <HAL_UART_RxCpltCallback+0xd8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	801a      	strh	r2, [r3, #0]
        	// limit the input for safty
        	communication.speed_command = (communication.speed_command > MAX_SPEED)? MAX_SPEED: communication.speed_command;
 8000ea2:	4b15      	ldr	r3, [pc, #84]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000ea4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ea8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000eac:	4293      	cmp	r3, r2
 8000eae:	bfa8      	it	ge
 8000eb0:	4613      	movge	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000eb6:	805a      	strh	r2, [r3, #2]
        	communication.speed_command = (communication.speed_command< -MAX_SPEED)? -MAX_SPEED: communication.speed_command;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000eba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ebe:	4a10      	ldr	r2, [pc, #64]	@ (8000f00 <HAL_UART_RxCpltCallback+0xdc>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	bfb8      	it	lt
 8000ec4:	4613      	movlt	r3, r2
 8000ec6:	b21a      	sxth	r2, r3
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <HAL_UART_RxCpltCallback+0xd4>)
 8000eca:	805a      	strh	r2, [r3, #2]
        	RxData[2] = 0x00;
        	RxData[3] = 0x00;
        }
    }
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
}
 8000ecc:	e00b      	b.n	8000ee6 <HAL_UART_RxCpltCallback+0xc2>
        	RxData[0] = 0x00;
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
        	RxData[1] = 0x00;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	705a      	strb	r2, [r3, #1]
        	RxData[2] = 0x00;
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	709a      	strb	r2, [r3, #2]
        	RxData[3] = 0x00;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	@ (8000ef4 <HAL_UART_RxCpltCallback+0xd0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	70da      	strb	r2, [r3, #3]
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40004400 	.word	0x40004400
 8000ef4:	20000030 	.word	0x20000030
 8000ef8:	2000002c 	.word	0x2000002c
 8000efc:	20000034 	.word	0x20000034
 8000f00:	ffffd8f0 	.word	0xffffd8f0

08000f04 <automatic_switch_off>:

/*
 *  a function that stops the motor if the connection is lost
 *  for a certain period of time
 */
void automatic_switch_off(void){
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
	com_counter += 1;
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <automatic_switch_off+0x1c>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <automatic_switch_off+0x1c>)
 8000f12:	801a      	strh	r2, [r3, #0]
	if ((com_counter > 1000) && AUTOMATIC_SWITCH_OFF){
		engine_stopp_function();
		communication.old_state = MOTOR_NO_RESPONSE;
	}
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000034 	.word	0x20000034

08000f24 <init_control_functions>:
float cutoff_freq_div;
uint16_t bandwidth_speed, bandwidth_current; // FOR TUNINGMODE

float debug_Te, debug_P, debug_I, debug_D;

void init_control_functions(void){
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

	Pi_d_buffer = 0.0;
 8000f28:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <init_control_functions+0x6c>)
 8000f2a:	f04f 0200 	mov.w	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0.0;
 8000f30:	4b18      	ldr	r3, [pc, #96]	@ (8000f94 <init_control_functions+0x70>)
 8000f32:	f04f 0200 	mov.w	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 0;
 8000f38:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <init_control_functions+0x74>)
 8000f3a:	f04f 0200 	mov.w	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]

	Kp = KP_CURRENT;
 8000f40:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <init_control_functions+0x78>)
 8000f42:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <init_control_functions+0x7c>)
 8000f44:	601a      	str	r2, [r3, #0]
	Ki = KI_CURRENT;
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <init_control_functions+0x80>)
 8000f48:	4a17      	ldr	r2, [pc, #92]	@ (8000fa8 <init_control_functions+0x84>)
 8000f4a:	601a      	str	r2, [r3, #0]

	Kp_speed = KP_SPEED;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <init_control_functions+0x88>)
 8000f4e:	4a18      	ldr	r2, [pc, #96]	@ (8000fb0 <init_control_functions+0x8c>)
 8000f50:	601a      	str	r2, [r3, #0]
	Ki_speed = KI_SPEED;
 8000f52:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <init_control_functions+0x90>)
 8000f54:	4a18      	ldr	r2, [pc, #96]	@ (8000fb8 <init_control_functions+0x94>)
 8000f56:	601a      	str	r2, [r3, #0]
	Kd_speed = 0.0;
 8000f58:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <init_control_functions+0x98>)
 8000f5a:	f04f 0200 	mov.w	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
	cutoff_freq_div = CUTOFFF_FREQU_DIV;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <init_control_functions+0x9c>)
 8000f62:	4a18      	ldr	r2, [pc, #96]	@ (8000fc4 <init_control_functions+0xa0>)
 8000f64:	601a      	str	r2, [r3, #0]

	alpha_speed = PI_IP_ALPHA;
 8000f66:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <init_control_functions+0xa4>)
 8000f68:	4a18      	ldr	r2, [pc, #96]	@ (8000fcc <init_control_functions+0xa8>)
 8000f6a:	601a      	str	r2, [r3, #0]

	bandwidth_speed = BANDWIDTH_SPEED;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	@ (8000fd0 <init_control_functions+0xac>)
 8000f6e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000f72:	801a      	strh	r2, [r3, #0]
	bandwidth_current = BANDWIDTH_CURRENT;
 8000f74:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <init_control_functions+0xb0>)
 8000f76:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000f7a:	801a      	strh	r2, [r3, #0]

//	max_torque = ((float)MAX_CURRENT * PMSM_KT);
	max_torque = ((float)MAX_CURRENT);
 8000f7c:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <init_control_functions+0xb4>)
 8000f7e:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8000f82:	601a      	str	r2, [r3, #0]


}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000040 	.word	0x20000040
 8000f94:	20000048 	.word	0x20000048
 8000f98:	20000050 	.word	0x20000050
 8000f9c:	20000058 	.word	0x20000058
 8000fa0:	3f01e258 	.word	0x3f01e258
 8000fa4:	2000005c 	.word	0x2000005c
 8000fa8:	3d65a78e 	.word	0x3d65a78e
 8000fac:	20000064 	.word	0x20000064
 8000fb0:	3cc13bb6 	.word	0x3cc13bb6
 8000fb4:	20000060 	.word	0x20000060
 8000fb8:	396b8f7f 	.word	0x396b8f7f
 8000fbc:	20000068 	.word	0x20000068
 8000fc0:	20000078 	.word	0x20000078
 8000fc4:	420c0000 	.word	0x420c0000
 8000fc8:	2000006c 	.word	0x2000006c
 8000fcc:	3ee66666 	.word	0x3ee66666
 8000fd0:	2000007c 	.word	0x2000007c
 8000fd4:	2000007e 	.word	0x2000007e
 8000fd8:	20000074 	.word	0x20000074

08000fdc <clear_control_parameter>:

void clear_control_parameter(void){
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
	Pi_d_buffer = 0.0;
 8000fe0:	4b17      	ldr	r3, [pc, #92]	@ (8001040 <clear_control_parameter+0x64>)
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0.0;
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <clear_control_parameter+0x68>)
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 1.0;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <clear_control_parameter+0x6c>)
 8000ff2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000ff6:	601a      	str	r2, [r3, #0]
	 * and can be changed online.
	 */
	if(PI_TUNING_MODE == ON){
//		bandwidth_speed = BANDWIDTH_SPEED;
//		bandwidth_current = BANDWIDTH_CURRENT;
		Kp = (PMSM_LS * bandwidth_current);
 8000ff8:	4b14      	ldr	r3, [pc, #80]	@ (800104c <clear_control_parameter+0x70>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001004:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001050 <clear_control_parameter+0x74>
 8001008:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100c:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <clear_control_parameter+0x78>)
 800100e:	edc3 7a00 	vstr	s15, [r3]
		Ki = (PMSM_RS_OHM * bandwidth_current * FOC_TS);
 8001012:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <clear_control_parameter+0x70>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	ee07 3a90 	vmov	s15, r3
 800101a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800101e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001058 <clear_control_parameter+0x7c>
 8001022:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001026:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800105c <clear_control_parameter+0x80>
 800102a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <clear_control_parameter+0x84>)
 8001030:	edc3 7a00 	vstr	s15, [r3]
		bandwidth_speed = BANDWIDTH_SPEED;
		bandwidth_current = BANDWIDTH_CURRENT;

	}

}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000040 	.word	0x20000040
 8001044:	20000048 	.word	0x20000048
 8001048:	20000050 	.word	0x20000050
 800104c:	2000007e 	.word	0x2000007e
 8001050:	38b155ce 	.word	0x38b155ce
 8001054:	20000058 	.word	0x20000058
 8001058:	3e0f88b9 	.word	0x3e0f88b9
 800105c:	466a6000 	.word	0x466a6000
 8001060:	2000005c 	.word	0x2000005c

08001064 <update_PI_parameter>:

void update_PI_parameter(void){
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
	Kp = (PMSM_LS * bandwidth_current);
 8001068:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <update_PI_parameter+0xac>)
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001074:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001114 <update_PI_parameter+0xb0>
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	4b26      	ldr	r3, [pc, #152]	@ (8001118 <update_PI_parameter+0xb4>)
 800107e:	edc3 7a00 	vstr	s15, [r3]
	Ki = (PMSM_RS_OHM * bandwidth_current * FOC_TS);
 8001082:	4b23      	ldr	r3, [pc, #140]	@ (8001110 <update_PI_parameter+0xac>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800111c <update_PI_parameter+0xb8>
 8001092:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001096:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001120 <update_PI_parameter+0xbc>
 800109a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <update_PI_parameter+0xc0>)
 80010a0:	edc3 7a00 	vstr	s15, [r3]
	Kp_speed = (PMSM_J_M_R * bandwidth_speed)/PMSM_KE;
 80010a4:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <update_PI_parameter+0xc4>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800112c <update_PI_parameter+0xc8>
 80010b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010b8:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001130 <update_PI_parameter+0xcc>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <update_PI_parameter+0xd0>)
 80010c2:	edc3 7a00 	vstr	s15, [r3]
	Ki_speed = (Kp_speed * bandwidth_speed * DIVISION_M)/(cutoff_freq_div * FOC_FREQUENCY);
 80010c6:	4b18      	ldr	r3, [pc, #96]	@ (8001128 <update_PI_parameter+0xc4>)
 80010c8:	881b      	ldrh	r3, [r3, #0]
 80010ca:	ee07 3a90 	vmov	s15, r3
 80010ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d2:	4b18      	ldr	r3, [pc, #96]	@ (8001134 <update_PI_parameter+0xd0>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010dc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80010e0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80010e4:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <update_PI_parameter+0xd4>)
 80010e6:	edd3 7a00 	vldr	s15, [r3]
 80010ea:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001120 <update_PI_parameter+0xbc>
 80010ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f6:	4b11      	ldr	r3, [pc, #68]	@ (800113c <update_PI_parameter+0xd8>)
 80010f8:	edc3 7a00 	vstr	s15, [r3]
	Kd_speed = 0.0;
 80010fc:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <update_PI_parameter+0xdc>)
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	2000007e 	.word	0x2000007e
 8001114:	38b155ce 	.word	0x38b155ce
 8001118:	20000058 	.word	0x20000058
 800111c:	3e0f88b9 	.word	0x3e0f88b9
 8001120:	466a6000 	.word	0x466a6000
 8001124:	2000005c 	.word	0x2000005c
 8001128:	2000007c 	.word	0x2000007c
 800112c:	33893966 	.word	0x33893966
 8001130:	3ab1897a 	.word	0x3ab1897a
 8001134:	20000064 	.word	0x20000064
 8001138:	20000078 	.word	0x20000078
 800113c:	20000060 	.word	0x20000060
 8001140:	20000068 	.word	0x20000068

08001144 <PI_iq>:
		}
	return Output;

}

float PI_iq (float error,FOC_HandleTypeDef *pHandle_foc){
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	ed87 0a01 	vstr	s0, [r7, #4]
 800114e:	6038      	str	r0, [r7, #0]

	float Output;
	float P;


	P = (error * Kp);
 8001150:	4b43      	ldr	r3, [pc, #268]	@ (8001260 <PI_iq+0x11c>)
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	ed97 7a01 	vldr	s14, [r7, #4]
 800115a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115e:	edc7 7a02 	vstr	s15, [r7, #8]
	Pi_q_buffer += (error * Ki);
 8001162:	4b40      	ldr	r3, [pc, #256]	@ (8001264 <PI_iq+0x120>)
 8001164:	ed93 7a00 	vldr	s14, [r3]
 8001168:	edd7 7a01 	vldr	s15, [r7, #4]
 800116c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001170:	4b3d      	ldr	r3, [pc, #244]	@ (8001268 <PI_iq+0x124>)
 8001172:	edd3 7a00 	vldr	s15, [r3]
 8001176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117a:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <PI_iq+0x124>)
 800117c:	edc3 7a00 	vstr	s15, [r3]


	if(ANTI_WINDUP == ON){
		Pi_q_buffer -= (Pi_q_windup/(3*Kp));
 8001180:	4b39      	ldr	r3, [pc, #228]	@ (8001268 <PI_iq+0x124>)
 8001182:	ed93 7a00 	vldr	s14, [r3]
 8001186:	4b39      	ldr	r3, [pc, #228]	@ (800126c <PI_iq+0x128>)
 8001188:	ed93 6a00 	vldr	s12, [r3]
 800118c:	4b34      	ldr	r3, [pc, #208]	@ (8001260 <PI_iq+0x11c>)
 800118e:	edd3 7a00 	vldr	s15, [r3]
 8001192:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8001196:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800119a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800119e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a2:	4b31      	ldr	r3, [pc, #196]	@ (8001268 <PI_iq+0x124>)
 80011a4:	edc3 7a00 	vstr	s15, [r3]
	}

	Output = Pi_q_buffer + P;
 80011a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001268 <PI_iq+0x124>)
 80011aa:	edd3 7a00 	vldr	s15, [r3]
 80011ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80011b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b6:	edc7 7a03 	vstr	s15, [r7, #12]


	Pi_q_windup = (float)(Output - pHandle_foc->v_circle.q);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80011c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80011c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011c8:	4b28      	ldr	r3, [pc, #160]	@ (800126c <PI_iq+0x128>)
 80011ca:	edc3 7a00 	vstr	s15, [r3]

	if (Output > MAX_VOLTAGE){
 80011ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80011d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	dd0a      	ble.n	80011f6 <PI_iq+0xb2>
		Pi_q_windup = (Output - MAX_VOLTAGE);
 80011e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e4:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80011e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011ec:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <PI_iq+0x128>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]
		Output = MAX_VOLTAGE;
 80011f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001270 <PI_iq+0x12c>)
 80011f4:	60fb      	str	r3, [r7, #12]
	}
	if (Output < -MAX_VOLTAGE){
 80011f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80011fa:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80011fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001206:	d50a      	bpl.n	800121e <PI_iq+0xda>
		Pi_q_windup = (Output + MAX_VOLTAGE);
 8001208:	edd7 7a03 	vldr	s15, [r7, #12]
 800120c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001210:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001214:	4b15      	ldr	r3, [pc, #84]	@ (800126c <PI_iq+0x128>)
 8001216:	edc3 7a00 	vstr	s15, [r3]
		Output = -MAX_VOLTAGE;
 800121a:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <PI_iq+0x130>)
 800121c:	60fb      	str	r3, [r7, #12]
	}
	if (Output < MAX_VOLTAGE && Output > -MAX_VOLTAGE){
 800121e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001222:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001226:	eef4 7ac7 	vcmpe.f32	s15, s14
 800122a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122e:	d50c      	bpl.n	800124a <PI_iq+0x106>
 8001230:	edd7 7a03 	vldr	s15, [r7, #12]
 8001234:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800123c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001240:	dd03      	ble.n	800124a <PI_iq+0x106>
		Pi_q_windup = 0.0f;
 8001242:	4b0a      	ldr	r3, [pc, #40]	@ (800126c <PI_iq+0x128>)
 8001244:	f04f 0200 	mov.w	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
	}


	return (Output);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	ee07 3a90 	vmov	s15, r3
}
 8001250:	eeb0 0a67 	vmov.f32	s0, s15
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000058 	.word	0x20000058
 8001264:	2000005c 	.word	0x2000005c
 8001268:	20000048 	.word	0x20000048
 800126c:	2000004c 	.word	0x2000004c
 8001270:	41400000 	.word	0x41400000
 8001274:	c1400000 	.word	0xc1400000

08001278 <PI_id>:

float PI_id (float error, FOC_HandleTypeDef *pHandle_foc){
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001282:	6038      	str	r0, [r7, #0]

	float Output;
	float P;

	P = (error * Kp);
 8001284:	4b3e      	ldr	r3, [pc, #248]	@ (8001380 <PI_id+0x108>)
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	ed97 7a01 	vldr	s14, [r7, #4]
 800128e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001292:	edc7 7a02 	vstr	s15, [r7, #8]
	Pi_d_buffer += (error * Ki);
 8001296:	4b3b      	ldr	r3, [pc, #236]	@ (8001384 <PI_id+0x10c>)
 8001298:	ed93 7a00 	vldr	s14, [r3]
 800129c:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a4:	4b38      	ldr	r3, [pc, #224]	@ (8001388 <PI_id+0x110>)
 80012a6:	edd3 7a00 	vldr	s15, [r3]
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	4b36      	ldr	r3, [pc, #216]	@ (8001388 <PI_id+0x110>)
 80012b0:	edc3 7a00 	vstr	s15, [r3]

	if(ANTI_WINDUP == ON){
		Pi_d_buffer -= (Pi_d_windup/(3*Kp));
 80012b4:	4b34      	ldr	r3, [pc, #208]	@ (8001388 <PI_id+0x110>)
 80012b6:	ed93 7a00 	vldr	s14, [r3]
 80012ba:	4b34      	ldr	r3, [pc, #208]	@ (800138c <PI_id+0x114>)
 80012bc:	ed93 6a00 	vldr	s12, [r3]
 80012c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001380 <PI_id+0x108>)
 80012c2:	edd3 7a00 	vldr	s15, [r3]
 80012c6:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80012ca:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80012ce:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80012d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001388 <PI_id+0x110>)
 80012d8:	edc3 7a00 	vstr	s15, [r3]
	}

	Output = Pi_d_buffer + P;
 80012dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <PI_id+0x110>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	ed97 7a02 	vldr	s14, [r7, #8]
 80012e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ea:	edc7 7a03 	vstr	s15, [r7, #12]
	// Feed Forward:


	if (Output > MAX_VOLTAGE){
 80012ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80012f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	dd0a      	ble.n	8001316 <PI_id+0x9e>
		Pi_d_windup = (Output - MAX_VOLTAGE);
 8001300:	edd7 7a03 	vldr	s15, [r7, #12]
 8001304:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001308:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800130c:	4b1f      	ldr	r3, [pc, #124]	@ (800138c <PI_id+0x114>)
 800130e:	edc3 7a00 	vstr	s15, [r3]
		Output = MAX_VOLTAGE;
 8001312:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <PI_id+0x118>)
 8001314:	60fb      	str	r3, [r7, #12]
	}
	if (Output < -MAX_VOLTAGE){
 8001316:	edd7 7a03 	vldr	s15, [r7, #12]
 800131a:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 800131e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001326:	d50a      	bpl.n	800133e <PI_id+0xc6>
		Pi_d_windup = (Output + MAX_VOLTAGE);
 8001328:	edd7 7a03 	vldr	s15, [r7, #12]
 800132c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001330:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <PI_id+0x114>)
 8001336:	edc3 7a00 	vstr	s15, [r3]
		Output = -MAX_VOLTAGE;
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <PI_id+0x11c>)
 800133c:	60fb      	str	r3, [r7, #12]
	}
	if (Output < MAX_VOLTAGE && Output > -MAX_VOLTAGE){
 800133e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001342:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001346:	eef4 7ac7 	vcmpe.f32	s15, s14
 800134a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134e:	d50c      	bpl.n	800136a <PI_id+0xf2>
 8001350:	edd7 7a03 	vldr	s15, [r7, #12]
 8001354:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	dd03      	ble.n	800136a <PI_id+0xf2>
		Pi_d_windup = 0.0f;
 8001362:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <PI_id+0x114>)
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
	}


	return (Output);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	ee07 3a90 	vmov	s15, r3
}
 8001370:	eeb0 0a67 	vmov.f32	s0, s15
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000058 	.word	0x20000058
 8001384:	2000005c 	.word	0x2000005c
 8001388:	20000040 	.word	0x20000040
 800138c:	20000044 	.word	0x20000044
 8001390:	41400000 	.word	0x41400000
 8001394:	c1400000 	.word	0xc1400000

08001398 <PI_id_iq>:

dq_f PI_id_iq (dq_f error, FOC_HandleTypeDef *pHandle_foc){
 8001398:	b580      	push	{r7, lr}
 800139a:	b08e      	sub	sp, #56	@ 0x38
 800139c:	af00      	add	r7, sp, #0
 800139e:	eeb0 7a40 	vmov.f32	s14, s0
 80013a2:	eef0 7a60 	vmov.f32	s15, s1
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	ed87 7a04 	vstr	s14, [r7, #16]
 80013ac:	edc7 7a05 	vstr	s15, [r7, #20]

	dq_f Output, V;
	dq_f P;

	// d-part
	P.d = (error.d * Kp);
 80013b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80013b4:	4b4c      	ldr	r3, [pc, #304]	@ (80014e8 <PI_id_iq+0x150>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013be:	edc7 7a06 	vstr	s15, [r7, #24]

	Pi_d_buffer += (error.d * Ki);
 80013c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80013c6:	4b49      	ldr	r3, [pc, #292]	@ (80014ec <PI_id_iq+0x154>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d0:	4b47      	ldr	r3, [pc, #284]	@ (80014f0 <PI_id_iq+0x158>)
 80013d2:	edd3 7a00 	vldr	s15, [r3]
 80013d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013da:	4b45      	ldr	r3, [pc, #276]	@ (80014f0 <PI_id_iq+0x158>)
 80013dc:	edc3 7a00 	vstr	s15, [r3]
	if(ANTI_WINDUP == ON){
		Pi_d_buffer -= (Pi_d_windup/(Kp));
 80013e0:	4b43      	ldr	r3, [pc, #268]	@ (80014f0 <PI_id_iq+0x158>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b43      	ldr	r3, [pc, #268]	@ (80014f4 <PI_id_iq+0x15c>)
 80013e8:	ed93 6a00 	vldr	s12, [r3]
 80013ec:	4b3e      	ldr	r3, [pc, #248]	@ (80014e8 <PI_id_iq+0x150>)
 80013ee:	edd3 6a00 	vldr	s13, [r3]
 80013f2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80013f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013fa:	4b3d      	ldr	r3, [pc, #244]	@ (80014f0 <PI_id_iq+0x158>)
 80013fc:	edc3 7a00 	vstr	s15, [r3]
	}


	V.d = Pi_d_buffer + P.d;
 8001400:	ed97 7a06 	vldr	s14, [r7, #24]
 8001404:	4b3a      	ldr	r3, [pc, #232]	@ (80014f0 <PI_id_iq+0x158>)
 8001406:	edd3 7a00 	vldr	s15, [r3]
 800140a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140e:	edc7 7a08 	vstr	s15, [r7, #32]


	// q-part
	P.q = (error.q * Kp);
 8001412:	ed97 7a05 	vldr	s14, [r7, #20]
 8001416:	4b34      	ldr	r3, [pc, #208]	@ (80014e8 <PI_id_iq+0x150>)
 8001418:	edd3 7a00 	vldr	s15, [r3]
 800141c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001420:	edc7 7a07 	vstr	s15, [r7, #28]


	Pi_q_buffer += (error.q * Ki);
 8001424:	ed97 7a05 	vldr	s14, [r7, #20]
 8001428:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <PI_id_iq+0x154>)
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001432:	4b31      	ldr	r3, [pc, #196]	@ (80014f8 <PI_id_iq+0x160>)
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <PI_id_iq+0x160>)
 800143e:	edc3 7a00 	vstr	s15, [r3]
	if(ANTI_WINDUP == ON){
		Pi_q_buffer -= (Pi_q_windup/(Kp));
 8001442:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <PI_id_iq+0x160>)
 8001444:	ed93 7a00 	vldr	s14, [r3]
 8001448:	4b2c      	ldr	r3, [pc, #176]	@ (80014fc <PI_id_iq+0x164>)
 800144a:	ed93 6a00 	vldr	s12, [r3]
 800144e:	4b26      	ldr	r3, [pc, #152]	@ (80014e8 <PI_id_iq+0x150>)
 8001450:	edd3 6a00 	vldr	s13, [r3]
 8001454:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <PI_id_iq+0x160>)
 800145e:	edc3 7a00 	vstr	s15, [r3]
	}

	V.q = Pi_q_buffer + P.q;
 8001462:	ed97 7a07 	vldr	s14, [r7, #28]
 8001466:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <PI_id_iq+0x160>)
 8001468:	edd3 7a00 	vldr	s15, [r3]
 800146c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001470:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	Output = circle_limiter_maxVoltage(V);
 8001474:	ed97 7a08 	vldr	s14, [r7, #32]
 8001478:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800147c:	eeb0 0a47 	vmov.f32	s0, s14
 8001480:	eef0 0a67 	vmov.f32	s1, s15
 8001484:	f001 fb26 	bl	8002ad4 <circle_limiter_maxVoltage>
 8001488:	eeb0 7a40 	vmov.f32	s14, s0
 800148c:	eef0 7a60 	vmov.f32	s15, s1
 8001490:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8001494:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	Pi_d_windup = (V.d - Output.d);
 8001498:	ed97 7a08 	vldr	s14, [r7, #32]
 800149c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80014a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <PI_id_iq+0x15c>)
 80014a6:	edc3 7a00 	vstr	s15, [r3]
	Pi_q_windup = (V.q - Output.q);
 80014aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014ae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014b6:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <PI_id_iq+0x164>)
 80014b8:	edc3 7a00 	vstr	s15, [r3]




	return (Output);
 80014bc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014c0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80014c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014c8:	e883 0003 	stmia.w	r3, {r0, r1}
 80014cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014d0:	ee07 2a10 	vmov	s14, r2
 80014d4:	ee07 3a90 	vmov	s15, r3
}
 80014d8:	eeb0 0a47 	vmov.f32	s0, s14
 80014dc:	eef0 0a67 	vmov.f32	s1, s15
 80014e0:	3738      	adds	r7, #56	@ 0x38
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000058 	.word	0x20000058
 80014ec:	2000005c 	.word	0x2000005c
 80014f0:	20000040 	.word	0x20000040
 80014f4:	20000044 	.word	0x20000044
 80014f8:	20000048 	.word	0x20000048
 80014fc:	2000004c 	.word	0x2000004c

08001500 <PI_speed>:
 *  if BLENDING_PI_IP are ENABLE than they use the blending of PI and IP Regulator. (Figure 4.44)
 *  if FEED_FORWARD_SPEED are ENABLE than they use the acceleration feed-forward term.(Figure 4.46)
 * 	source:  Control of Electric Machine Drive Systems | Wiley Online Books. https://onlinelibrary.wiley.com/doi/book/10.1002/ 9780470876541
 *
 */
float PI_speed (float speed_rad, int32_t speed_ref, FOC_HandleTypeDef *pHandle_foc){
 8001500:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001504:	b08a      	sub	sp, #40	@ 0x28
 8001506:	af00      	add	r7, sp, #0
 8001508:	ed87 0a03 	vstr	s0, [r7, #12]
 800150c:	60b8      	str	r0, [r7, #8]
 800150e:	6079      	str	r1, [r7, #4]

	float T,Output, P, error, alpha;


	if (BLENDING_PI_IP == ON){
		alpha = alpha_speed;
 8001510:	4b58      	ldr	r3, [pc, #352]	@ (8001674 <PI_speed+0x174>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
	}else{
		alpha = 1.0f;
	}
	error = ((float)speed_ref - speed_rad);
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	ee07 3a90 	vmov	s15, r3
 800151c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001520:	edd7 7a03 	vldr	s15, [r7, #12]
 8001524:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001528:	edc7 7a08 	vstr	s15, [r7, #32]

	P = (error * Kp_speed) * alpha;
 800152c:	4b52      	ldr	r3, [pc, #328]	@ (8001678 <PI_speed+0x178>)
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	edd7 7a08 	vldr	s15, [r7, #32]
 8001536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800153e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001542:	edc7 7a07 	vstr	s15, [r7, #28]
	Pi_speed_buffer += (error * Ki_speed);
 8001546:	4b4d      	ldr	r3, [pc, #308]	@ (800167c <PI_speed+0x17c>)
 8001548:	ed93 7a00 	vldr	s14, [r3]
 800154c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001550:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001554:	4b4a      	ldr	r3, [pc, #296]	@ (8001680 <PI_speed+0x180>)
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800155e:	4b48      	ldr	r3, [pc, #288]	@ (8001680 <PI_speed+0x180>)
 8001560:	edc3 7a00 	vstr	s15, [r3]

//	if(ANTI_WINDUP_SPEED == ON){
//		Pi_speed_buffer -= (Pi_speed_windup * 3.0f / Kp_speed);
//	}
//	D = Kd_speed * (error - Kd_buffer) * (float)M_FREQUENCY;
	T = Pi_speed_buffer + P;
 8001564:	4b46      	ldr	r3, [pc, #280]	@ (8001680 <PI_speed+0x180>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ed97 7a07 	vldr	s14, [r7, #28]
 800156e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001572:	edc7 7a06 	vstr	s15, [r7, #24]

	debug_P = P;
 8001576:	4a43      	ldr	r2, [pc, #268]	@ (8001684 <PI_speed+0x184>)
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	6013      	str	r3, [r2, #0]

	T -= (speed_rad * Kp_speed * (1.0 - alpha));
 800157c:	69b8      	ldr	r0, [r7, #24]
 800157e:	f7fe ffaf 	bl	80004e0 <__aeabi_f2d>
 8001582:	4604      	mov	r4, r0
 8001584:	460d      	mov	r5, r1
 8001586:	4b3c      	ldr	r3, [pc, #240]	@ (8001678 <PI_speed+0x178>)
 8001588:	ed93 7a00 	vldr	s14, [r3]
 800158c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001594:	ee17 0a90 	vmov	r0, s15
 8001598:	f7fe ffa2 	bl	80004e0 <__aeabi_f2d>
 800159c:	4680      	mov	r8, r0
 800159e:	4689      	mov	r9, r1
 80015a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80015a2:	f7fe ff9d 	bl	80004e0 <__aeabi_f2d>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	f04f 0000 	mov.w	r0, #0
 80015ae:	4936      	ldr	r1, [pc, #216]	@ (8001688 <PI_speed+0x188>)
 80015b0:	f7fe fe36 	bl	8000220 <__aeabi_dsub>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4640      	mov	r0, r8
 80015ba:	4649      	mov	r1, r9
 80015bc:	f7fe ffe8 	bl	8000590 <__aeabi_dmul>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4620      	mov	r0, r4
 80015c6:	4629      	mov	r1, r5
 80015c8:	f7fe fe2a 	bl	8000220 <__aeabi_dsub>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff f9ee 	bl	80009b4 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	61bb      	str	r3, [r7, #24]

	if (Pi_speed_buffer > max_torque){
 80015dc:	4b28      	ldr	r3, [pc, #160]	@ (8001680 <PI_speed+0x180>)
 80015de:	ed93 7a00 	vldr	s14, [r3]
 80015e2:	4b2a      	ldr	r3, [pc, #168]	@ (800168c <PI_speed+0x18c>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	dd03      	ble.n	80015fa <PI_speed+0xfa>
		Pi_speed_buffer = max_torque;
 80015f2:	4b26      	ldr	r3, [pc, #152]	@ (800168c <PI_speed+0x18c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a22      	ldr	r2, [pc, #136]	@ (8001680 <PI_speed+0x180>)
 80015f8:	6013      	str	r3, [r2, #0]
	}
	if (Pi_speed_buffer < -max_torque){
 80015fa:	4b24      	ldr	r3, [pc, #144]	@ (800168c <PI_speed+0x18c>)
 80015fc:	edd3 7a00 	vldr	s15, [r3]
 8001600:	eeb1 7a67 	vneg.f32	s14, s15
 8001604:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <PI_speed+0x180>)
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001612:	dd07      	ble.n	8001624 <PI_speed+0x124>
		Pi_speed_buffer = -max_torque;
 8001614:	4b1d      	ldr	r3, [pc, #116]	@ (800168c <PI_speed+0x18c>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	eef1 7a67 	vneg.f32	s15, s15
 800161e:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <PI_speed+0x180>)
 8001620:	edc3 7a00 	vstr	s15, [r3]
	}
	Kd_buffer = error;
 8001624:	4a1a      	ldr	r2, [pc, #104]	@ (8001690 <PI_speed+0x190>)
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	6013      	str	r3, [r2, #0]
	// end of classic PI control

	T /= (float)PMSM_DIV_KT;
 800162a:	ed97 7a06 	vldr	s14, [r7, #24]
 800162e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001694 <PI_speed+0x194>
 8001632:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001636:	edc7 7a06 	vstr	s15, [r7, #24]
	pHandle_foc->Te1 = T;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	66da      	str	r2, [r3, #108]	@ 0x6c
//	T += pHandle_foc->T_L;
	pHandle_foc->Te2 = T;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	671a      	str	r2, [r3, #112]	@ 0x70
	T *= (float)PMSM_DIV_KT;
 8001646:	edd7 7a06 	vldr	s15, [r7, #24]
 800164a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001694 <PI_speed+0x194>
 800164e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001652:	edc7 7a06 	vstr	s15, [r7, #24]
	debug_Te = T;
 8001656:	4a10      	ldr	r2, [pc, #64]	@ (8001698 <PI_speed+0x198>)
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	6013      	str	r3, [r2, #0]

//	Output = T* PMSM_DIV_KT; // Torque to current
	Output = T;
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	617b      	str	r3, [r7, #20]

	return (Output);
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	ee07 3a90 	vmov	s15, r3
}
 8001666:	eeb0 0a67 	vmov.f32	s0, s15
 800166a:	3728      	adds	r7, #40	@ 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001672:	bf00      	nop
 8001674:	2000006c 	.word	0x2000006c
 8001678:	20000064 	.word	0x20000064
 800167c:	20000060 	.word	0x20000060
 8001680:	20000050 	.word	0x20000050
 8001684:	20000084 	.word	0x20000084
 8001688:	3ff00000 	.word	0x3ff00000
 800168c:	20000074 	.word	0x20000074
 8001690:	20000070 	.word	0x20000070
 8001694:	44388000 	.word	0x44388000
 8001698:	20000080 	.word	0x20000080

0800169c <reset_pi_integrator>:


void reset_pi_integrator(void){
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

	Pi_pos_buffer = 0;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <reset_pi_integrator+0x30>)
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 0;
 80016a8:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <reset_pi_integrator+0x34>)
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
	Pi_d_buffer = 0;
 80016b0:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <reset_pi_integrator+0x38>)
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <reset_pi_integrator+0x3c>)
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000054 	.word	0x20000054
 80016d0:	20000050 	.word	0x20000050
 80016d4:	20000040 	.word	0x20000040
 80016d8:	20000048 	.word	0x20000048

080016dc <init_current_measurement>:

ab16_t debug_current;
int16_t IIR_DC_FILTER_A;


void init_current_measurement(void){
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

	offset_counter = 0;
 80016e0:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <init_current_measurement+0x68>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	801a      	strh	r2, [r3, #0]

	ADC1_value.oamp1 = 0;
 80016e6:	4b18      	ldr	r3, [pc, #96]	@ (8001748 <init_current_measurement+0x6c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	801a      	strh	r2, [r3, #0]
	ADC1_value.oamp3 = 0;
 80016ec:	4b16      	ldr	r3, [pc, #88]	@ (8001748 <init_current_measurement+0x6c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	805a      	strh	r2, [r3, #2]
	ADC1_value.vbus = 0;
 80016f2:	4b15      	ldr	r3, [pc, #84]	@ (8001748 <init_current_measurement+0x6c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	809a      	strh	r2, [r3, #4]
	ADC1_value.temp = 0;
 80016f8:	4b13      	ldr	r3, [pc, #76]	@ (8001748 <init_current_measurement+0x6c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	80da      	strh	r2, [r3, #6]

	ADC2_value.oamp2 = 0;
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <init_current_measurement+0x70>)
 8001700:	2200      	movs	r2, #0
 8001702:	801a      	strh	r2, [r3, #0]
	ADC2_value.oamp3 = 0;
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <init_current_measurement+0x70>)
 8001706:	2200      	movs	r2, #0
 8001708:	805a      	strh	r2, [r3, #2]

	I_buffer.a = 0;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <init_current_measurement+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	801a      	strh	r2, [r3, #0]
	I_buffer.b = 0;
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <init_current_measurement+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	805a      	strh	r2, [r3, #2]

	lp_z_memory.a = 0.0;
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <init_current_measurement+0x78>)
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
	lp_z_memory.b = 0.0;
 800171e:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <init_current_measurement+0x78>)
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	605a      	str	r2, [r3, #4]

	adc_value = 0;
 8001726:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <init_current_measurement+0x7c>)
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
	adc_buffer_voltage = 0;
 800172e:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <init_current_measurement+0x80>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

	IIR_DC_FILTER_A = (int16_t)((float)(IIR_ZERO_A * (float)UINT12_MAX_VALUE));
 8001734:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <init_current_measurement+0x84>)
 8001736:	2201      	movs	r2, #1
 8001738:	801a      	strh	r2, [r3, #0]

}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	200000d8 	.word	0x200000d8
 8001748:	200000a0 	.word	0x200000a0
 800174c:	200000a8 	.word	0x200000a8
 8001750:	200000d4 	.word	0x200000d4
 8001754:	200000bc 	.word	0x200000bc
 8001758:	2000008c 	.word	0x2000008c
 800175c:	20000088 	.word	0x20000088
 8001760:	200000e8 	.word	0x200000e8
 8001764:	00000000 	.word	0x00000000

08001768 <execute_current_measurement>:


/*
 * read the values from the ADCs. Then calculate the resulting Current and remove the DC component
 */
void execute_current_measurement(void){
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0

	ab_f Current;
	ab16_t I;


	I.a =  (uint16_t)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800176e:	2109      	movs	r1, #9
 8001770:	48b3      	ldr	r0, [pc, #716]	@ (8001a40 <execute_current_measurement+0x2d8>)
 8001772:	f005 fdbd 	bl	80072f0 <HAL_ADCEx_InjectedGetValue>
 8001776:	4603      	mov	r3, r0
 8001778:	b29b      	uxth	r3, r3
 800177a:	803b      	strh	r3, [r7, #0]
	I.b =  (uint16_t)HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 800177c:	2109      	movs	r1, #9
 800177e:	48b1      	ldr	r0, [pc, #708]	@ (8001a44 <execute_current_measurement+0x2dc>)
 8001780:	f005 fdb6 	bl	80072f0 <HAL_ADCEx_InjectedGetValue>
 8001784:	4603      	mov	r3, r0
 8001786:	b29b      	uxth	r3, r3
 8001788:	807b      	strh	r3, [r7, #2]

	debug_current.a = I.a;// - offset.a;	// DEBUG
 800178a:	883a      	ldrh	r2, [r7, #0]
 800178c:	4bae      	ldr	r3, [pc, #696]	@ (8001a48 <execute_current_measurement+0x2e0>)
 800178e:	801a      	strh	r2, [r3, #0]
	debug_current.b = I.b;// - offset.b;	// DEBUG
 8001790:	887a      	ldrh	r2, [r7, #2]
 8001792:	4bad      	ldr	r3, [pc, #692]	@ (8001a48 <execute_current_measurement+0x2e0>)
 8001794:	805a      	strh	r2, [r3, #2]

	offset_val.a =  offset.a;
 8001796:	4bad      	ldr	r3, [pc, #692]	@ (8001a4c <execute_current_measurement+0x2e4>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	4bac      	ldr	r3, [pc, #688]	@ (8001a50 <execute_current_measurement+0x2e8>)
 800179e:	601a      	str	r2, [r3, #0]
	offset_val.b =  offset.b;
 80017a0:	4baa      	ldr	r3, [pc, #680]	@ (8001a4c <execute_current_measurement+0x2e4>)
 80017a2:	885b      	ldrh	r3, [r3, #2]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4baa      	ldr	r3, [pc, #680]	@ (8001a50 <execute_current_measurement+0x2e8>)
 80017a8:	605a      	str	r2, [r3, #4]

	int32_t fixed_offset = 2125;
 80017aa:	f640 034d 	movw	r3, #2125	@ 0x84d
 80017ae:	617b      	str	r3, [r7, #20]

	current_value_t.a = -((int32_t)I.a - fixed_offset);
 80017b0:	883b      	ldrh	r3, [r7, #0]
 80017b2:	461a      	mov	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	1a9b      	subs	r3, r3, r2
 80017b8:	461a      	mov	r2, r3
 80017ba:	4ba6      	ldr	r3, [pc, #664]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017bc:	601a      	str	r2, [r3, #0]
	current_value_t.b = -((int32_t)I.b - fixed_offset);
 80017be:	887b      	ldrh	r3, [r7, #2]
 80017c0:	461a      	mov	r2, r3
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	461a      	mov	r2, r3
 80017c8:	4ba2      	ldr	r3, [pc, #648]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017ca:	605a      	str	r2, [r3, #4]

	// transform to int16_t representation
	current_value_t.a = (current_value_t.a * INT16_MAX_VALUE);
 80017cc:	4ba1      	ldr	r3, [pc, #644]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4613      	mov	r3, r2
 80017d2:	03db      	lsls	r3, r3, #15
 80017d4:	1a9b      	subs	r3, r3, r2
 80017d6:	4a9f      	ldr	r2, [pc, #636]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017d8:	6013      	str	r3, [r2, #0]
	current_value_t.b = (current_value_t.b * INT16_MAX_VALUE);
 80017da:	4b9e      	ldr	r3, [pc, #632]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	03db      	lsls	r3, r3, #15
 80017e2:	1a9b      	subs	r3, r3, r2
 80017e4:	4a9b      	ldr	r2, [pc, #620]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017e6:	6053      	str	r3, [r2, #4]

	// eliminate the 12 bit representation from ADC
	current_value_t.a = current_value_t.a << 12;
 80017e8:	4b9a      	ldr	r3, [pc, #616]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	031b      	lsls	r3, r3, #12
 80017ee:	4a99      	ldr	r2, [pc, #612]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017f0:	6013      	str	r3, [r2, #0]
	current_value_t.b = current_value_t.b << 12;
 80017f2:	4b98      	ldr	r3, [pc, #608]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	031b      	lsls	r3, r3, #12
 80017f8:	4a96      	ldr	r2, [pc, #600]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017fa:	6053      	str	r3, [r2, #4]

	// calculation of shunt and circut -> * 3.3 .... * 3.73737373
	current_value_t.a = current_value_t.a * 50517; // 50517 -> (3.3 * 3.7373737373...)*2^12
 80017fc:	4b95      	ldr	r3, [pc, #596]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f24c 5255 	movw	r2, #50517	@ 0xc555
 8001804:	fb02 f303 	mul.w	r3, r2, r3
 8001808:	4a92      	ldr	r2, [pc, #584]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800180a:	6013      	str	r3, [r2, #0]
	current_value_t.b = current_value_t.b * 50517; // 50517 -> (3.3 * 3.7373737373...)*2^12
 800180c:	4b91      	ldr	r3, [pc, #580]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f24c 5255 	movw	r2, #50517	@ 0xc555
 8001814:	fb02 f303 	mul.w	r3, r2, r3
 8001818:	4a8e      	ldr	r2, [pc, #568]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800181a:	6053      	str	r3, [r2, #4]

	current_value_t.a = (current_value_t.a << 12); // 1/2^12
 800181c:	4b8d      	ldr	r3, [pc, #564]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	031b      	lsls	r3, r3, #12
 8001822:	4a8c      	ldr	r2, [pc, #560]	@ (8001a54 <execute_current_measurement+0x2ec>)
 8001824:	6013      	str	r3, [r2, #0]
	current_value_t.b = (current_value_t.b << 12); // 1/2^12
 8001826:	4b8b      	ldr	r3, [pc, #556]	@ (8001a54 <execute_current_measurement+0x2ec>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	031b      	lsls	r3, r3, #12
 800182c:	4a89      	ldr	r2, [pc, #548]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800182e:	6053      	str	r3, [r2, #4]

	// classic (Lowpass) FIR-Filter
	current_value_dc_t.a = (UINT12_MAX_VALUE - IIR_DC_FILTER_A) * current_value_dc_t.a;
 8001830:	4b89      	ldr	r3, [pc, #548]	@ (8001a58 <execute_current_measurement+0x2f0>)
 8001832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001836:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 800183a:	330f      	adds	r3, #15
 800183c:	461a      	mov	r2, r3
 800183e:	4b87      	ldr	r3, [pc, #540]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	4a85      	ldr	r2, [pc, #532]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001848:	6013      	str	r3, [r2, #0]
	current_value_dc_t.a += (current_value_t.a * IIR_DC_FILTER_A);
 800184a:	4b84      	ldr	r3, [pc, #528]	@ (8001a5c <execute_current_measurement+0x2f4>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	4b81      	ldr	r3, [pc, #516]	@ (8001a54 <execute_current_measurement+0x2ec>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4981      	ldr	r1, [pc, #516]	@ (8001a58 <execute_current_measurement+0x2f0>)
 8001854:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001858:	fb01 f303 	mul.w	r3, r1, r3
 800185c:	4413      	add	r3, r2
 800185e:	4a7f      	ldr	r2, [pc, #508]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001860:	6013      	str	r3, [r2, #0]
	current_value_dc_t.a = (current_value_dc_t.a << 12);
 8001862:	4b7e      	ldr	r3, [pc, #504]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	031b      	lsls	r3, r3, #12
 8001868:	4a7c      	ldr	r2, [pc, #496]	@ (8001a5c <execute_current_measurement+0x2f4>)
 800186a:	6013      	str	r3, [r2, #0]

	current_value_dc_t.b = (UINT12_MAX_VALUE - IIR_DC_FILTER_A) * current_value_dc_t.b;
 800186c:	4b7a      	ldr	r3, [pc, #488]	@ (8001a58 <execute_current_measurement+0x2f0>)
 800186e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001872:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8001876:	330f      	adds	r3, #15
 8001878:	461a      	mov	r2, r3
 800187a:	4b78      	ldr	r3, [pc, #480]	@ (8001a5c <execute_current_measurement+0x2f4>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	fb02 f303 	mul.w	r3, r2, r3
 8001882:	4a76      	ldr	r2, [pc, #472]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001884:	6053      	str	r3, [r2, #4]
	current_value_dc_t.b += (current_value_t.b * IIR_DC_FILTER_A);
 8001886:	4b75      	ldr	r3, [pc, #468]	@ (8001a5c <execute_current_measurement+0x2f4>)
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	4b72      	ldr	r3, [pc, #456]	@ (8001a54 <execute_current_measurement+0x2ec>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	4972      	ldr	r1, [pc, #456]	@ (8001a58 <execute_current_measurement+0x2f0>)
 8001890:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001894:	fb01 f303 	mul.w	r3, r1, r3
 8001898:	4413      	add	r3, r2
 800189a:	4a70      	ldr	r2, [pc, #448]	@ (8001a5c <execute_current_measurement+0x2f4>)
 800189c:	6053      	str	r3, [r2, #4]
	current_value_dc_t.b = (current_value_dc_t.b << 12);
 800189e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a5c <execute_current_measurement+0x2f4>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	031b      	lsls	r3, r3, #12
 80018a4:	4a6d      	ldr	r2, [pc, #436]	@ (8001a5c <execute_current_measurement+0x2f4>)
 80018a6:	6053      	str	r3, [r2, #4]

	current_value_t.a = (current_value_t.a - current_value_dc_t.a);
 80018a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4b6b      	ldr	r3, [pc, #428]	@ (8001a5c <execute_current_measurement+0x2f4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	4a68      	ldr	r2, [pc, #416]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80018b4:	6013      	str	r3, [r2, #0]
	current_value_t.b = (current_value_t.b - current_value_dc_t.b);
 80018b6:	4b67      	ldr	r3, [pc, #412]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80018b8:	685a      	ldr	r2, [r3, #4]
 80018ba:	4b68      	ldr	r3, [pc, #416]	@ (8001a5c <execute_current_measurement+0x2f4>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	4a64      	ldr	r2, [pc, #400]	@ (8001a54 <execute_current_measurement+0x2ec>)
 80018c2:	6053      	str	r3, [r2, #4]





	float d = SHUNT_MEASRUEMENT_DIRECTION;
 80018c4:	4b66      	ldr	r3, [pc, #408]	@ (8001a60 <execute_current_measurement+0x2f8>)
 80018c6:	613b      	str	r3, [r7, #16]
	Current.a = ((float)(d * (float)(I.a - 2125)/(float)UINT12_MAX_VALUE) * 3.3f) * 3.737373737f; // 3.3 * 3.737373.. = 37/3
 80018c8:	883b      	ldrh	r3, [r7, #0]
 80018ca:	f6a3 034d 	subw	r3, r3, #2125	@ 0x84d
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80018da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018de:	eddf 6a61 	vldr	s13, [pc, #388]	@ 8001a64 <execute_current_measurement+0x2fc>
 80018e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018e6:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001a68 <execute_current_measurement+0x300>
 80018ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ee:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001a6c <execute_current_measurement+0x304>
 80018f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018f6:	edc7 7a01 	vstr	s15, [r7, #4]
	Current.b = ((float)(d * (float)(I.b - 2125)/(float)UINT12_MAX_VALUE) * 3.3f) * 3.737373737f; //
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	f6a3 034d 	subw	r3, r3, #2125	@ 0x84d
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001908:	edd7 7a04 	vldr	s15, [r7, #16]
 800190c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001910:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8001a64 <execute_current_measurement+0x2fc>
 8001914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001918:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001a68 <execute_current_measurement+0x300>
 800191c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001920:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001a6c <execute_current_measurement+0x304>
 8001924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001928:	edc7 7a02 	vstr	s15, [r7, #8]




	dc_value.a = IIR_ZERO_A * Current.a + (1.0f - IIR_ZERO_A) * lp_z_memory.a;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fdd6 	bl	80004e0 <__aeabi_f2d>
 8001934:	a33e      	add	r3, pc, #248	@ (adr r3, 8001a30 <execute_current_measurement+0x2c8>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	f7fe fe29 	bl	8000590 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4614      	mov	r4, r2
 8001944:	461d      	mov	r5, r3
 8001946:	4b4a      	ldr	r3, [pc, #296]	@ (8001a70 <execute_current_measurement+0x308>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f7fe fdc8 	bl	80004e0 <__aeabi_f2d>
 8001950:	a339      	add	r3, pc, #228	@ (adr r3, 8001a38 <execute_current_measurement+0x2d0>)
 8001952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001956:	f7fe fe1b 	bl	8000590 <__aeabi_dmul>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4620      	mov	r0, r4
 8001960:	4629      	mov	r1, r5
 8001962:	f7fe fc5f 	bl	8000224 <__adddf3>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4610      	mov	r0, r2
 800196c:	4619      	mov	r1, r3
 800196e:	f7ff f821 	bl	80009b4 <__aeabi_d2f>
 8001972:	4603      	mov	r3, r0
 8001974:	4a3f      	ldr	r2, [pc, #252]	@ (8001a74 <execute_current_measurement+0x30c>)
 8001976:	6013      	str	r3, [r2, #0]
	dc_value.b = IIR_ZERO_A * Current.b + (1.0f - IIR_ZERO_A) * lp_z_memory.b;
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fdb0 	bl	80004e0 <__aeabi_f2d>
 8001980:	a32b      	add	r3, pc, #172	@ (adr r3, 8001a30 <execute_current_measurement+0x2c8>)
 8001982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001986:	f7fe fe03 	bl	8000590 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4614      	mov	r4, r2
 8001990:	461d      	mov	r5, r3
 8001992:	4b37      	ldr	r3, [pc, #220]	@ (8001a70 <execute_current_measurement+0x308>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fda2 	bl	80004e0 <__aeabi_f2d>
 800199c:	a326      	add	r3, pc, #152	@ (adr r3, 8001a38 <execute_current_measurement+0x2d0>)
 800199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a2:	f7fe fdf5 	bl	8000590 <__aeabi_dmul>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4620      	mov	r0, r4
 80019ac:	4629      	mov	r1, r5
 80019ae:	f7fe fc39 	bl	8000224 <__adddf3>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4610      	mov	r0, r2
 80019b8:	4619      	mov	r1, r3
 80019ba:	f7fe fffb 	bl	80009b4 <__aeabi_d2f>
 80019be:	4603      	mov	r3, r0
 80019c0:	4a2c      	ldr	r2, [pc, #176]	@ (8001a74 <execute_current_measurement+0x30c>)
 80019c2:	6053      	str	r3, [r2, #4]

	lp_z_memory.a = dc_value.a;
 80019c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001a74 <execute_current_measurement+0x30c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a29      	ldr	r2, [pc, #164]	@ (8001a70 <execute_current_measurement+0x308>)
 80019ca:	6013      	str	r3, [r2, #0]
	lp_z_memory.b = dc_value.b;
 80019cc:	4b29      	ldr	r3, [pc, #164]	@ (8001a74 <execute_current_measurement+0x30c>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4a27      	ldr	r2, [pc, #156]	@ (8001a70 <execute_current_measurement+0x308>)
 80019d2:	6053      	str	r3, [r2, #4]

	current_values.a = Current.a - dc_value.a;
 80019d4:	ed97 7a01 	vldr	s14, [r7, #4]
 80019d8:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <execute_current_measurement+0x30c>)
 80019da:	edd3 7a00 	vldr	s15, [r3]
 80019de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e2:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <execute_current_measurement+0x310>)
 80019e4:	edc3 7a00 	vstr	s15, [r3]
	current_values.b = Current.b - dc_value.b;
 80019e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80019ec:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <execute_current_measurement+0x30c>)
 80019ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80019f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f6:	4b20      	ldr	r3, [pc, #128]	@ (8001a78 <execute_current_measurement+0x310>)
 80019f8:	edc3 7a01 	vstr	s15, [r3, #4]

	current_int.a = (current_values.a/8.0f)*INT16_MAX_VALUE;
 80019fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <execute_current_measurement+0x310>)
 80019fe:	ed93 7a00 	vldr	s14, [r3]
 8001a02:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8001a06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a0a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001a80 <execute_current_measurement+0x318>
 8001a0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a16:	ee17 3a90 	vmov	r3, s15
 8001a1a:	b21a      	sxth	r2, r3
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <execute_current_measurement+0x314>)
 8001a1e:	801a      	strh	r2, [r3, #0]
	current_int.b = (current_values.b/8.0f)*INT16_MAX_VALUE;
 8001a20:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <execute_current_measurement+0x310>)
 8001a22:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a26:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8001a2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a2e:	e029      	b.n	8001a84 <execute_current_measurement+0x31c>
 8001a30:	6a8431e0 	.word	0x6a8431e0
 8001a34:	3f3b70ae 	.word	0x3f3b70ae
 8001a38:	ea32af7a 	.word	0xea32af7a
 8001a3c:	3feffc91 	.word	0x3feffc91
 8001a40:	2000017c 	.word	0x2000017c
 8001a44:	200001e8 	.word	0x200001e8
 8001a48:	200000e4 	.word	0x200000e4
 8001a4c:	200000d0 	.word	0x200000d0
 8001a50:	200000dc 	.word	0x200000dc
 8001a54:	20000090 	.word	0x20000090
 8001a58:	200000e8 	.word	0x200000e8
 8001a5c:	20000098 	.word	0x20000098
 8001a60:	bf800000 	.word	0xbf800000
 8001a64:	457ff000 	.word	0x457ff000
 8001a68:	40533333 	.word	0x40533333
 8001a6c:	406f3122 	.word	0x406f3122
 8001a70:	200000bc 	.word	0x200000bc
 8001a74:	200000b4 	.word	0x200000b4
 8001a78:	200000ac 	.word	0x200000ac
 8001a7c:	200000c4 	.word	0x200000c4
 8001a80:	46fffe00 	.word	0x46fffe00
 8001a84:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8001a80 <execute_current_measurement+0x318>
 8001a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a90:	ee17 3a90 	vmov	r3, s15
 8001a94:	b21a      	sxth	r2, r3
 8001a96:	4b18      	ldr	r3, [pc, #96]	@ (8001af8 <execute_current_measurement+0x390>)
 8001a98:	805a      	strh	r2, [r3, #2]

	int32_t x = (int32_t)(current_int.a + current_int_old.a);
 8001a9a:	4b17      	ldr	r3, [pc, #92]	@ (8001af8 <execute_current_measurement+0x390>)
 8001a9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <execute_current_measurement+0x394>)
 8001aa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]
	x = x>>1;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	105b      	asrs	r3, r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
	current_averange.a = (int16_t)x;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	b21a      	sxth	r2, r3
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <execute_current_measurement+0x398>)
 8001ab8:	801a      	strh	r2, [r3, #0]
	current_int_old.a = current_int.a;
 8001aba:	4b0f      	ldr	r3, [pc, #60]	@ (8001af8 <execute_current_measurement+0x390>)
 8001abc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <execute_current_measurement+0x394>)
 8001ac2:	801a      	strh	r2, [r3, #0]

	x = (int32_t)(current_int.b + current_int_old.b);
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <execute_current_measurement+0x390>)
 8001ac6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <execute_current_measurement+0x394>)
 8001ace:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
	x = x>>1;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	105b      	asrs	r3, r3, #1
 8001ada:	60fb      	str	r3, [r7, #12]
	current_averange.b = (int16_t)x;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	b21a      	sxth	r2, r3
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <execute_current_measurement+0x398>)
 8001ae2:	805a      	strh	r2, [r3, #2]
	current_int_old.b = current_int.b;
 8001ae4:	4b04      	ldr	r3, [pc, #16]	@ (8001af8 <execute_current_measurement+0x390>)
 8001ae6:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001aea:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <execute_current_measurement+0x394>)
 8001aec:	805a      	strh	r2, [r3, #2]

//	Collect_And_Print_Data((float)current_values.a,(float)current_values.b, (float)current_averange.a, (float)current_averange.b);

}
 8001aee:	bf00      	nop
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bdb0      	pop	{r4, r5, r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200000c4 	.word	0x200000c4
 8001afc:	200000c8 	.word	0x200000c8
 8001b00:	200000cc 	.word	0x200000cc

08001b04 <get_realCurrent>:

/*
 * get the current value from the last current measurement
 */
ab_f get_realCurrent(void){
 8001b04:	b480      	push	{r7}
 8001b06:	b087      	sub	sp, #28
 8001b08:	af00      	add	r7, sp, #0
	ab_f Output;

	Output.a = current_values.a;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <get_realCurrent+0x40>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	60bb      	str	r3, [r7, #8]
	Output.b = current_values.b;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <get_realCurrent+0x40>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	60fb      	str	r3, [r7, #12]

	return (Output);
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	f107 0208 	add.w	r2, r7, #8
 8001b1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b22:	e883 0003 	stmia.w	r3, {r0, r1}
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	ee07 2a10 	vmov	s14, r2
 8001b2e:	ee07 3a90 	vmov	s15, r3

}
 8001b32:	eeb0 0a47 	vmov.f32	s0, s14
 8001b36:	eef0 0a67 	vmov.f32	s1, s15
 8001b3a:	371c      	adds	r7, #28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	200000ac 	.word	0x200000ac

08001b48 <execute_voltage_measurement>:

void execute_voltage_measurement(void){
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, &adc_buffer_voltage, 1);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4903      	ldr	r1, [pc, #12]	@ (8001b5c <execute_voltage_measurement+0x14>)
 8001b50:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <execute_voltage_measurement+0x18>)
 8001b52:	f004 f88b 	bl	8005c6c <HAL_ADC_Start_DMA>
//	pHandle_foc->battery_voltage = adc_value;
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000088 	.word	0x20000088
 8001b60:	200001e8 	.word	0x200001e8

08001b64 <get_voltage_value>:

float get_voltage_value(void){
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
	return (adc_value);
 8001b68:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <get_voltage_value+0x18>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	ee07 3a90 	vmov	s15, r3
}
 8001b70:	eeb0 0a67 	vmov.f32	s0, s15
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	2000008c 	.word	0x2000008c

08001b80 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
//	int32_t x = (int32_t)adc_buffer * 404423;
//	x /= 11796;
	adc_value = ((float)adc_buffer_voltage * VALUE_TO_VOLT);
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <HAL_ADC_ConvCpltCallback+0x30>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	ee07 3a90 	vmov	s15, r3
 8001b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b94:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001bb4 <HAL_ADC_ConvCpltCallback+0x34>
 8001b98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_ADC_ConvCpltCallback+0x38>)
 8001b9e:	edc3 7a00 	vstr	s15, [r3]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	20000088 	.word	0x20000088
 8001bb4:	3c092222 	.word	0x3c092222
 8001bb8:	2000008c 	.word	0x2000008c

08001bbc <init_encoder>:
uint16_t encoder_count_uint, encoder_angle, encoder_debug;

int16_t slow_speed_t, slow_encoder_angle, slow_encoder_angle_last_value, slow_speed_last_value;


void init_encoder(void){
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
	init_angle_encoder = INIT_EL_ANGLE;
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <init_encoder+0x30>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	801a      	strh	r2, [r3, #0]
	counter = 0;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <init_encoder+0x34>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
	speed_rad_memory = 0;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <init_encoder+0x38>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
	encoder_speed_last_value = 0;
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <init_encoder+0x3c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	801a      	strh	r2, [r3, #0]

	iir_a_speed = 1000;
 8001bd8:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <init_encoder+0x40>)
 8001bda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bde:	801a      	strh	r2, [r3, #0]
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	200000f0 	.word	0x200000f0
 8001bf0:	200000f8 	.word	0x200000f8
 8001bf4:	200000fc 	.word	0x200000fc
 8001bf8:	200000f2 	.word	0x200000f2
 8001bfc:	200000f4 	.word	0x200000f4

08001c00 <set_encoder_to_zero>:

// set the encoder (timer4) to 0
void set_encoder_to_zero(FOC_HandleTypeDef *pHandle_foc){
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	uint32_t counter_value;
	counter_value = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER(&htim4,counter_value);
 8001c0c:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <set_encoder_to_zero+0x20>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001c14:	bf00      	nop
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	20000494 	.word	0x20000494

08001c24 <calc_speed_and_position>:


/*
 * get_el_angle(): gives the angle and the speed of the Rotor.
 */
void calc_speed_and_position(void){
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
	 * encoder_count: read the value from TIM4 register. (Value from [0 to 4000)
	 * 	0 		-> 0
	 * 	4000	-> 360
	 */

	encoder_count = __HAL_TIM_GET_COUNTER(&htim4);
 8001c2a:	4b36      	ldr	r3, [pc, #216]	@ (8001d04 <calc_speed_and_position+0xe0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	4b35      	ldr	r3, [pc, #212]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001c34:	801a      	strh	r2, [r3, #0]
	encoder_debug = encoder_count;
 8001c36:	4b34      	ldr	r3, [pc, #208]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001c38:	881a      	ldrh	r2, [r3, #0]
 8001c3a:	4b34      	ldr	r3, [pc, #208]	@ (8001d0c <calc_speed_and_position+0xe8>)
 8001c3c:	801a      	strh	r2, [r3, #0]


	// ############## SPEED ######################
	encoder_angle = (encoder_count);
 8001c3e:	4b32      	ldr	r3, [pc, #200]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001c40:	881a      	ldrh	r2, [r3, #0]
 8001c42:	4b33      	ldr	r3, [pc, #204]	@ (8001d10 <calc_speed_and_position+0xec>)
 8001c44:	801a      	strh	r2, [r3, #0]
	speed_f = (float)(encoder_angle - encoder_angle_last_value); //
 8001c46:	4b32      	ldr	r3, [pc, #200]	@ (8001d10 <calc_speed_and_position+0xec>)
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b31      	ldr	r3, [pc, #196]	@ (8001d14 <calc_speed_and_position+0xf0>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	ee07 3a90 	vmov	s15, r3
 8001c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c5a:	edc7 7a01 	vstr	s15, [r7, #4]
	speed_t = (int16_t)((float)(speed_f * (((float)FOC_FREQUENCY * 60.0f)/(float)ENCODER_PULS_PER_REVOLUTION))); // -> = speed_f * 150.0f
 8001c5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c62:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001d18 <calc_speed_and_position+0xf4>
 8001c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c6e:	ee17 3a90 	vmov	r3, s15
 8001c72:	b21a      	sxth	r2, r3
 8001c74:	4b29      	ldr	r3, [pc, #164]	@ (8001d1c <calc_speed_and_position+0xf8>)
 8001c76:	801a      	strh	r2, [r3, #0]

	/*
	 * cheating instead of lowpassfiltering: ignore the values shortly before the switch
	 * from 4000 to zero. No problem in middle- and highspeed.
	 */
	if(encoder_angle < 100 || encoder_angle > 3900){ // ignore the part just before the change from 360 degrees to 0 degrees
 8001c78:	4b25      	ldr	r3, [pc, #148]	@ (8001d10 <calc_speed_and_position+0xec>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	2b63      	cmp	r3, #99	@ 0x63
 8001c7e:	d905      	bls.n	8001c8c <calc_speed_and_position+0x68>
 8001c80:	4b23      	ldr	r3, [pc, #140]	@ (8001d10 <calc_speed_and_position+0xec>)
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d904      	bls.n	8001c96 <calc_speed_and_position+0x72>
			speed_t = speed_last_value;
 8001c8c:	4b24      	ldr	r3, [pc, #144]	@ (8001d20 <calc_speed_and_position+0xfc>)
 8001c8e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c92:	4b22      	ldr	r3, [pc, #136]	@ (8001d1c <calc_speed_and_position+0xf8>)
 8001c94:	801a      	strh	r2, [r3, #0]
		}
	speed_last_value = speed_t;
 8001c96:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <calc_speed_and_position+0xf8>)
 8001c98:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c9c:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <calc_speed_and_position+0xfc>)
 8001c9e:	801a      	strh	r2, [r3, #0]
	encoder_angle_last_value = encoder_angle;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <calc_speed_and_position+0xec>)
 8001ca2:	881a      	ldrh	r2, [r3, #0]
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <calc_speed_and_position+0xf0>)
 8001ca6:	801a      	strh	r2, [r3, #0]

//	speed_t = IIR_LP_filter_Speed_f(speed_t);

	// ############## Transform to UINT16 representation #############
	encoder_count_mech = (uint16_t)((uint32_t)(encoder_count * UINT16_MAX_VALUE)/ENCODER_PULS_PER_REVOLUTION);
 8001ca8:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	461a      	mov	r2, r3
 8001cae:	4613      	mov	r3, r2
 8001cb0:	041b      	lsls	r3, r3, #16
 8001cb2:	1a9b      	subs	r3, r3, r2
 8001cb4:	0b1b      	lsrs	r3, r3, #12
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d24 <calc_speed_and_position+0x100>)
 8001cba:	801a      	strh	r2, [r3, #0]

	// ############## TRANSFORM TO ELECTRICAL ANGLE #################
	encoder_count_uint = (encoder_count * COUNT_TO_EL_ANGLE); // ((65536 * 6)/ 4000) ;
 8001cbc:	4b12      	ldr	r3, [pc, #72]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	00d2      	lsls	r2, r2, #3
 8001cc4:	1ad2      	subs	r2, r2, r3
 8001cc6:	00d2      	lsls	r2, r2, #3
 8001cc8:	4413      	add	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	4b16      	ldr	r3, [pc, #88]	@ (8001d28 <calc_speed_and_position+0x104>)
 8001cd0:	801a      	strh	r2, [r3, #0]
	encoder_count = (uint16_t)encoder_count_uint;
 8001cd2:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <calc_speed_and_position+0x104>)
 8001cd4:	881a      	ldrh	r2, [r3, #0]
 8001cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001cd8:	801a      	strh	r2, [r3, #0]
	encoder_count += (uint16_t)((uint32_t)(init_angle_encoder * UINT16_MAX_VALUE)/ENCODER_PULS_PER_REVOLUTION);
 8001cda:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <calc_speed_and_position+0x108>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	041b      	lsls	r3, r3, #16
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	0b1b      	lsrs	r3, r3, #12
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <calc_speed_and_position+0xe4>)
 8001cf4:	801a      	strh	r2, [r3, #0]


}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000494 	.word	0x20000494
 8001d08:	200000ea 	.word	0x200000ea
 8001d0c:	20000106 	.word	0x20000106
 8001d10:	20000104 	.word	0x20000104
 8001d14:	200000ee 	.word	0x200000ee
 8001d18:	435bba00 	.word	0x435bba00
 8001d1c:	20000100 	.word	0x20000100
 8001d20:	200000f6 	.word	0x200000f6
 8001d24:	200000ec 	.word	0x200000ec
 8001d28:	20000102 	.word	0x20000102
 8001d2c:	200000f0 	.word	0x200000f0

08001d30 <get_el_angle>:


int16_t get_el_angle(FOC_HandleTypeDef *pHandle_foc){
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

	pHandle_foc->speed = speed_t;
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <get_el_angle+0x80>)
 8001d3a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	pHandle_foc->speed_rad = (int16_t)((float)pHandle_foc->speed * RPM_TO_RAD_S);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001d4a:	ee07 3a90 	vmov	s15, r3
 8001d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d52:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001db4 <get_el_angle+0x84>
 8001d56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d5e:	ee17 3a90 	vmov	r3, s15
 8001d62:	b21b      	sxth	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	645a      	str	r2, [r3, #68]	@ 0x44

//	pHandle_foc->speed_rad = (int16_t)((float)speed_t * RPM_TO_RAD_S);

	pHandle_foc->theta = encoder_count;
 8001d6a:	4b13      	ldr	r3, [pc, #76]	@ (8001db8 <get_el_angle+0x88>)
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	pHandle_foc->theta_encoder_mech = encoder_count_mech;
 8001d74:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <get_el_angle+0x8c>)
 8001d76:	881a      	ldrh	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

	pHandle_foc->speed_rad_lp = (( 1 * pHandle_foc->speed_rad) + ( 9 * pHandle_foc->speed_rad_lp)) / 10;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d86:	4613      	mov	r3, r2
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	4413      	add	r3, r2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc0 <get_el_angle+0x90>)
 8001d90:	fb82 1203 	smull	r1, r2, r2, r3
 8001d94:	1092      	asrs	r2, r2, #2
 8001d96:	17db      	asrs	r3, r3, #31
 8001d98:	1ad2      	subs	r2, r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	649a      	str	r2, [r3, #72]	@ 0x48

	return encoder_count;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <get_el_angle+0x88>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	b21b      	sxth	r3, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	20000100 	.word	0x20000100
 8001db4:	3dd67750 	.word	0x3dd67750
 8001db8:	200000ea 	.word	0x200000ea
 8001dbc:	200000ec 	.word	0x200000ec
 8001dc0:	66666667 	.word	0x66666667

08001dc4 <speed_calculation>:

int16_t speed_calculation(FOC_HandleTypeDef *pHandle_foc){
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
//	filter_speed /= 1000;
//	pHandle_foc->speed = (int16_t)filter_speed;
//	}
//	encoder_speed_last_value = encoder_count;
//	Output = speed_t2;
	return 0;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <init_foc>:
int32_t debug_speed;
float debug_output_Vq;
uint8_t switch_to_observer;

// init function
void init_foc(FOC_HandleTypeDef *pHandle){
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]


	pHandle->i_alpha 	= 0.0f;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
	pHandle->i_beta		= 0.0f;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	605a      	str	r2, [r3, #4]
	pHandle->v_alpha	= 0.0f;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	619a      	str	r2, [r3, #24]
	pHandle->v_beta		= 0.0f;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	61da      	str	r2, [r3, #28]

	Vdq.d 				= 0.0f;
 8001e04:	4b14      	ldr	r3, [pc, #80]	@ (8001e58 <init_foc+0x7c>)
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
	Vdq.q 				= 0.0f;
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <init_foc+0x7c>)
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	605a      	str	r2, [r3, #4]

	Vdq_openloop.d		= 0.0f;
 8001e14:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <init_foc+0x80>)
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
	Vdq_openloop.q		= OPENLOOP_VOLTAGE;
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e5c <init_foc+0x80>)
 8001e1e:	4a10      	ldr	r2, [pc, #64]	@ (8001e60 <init_foc+0x84>)
 8001e20:	605a      	str	r2, [r3, #4]

	pHandle->v_circle.d	= 3.0f;	// not 0 please
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <init_foc+0x88>)
 8001e26:	635a      	str	r2, [r3, #52]	@ 0x34
	pHandle->v_circle.q	= 3.0f;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e64 <init_foc+0x88>)
 8001e2c:	639a      	str	r2, [r3, #56]	@ 0x38


	pll.ki_int 			= 0.0f;
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e68 <init_foc+0x8c>)
 8001e30:	f04f 0200 	mov.w	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
	pll.out_int			= 0.0f;
 8001e36:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <init_foc+0x8c>)
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	605a      	str	r2, [r3, #4]

	angle_old = 0;
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e6c <init_foc+0x90>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	801a      	strh	r2, [r3, #0]

	switch_to_observer = 0;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <init_foc+0x94>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]

}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20000108 	.word	0x20000108
 8001e5c:	2000011c 	.word	0x2000011c
 8001e60:	40200000 	.word	0x40200000
 8001e64:	40400000 	.word	0x40400000
 8001e68:	20000110 	.word	0x20000110
 8001e6c:	20000118 	.word	0x20000118
 8001e70:	20000128 	.word	0x20000128

08001e74 <clear_foc>:

void clear_foc(FOC_HandleTypeDef *pHandle){ // need this for start and stop without setting new Kp,Ki,.. values
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

		pHandle->i_alpha 	= 0.0f;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
		pHandle->i_beta		= 0.0f;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	605a      	str	r2, [r3, #4]
		pHandle->v_alpha	= 0.0f;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
		pHandle->v_beta		= 0.0f;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
		pHandle->i_d		= 0.0f;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
		pHandle->i_q		= 0.0f;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f04f 0200 	mov.w	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
		pHandle->i_alpha	= 0.0f;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
		pHandle->i_beta		= 0.0f;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	605a      	str	r2, [r3, #4]
		pHandle->i_a		= 0.0f;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
		pHandle->i_b		= 0.0f;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	60da      	str	r2, [r3, #12]
//		pHandle->v_circle.d	= 3.0f;	// not 0 please
//		pHandle->v_circle.q	= 3.0f;

		Vdq.d 				= 0.0f;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <clear_foc+0x74>)
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
		Vdq.q 				= 0.0f;
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <clear_foc+0x74>)
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	605a      	str	r2, [r3, #4]

		clear_control_parameter();
 8001edc:	f7ff f87e 	bl	8000fdc <clear_control_parameter>

}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000108 	.word	0x20000108

08001eec <execute_FOC>:

void execute_FOC(FOC_HandleTypeDef *pHandle_foc, float Iq){
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b094      	sub	sp, #80	@ 0x50
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	ed87 0a00 	vstr	s0, [r7]
	angle_f el_theta;

	int16_t theta;

	// for change the parameter online
	update_PI_parameter();
 8001ef8:	f7ff f8b4 	bl	8001064 <update_PI_parameter>

	switch (pHandle_foc->foc_mode){
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d003      	beq.n	8001f0e <execute_FOC+0x22>
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	f000 808e 	beq.w	8002028 <execute_FOC+0x13c>
 8001f0c:	e175      	b.n	80021fa <execute_FOC+0x30e>
	case FOC_OPENLOOP:
		theta = pHandle_foc->theta_openloop;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001f14:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
//		debug_speed = get_speed_from_angle16_t(theta);
		el_theta.sin = getSineValue_360(theta);
 8001f18:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 fce1 	bl	80028e4 <getSineValue_360>
 8001f22:	eef0 7a40 	vmov.f32	s15, s0
 8001f26:	edc7 7a02 	vstr	s15, [r7, #8]
		el_theta.cos = getCosValue_360(theta);
 8001f2a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 fd0e 	bl	8002950 <getCosValue_360>
 8001f34:	eef0 7a40 	vmov.f32	s15, s0
 8001f38:	edc7 7a03 	vstr	s15, [r7, #12]


		V_alpha_beta = inverse_park_transformation(Vdq_openloop, el_theta);
 8001f3c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f40:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f44:	4bb2      	ldr	r3, [pc, #712]	@ (8002210 <execute_FOC+0x324>)
 8001f46:	ed93 7a00 	vldr	s14, [r3]
 8001f4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f4e:	eeb0 1a46 	vmov.f32	s2, s12
 8001f52:	eef0 1a66 	vmov.f32	s3, s13
 8001f56:	eeb0 0a47 	vmov.f32	s0, s14
 8001f5a:	eef0 0a67 	vmov.f32	s1, s15
 8001f5e:	f000 fb4f 	bl	8002600 <inverse_park_transformation>
 8001f62:	eeb0 7a40 	vmov.f32	s14, s0
 8001f66:	eef0 7a60 	vmov.f32	s15, s1
 8001f6a:	ed87 7a0d 	vstr	s14, [r7, #52]	@ 0x34
 8001f6e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		V_abc = inverse_clark_transformation(V_alpha_beta);
 8001f72:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001f76:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001f7a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f7e:	eef0 0a67 	vmov.f32	s1, s15
 8001f82:	f000 fb89 	bl	8002698 <inverse_clark_transformation>
 8001f86:	eef0 6a40 	vmov.f32	s13, s0
 8001f8a:	eeb0 7a60 	vmov.f32	s14, s1
 8001f8e:	eef0 7a41 	vmov.f32	s15, s2
 8001f92:	edc7 6a04 	vstr	s13, [r7, #16]
 8001f96:	ed87 7a05 	vstr	s14, [r7, #20]
 8001f9a:	edc7 7a06 	vstr	s15, [r7, #24]
		// dont use PI control, clear the integral parts
		clear_control_parameter();
 8001f9e:	f7ff f81d 	bl	8000fdc <clear_control_parameter>

		// debug: see if the clark and park transformation works
		Iab = get_realCurrent();
 8001fa2:	f7ff fdaf 	bl	8001b04 <get_realCurrent>
 8001fa6:	eeb0 7a40 	vmov.f32	s14, s0
 8001faa:	eef0 7a60 	vmov.f32	s15, s1
 8001fae:	ed87 7a11 	vstr	s14, [r7, #68]	@ 0x44
 8001fb2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		I_alpha_beta = clark_transformation(Iab);
 8001fb6:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001fba:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001fbe:	eeb0 0a47 	vmov.f32	s0, s14
 8001fc2:	eef0 0a67 	vmov.f32	s1, s15
 8001fc6:	f000 fa8f 	bl	80024e8 <clark_transformation>
 8001fca:	eeb0 7a40 	vmov.f32	s14, s0
 8001fce:	eef0 7a60 	vmov.f32	s15, s1
 8001fd2:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 8001fd6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		Idq = park_transformation(I_alpha_beta, el_theta);
 8001fda:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fde:	edd7 6a03 	vldr	s13, [r7, #12]
 8001fe2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001fe6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001fea:	eeb0 1a46 	vmov.f32	s2, s12
 8001fee:	eef0 1a66 	vmov.f32	s3, s13
 8001ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff6:	eef0 0a67 	vmov.f32	s1, s15
 8001ffa:	f000 fab5 	bl	8002568 <park_transformation>
 8001ffe:	eeb0 7a40 	vmov.f32	s14, s0
 8002002:	eef0 7a60 	vmov.f32	s15, s1
 8002006:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 800200a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		pHandle_foc->i_d		= Idq.d;
 800200e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	611a      	str	r2, [r3, #16]
		pHandle_foc->i_q 		= Idq.q;
 8002014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	615a      	str	r2, [r3, #20]
		pHandle_foc->i_alpha	= I_alpha_beta.alpha;
 800201a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	601a      	str	r2, [r3, #0]
		pHandle_foc->i_beta		= I_alpha_beta.beta;
 8002020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	605a      	str	r2, [r3, #4]

	break;
 8002026:	e1c9      	b.n	80023bc <execute_FOC+0x4d0>

	case FOC_OBSERVER:
		theta = pHandle_foc->theta_smo;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800202e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		Idq_set.d = 0.0;
 8002032:	f04f 0300 	mov.w	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
		Idq_set.q = Iq;//IIR_LP_filter_Iq_set(Iq);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	623b      	str	r3, [r7, #32]
		Iab = get_realCurrent();
 800203c:	f7ff fd62 	bl	8001b04 <get_realCurrent>
 8002040:	eeb0 7a40 	vmov.f32	s14, s0
 8002044:	eef0 7a60 	vmov.f32	s15, s1
 8002048:	ed87 7a11 	vstr	s14, [r7, #68]	@ 0x44
 800204c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		el_theta.sin = getSineValue_360(theta);
 8002050:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8002054:	4618      	mov	r0, r3
 8002056:	f000 fc45 	bl	80028e4 <getSineValue_360>
 800205a:	eef0 7a40 	vmov.f32	s15, s0
 800205e:	edc7 7a02 	vstr	s15, [r7, #8]
		el_theta.cos = getCosValue_360(theta);
 8002062:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8002066:	4618      	mov	r0, r3
 8002068:	f000 fc72 	bl	8002950 <getCosValue_360>
 800206c:	eef0 7a40 	vmov.f32	s15, s0
 8002070:	edc7 7a03 	vstr	s15, [r7, #12]

		I_alpha_beta = clark_transformation(Iab);
 8002074:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002078:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800207c:	eeb0 0a47 	vmov.f32	s0, s14
 8002080:	eef0 0a67 	vmov.f32	s1, s15
 8002084:	f000 fa30 	bl	80024e8 <clark_transformation>
 8002088:	eeb0 7a40 	vmov.f32	s14, s0
 800208c:	eef0 7a60 	vmov.f32	s15, s1
 8002090:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 8002094:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

		Idq = park_transformation(I_alpha_beta, el_theta);
 8002098:	ed97 6a02 	vldr	s12, [r7, #8]
 800209c:	edd7 6a03 	vldr	s13, [r7, #12]
 80020a0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80020a4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80020a8:	eeb0 1a46 	vmov.f32	s2, s12
 80020ac:	eef0 1a66 	vmov.f32	s3, s13
 80020b0:	eeb0 0a47 	vmov.f32	s0, s14
 80020b4:	eef0 0a67 	vmov.f32	s1, s15
 80020b8:	f000 fa56 	bl	8002568 <park_transformation>
 80020bc:	eeb0 7a40 	vmov.f32	s14, s0
 80020c0:	eef0 7a60 	vmov.f32	s15, s1
 80020c4:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 80020c8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		Idq = IIR_LP_filter_dq(Idq);
 80020cc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80020d0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80020d4:	eeb0 0a47 	vmov.f32	s0, s14
 80020d8:	eef0 0a67 	vmov.f32	s1, s15
 80020dc:	f000 fc74 	bl	80029c8 <IIR_LP_filter_dq>
 80020e0:	eeb0 7a40 	vmov.f32	s14, s0
 80020e4:	eef0 7a60 	vmov.f32	s15, s1
 80020e8:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 80020ec:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

		pHandle_foc->i_alpha	= I_alpha_beta.alpha;
 80020f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	601a      	str	r2, [r3, #0]
		pHandle_foc->i_beta		= I_alpha_beta.beta;
 80020f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	605a      	str	r2, [r3, #4]

		Idq_error.d = (Idq_set.d - Idq.d);
 80020fc:	ed97 7a07 	vldr	s14, [r7, #28]
 8002100:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002108:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		Idq_error.q = (Idq_set.q - Idq.q);
 800210c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002110:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002118:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		pHandle_foc->i_d		= Idq.d;
 800211c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	611a      	str	r2, [r3, #16]
		pHandle_foc->i_q 		= Idq.q;
 8002122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	615a      	str	r2, [r3, #20]

		Vdq.d = PI_id(Idq_error.d, pHandle_foc);
 8002128:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	eeb0 0a67 	vmov.f32	s0, s15
 8002132:	f7ff f8a1 	bl	8001278 <PI_id>
 8002136:	eef0 7a40 	vmov.f32	s15, s0
 800213a:	4b36      	ldr	r3, [pc, #216]	@ (8002214 <execute_FOC+0x328>)
 800213c:	edc3 7a00 	vstr	s15, [r3]
		Vdq.q = PI_iq(Idq_error.q, pHandle_foc);
 8002140:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	eeb0 0a67 	vmov.f32	s0, s15
 800214a:	f7fe fffb 	bl	8001144 <PI_iq>
 800214e:	eef0 7a40 	vmov.f32	s15, s0
 8002152:	4b30      	ldr	r3, [pc, #192]	@ (8002214 <execute_FOC+0x328>)
 8002154:	edc3 7a01 	vstr	s15, [r3, #4]

		debug_output_Vq =Vdq.q;
 8002158:	4b2e      	ldr	r3, [pc, #184]	@ (8002214 <execute_FOC+0x328>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4a2e      	ldr	r2, [pc, #184]	@ (8002218 <execute_FOC+0x32c>)
 800215e:	6013      	str	r3, [r2, #0]

		Vdq = circle_limiter_maxVoltage(Vdq);
 8002160:	4b2c      	ldr	r3, [pc, #176]	@ (8002214 <execute_FOC+0x328>)
 8002162:	ed93 7a00 	vldr	s14, [r3]
 8002166:	edd3 7a01 	vldr	s15, [r3, #4]
 800216a:	eeb0 0a47 	vmov.f32	s0, s14
 800216e:	eef0 0a67 	vmov.f32	s1, s15
 8002172:	f000 fcaf 	bl	8002ad4 <circle_limiter_maxVoltage>
 8002176:	eeb0 7a40 	vmov.f32	s14, s0
 800217a:	eef0 7a60 	vmov.f32	s15, s1
 800217e:	4b25      	ldr	r3, [pc, #148]	@ (8002214 <execute_FOC+0x328>)
 8002180:	ed83 7a00 	vstr	s14, [r3]
 8002184:	edc3 7a01 	vstr	s15, [r3, #4]
		pHandle_foc->v_circle = Vdq;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a22      	ldr	r2, [pc, #136]	@ (8002214 <execute_FOC+0x328>)
 800218c:	3334      	adds	r3, #52	@ 0x34
 800218e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002192:	e883 0003 	stmia.w	r3, {r0, r1}
		V_alpha_beta = inverse_park_transformation(Vdq, el_theta);
 8002196:	ed97 6a02 	vldr	s12, [r7, #8]
 800219a:	edd7 6a03 	vldr	s13, [r7, #12]
 800219e:	4b1d      	ldr	r3, [pc, #116]	@ (8002214 <execute_FOC+0x328>)
 80021a0:	ed93 7a00 	vldr	s14, [r3]
 80021a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80021a8:	eeb0 1a46 	vmov.f32	s2, s12
 80021ac:	eef0 1a66 	vmov.f32	s3, s13
 80021b0:	eeb0 0a47 	vmov.f32	s0, s14
 80021b4:	eef0 0a67 	vmov.f32	s1, s15
 80021b8:	f000 fa22 	bl	8002600 <inverse_park_transformation>
 80021bc:	eeb0 7a40 	vmov.f32	s14, s0
 80021c0:	eef0 7a60 	vmov.f32	s15, s1
 80021c4:	ed87 7a0d 	vstr	s14, [r7, #52]	@ 0x34
 80021c8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		V_abc = inverse_clark_transformation(V_alpha_beta);
 80021cc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80021d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80021d4:	eeb0 0a47 	vmov.f32	s0, s14
 80021d8:	eef0 0a67 	vmov.f32	s1, s15
 80021dc:	f000 fa5c 	bl	8002698 <inverse_clark_transformation>
 80021e0:	eef0 6a40 	vmov.f32	s13, s0
 80021e4:	eeb0 7a60 	vmov.f32	s14, s1
 80021e8:	eef0 7a41 	vmov.f32	s15, s2
 80021ec:	edc7 6a04 	vstr	s13, [r7, #16]
 80021f0:	ed87 7a05 	vstr	s14, [r7, #20]
 80021f4:	edc7 7a06 	vstr	s15, [r7, #24]

	break;
 80021f8:	e0e0      	b.n	80023bc <execute_FOC+0x4d0>
	default:
		switch (switch_to_observer){
 80021fa:	4b08      	ldr	r3, [pc, #32]	@ (800221c <execute_FOC+0x330>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10e      	bne.n	8002220 <execute_FOC+0x334>
		case 0:
			theta = pHandle_foc->theta;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002208:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800220c:	e00e      	b.n	800222c <execute_FOC+0x340>
 800220e:	bf00      	nop
 8002210:	2000011c 	.word	0x2000011c
 8002214:	20000108 	.word	0x20000108
 8002218:	20000124 	.word	0x20000124
 800221c:	20000128 	.word	0x20000128

		default:
			theta = pHandle_foc->theta_smo;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002226:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800222a:	bf00      	nop
		}

		Idq_set.d = 0.0;
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	61fb      	str	r3, [r7, #28]
		Idq_set.q = Iq;//IIR_LP_filter_Iq_set(Iq);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	623b      	str	r3, [r7, #32]
		Iab = get_realCurrent();
 8002236:	f7ff fc65 	bl	8001b04 <get_realCurrent>
 800223a:	eeb0 7a40 	vmov.f32	s14, s0
 800223e:	eef0 7a60 	vmov.f32	s15, s1
 8002242:	ed87 7a11 	vstr	s14, [r7, #68]	@ 0x44
 8002246:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		el_theta.sin = getSineValue_360(theta);
 800224a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fb48 	bl	80028e4 <getSineValue_360>
 8002254:	eef0 7a40 	vmov.f32	s15, s0
 8002258:	edc7 7a02 	vstr	s15, [r7, #8]
		el_theta.cos = getCosValue_360(theta);
 800225c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fb75 	bl	8002950 <getCosValue_360>
 8002266:	eef0 7a40 	vmov.f32	s15, s0
 800226a:	edc7 7a03 	vstr	s15, [r7, #12]

		I_alpha_beta = clark_transformation(Iab);
 800226e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002272:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002276:	eeb0 0a47 	vmov.f32	s0, s14
 800227a:	eef0 0a67 	vmov.f32	s1, s15
 800227e:	f000 f933 	bl	80024e8 <clark_transformation>
 8002282:	eeb0 7a40 	vmov.f32	s14, s0
 8002286:	eef0 7a60 	vmov.f32	s15, s1
 800228a:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 800228e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

		Idq = park_transformation(I_alpha_beta, el_theta);
 8002292:	ed97 6a02 	vldr	s12, [r7, #8]
 8002296:	edd7 6a03 	vldr	s13, [r7, #12]
 800229a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800229e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80022a2:	eeb0 1a46 	vmov.f32	s2, s12
 80022a6:	eef0 1a66 	vmov.f32	s3, s13
 80022aa:	eeb0 0a47 	vmov.f32	s0, s14
 80022ae:	eef0 0a67 	vmov.f32	s1, s15
 80022b2:	f000 f959 	bl	8002568 <park_transformation>
 80022b6:	eeb0 7a40 	vmov.f32	s14, s0
 80022ba:	eef0 7a60 	vmov.f32	s15, s1
 80022be:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 80022c2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		Idq = IIR_LP_filter_dq(Idq);
 80022c6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80022ca:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80022ce:	eeb0 0a47 	vmov.f32	s0, s14
 80022d2:	eef0 0a67 	vmov.f32	s1, s15
 80022d6:	f000 fb77 	bl	80029c8 <IIR_LP_filter_dq>
 80022da:	eeb0 7a40 	vmov.f32	s14, s0
 80022de:	eef0 7a60 	vmov.f32	s15, s1
 80022e2:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 80022e6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

		pHandle_foc->i_alpha	= I_alpha_beta.alpha;
 80022ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	601a      	str	r2, [r3, #0]
		pHandle_foc->i_beta		= I_alpha_beta.beta;
 80022f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	605a      	str	r2, [r3, #4]

		Idq_error.d = (Idq_set.d - Idq.d);
 80022f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80022fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80022fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002302:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		Idq_error.q = (Idq_set.q - Idq.q);
 8002306:	ed97 7a08 	vldr	s14, [r7, #32]
 800230a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800230e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002312:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		pHandle_foc->i_d		= Idq.d;
 8002316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	611a      	str	r2, [r3, #16]
		pHandle_foc->i_q 		= Idq.q;
 800231c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	615a      	str	r2, [r3, #20]

		Vdq = PI_id_iq(Idq_error, pHandle_foc);
 8002322:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002326:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	eeb0 0a47 	vmov.f32	s0, s14
 8002330:	eef0 0a67 	vmov.f32	s1, s15
 8002334:	f7ff f830 	bl	8001398 <PI_id_iq>
 8002338:	eeb0 7a40 	vmov.f32	s14, s0
 800233c:	eef0 7a60 	vmov.f32	s15, s1
 8002340:	4b2b      	ldr	r3, [pc, #172]	@ (80023f0 <execute_FOC+0x504>)
 8002342:	ed83 7a00 	vstr	s14, [r3]
 8002346:	edc3 7a01 	vstr	s15, [r3, #4]
//		Vdq.d = PI_id(Idq_error.d, pHandle_foc);
//		Vdq.q = PI_iq(Idq_error.q, pHandle_foc);
//
//		Vdq = circle_limiter_maxVoltage(Vdq);
		pHandle_foc->v_circle = Vdq;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a28      	ldr	r2, [pc, #160]	@ (80023f0 <execute_FOC+0x504>)
 800234e:	3334      	adds	r3, #52	@ 0x34
 8002350:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002354:	e883 0003 	stmia.w	r3, {r0, r1}
		V_alpha_beta = inverse_park_transformation(Vdq, el_theta);
 8002358:	ed97 6a02 	vldr	s12, [r7, #8]
 800235c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002360:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <execute_FOC+0x504>)
 8002362:	ed93 7a00 	vldr	s14, [r3]
 8002366:	edd3 7a01 	vldr	s15, [r3, #4]
 800236a:	eeb0 1a46 	vmov.f32	s2, s12
 800236e:	eef0 1a66 	vmov.f32	s3, s13
 8002372:	eeb0 0a47 	vmov.f32	s0, s14
 8002376:	eef0 0a67 	vmov.f32	s1, s15
 800237a:	f000 f941 	bl	8002600 <inverse_park_transformation>
 800237e:	eeb0 7a40 	vmov.f32	s14, s0
 8002382:	eef0 7a60 	vmov.f32	s15, s1
 8002386:	ed87 7a0d 	vstr	s14, [r7, #52]	@ 0x34
 800238a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		V_abc = inverse_clark_transformation(V_alpha_beta);
 800238e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002392:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002396:	eeb0 0a47 	vmov.f32	s0, s14
 800239a:	eef0 0a67 	vmov.f32	s1, s15
 800239e:	f000 f97b 	bl	8002698 <inverse_clark_transformation>
 80023a2:	eef0 6a40 	vmov.f32	s13, s0
 80023a6:	eeb0 7a60 	vmov.f32	s14, s1
 80023aa:	eef0 7a41 	vmov.f32	s15, s2
 80023ae:	edc7 6a04 	vstr	s13, [r7, #16]
 80023b2:	ed87 7a05 	vstr	s14, [r7, #20]
 80023b6:	edc7 7a06 	vstr	s15, [r7, #24]
	break;
 80023ba:	bf00      	nop
	}

	pHandle_foc->v_abc.a = V_abc.a;
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	621a      	str	r2, [r3, #32]
	pHandle_foc->v_abc.b = V_abc.b;
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	625a      	str	r2, [r3, #36]	@ 0x24
	pHandle_foc->v_abc.c = V_abc.c;
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	629a      	str	r2, [r3, #40]	@ 0x28

	pHandle_foc->v_alpha 	= V_alpha_beta.alpha;
 80023ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	619a      	str	r2, [r3, #24]
	pHandle_foc->v_beta 	= V_alpha_beta.beta;
 80023d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	61da      	str	r2, [r3, #28]



	pHandle_foc->i_a		= Iab.a;		// DEBUG
 80023da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	609a      	str	r2, [r3, #8]
	pHandle_foc->i_b		= Iab.b;		// DEBUG
 80023e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	60da      	str	r2, [r3, #12]



}
 80023e6:	bf00      	nop
 80023e8:	3750      	adds	r7, #80	@ 0x50
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000108 	.word	0x20000108

080023f4 <goto_position>:




svm_output goto_position(dq_f V){
 80023f4:	b590      	push	{r4, r7, lr}
 80023f6:	b093      	sub	sp, #76	@ 0x4c
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002400:	eef0 7a60 	vmov.f32	s15, s1
 8002404:	ed87 7a01 	vstr	s14, [r7, #4]
 8002408:	edc7 7a02 	vstr	s15, [r7, #8]

	angle_f zero_theta;
	alphabeta_f V_alpha_beta_;
	abc_f V_abc_, svm;

	zero_theta.cos = 1.0f;
 800240c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002410:	63bb      	str	r3, [r7, #56]	@ 0x38
	zero_theta.sin = 0.0f;
 8002412:	f04f 0300 	mov.w	r3, #0
 8002416:	637b      	str	r3, [r7, #52]	@ 0x34

	V_alpha_beta_ = inverse_park_transformation(V, zero_theta);
 8002418:	ed97 6a0d 	vldr	s12, [r7, #52]	@ 0x34
 800241c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002420:	ed97 7a01 	vldr	s14, [r7, #4]
 8002424:	edd7 7a02 	vldr	s15, [r7, #8]
 8002428:	eeb0 1a46 	vmov.f32	s2, s12
 800242c:	eef0 1a66 	vmov.f32	s3, s13
 8002430:	eeb0 0a47 	vmov.f32	s0, s14
 8002434:	eef0 0a67 	vmov.f32	s1, s15
 8002438:	f000 f8e2 	bl	8002600 <inverse_park_transformation>
 800243c:	eeb0 7a40 	vmov.f32	s14, s0
 8002440:	eef0 7a60 	vmov.f32	s15, s1
 8002444:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 8002448:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	V_abc_ = inverse_clark_transformation(V_alpha_beta_);
 800244c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002450:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002454:	eeb0 0a47 	vmov.f32	s0, s14
 8002458:	eef0 0a67 	vmov.f32	s1, s15
 800245c:	f000 f91c 	bl	8002698 <inverse_clark_transformation>
 8002460:	eef0 6a40 	vmov.f32	s13, s0
 8002464:	eeb0 7a60 	vmov.f32	s14, s1
 8002468:	eef0 7a41 	vmov.f32	s15, s2
 800246c:	edc7 6a08 	vstr	s13, [r7, #32]
 8002470:	ed87 7a09 	vstr	s14, [r7, #36]	@ 0x24
 8002474:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	svm = SVM_input_Va_Vb_Vc(V_abc_);
 8002478:	edd7 6a08 	vldr	s13, [r7, #32]
 800247c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002480:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002484:	eeb0 0a66 	vmov.f32	s0, s13
 8002488:	eef0 0a47 	vmov.f32	s1, s14
 800248c:	eeb0 1a67 	vmov.f32	s2, s15
 8002490:	f002 fa02 	bl	8004898 <SVM_input_Va_Vb_Vc>
 8002494:	eef0 6a40 	vmov.f32	s13, s0
 8002498:	eeb0 7a60 	vmov.f32	s14, s1
 800249c:	eef0 7a41 	vmov.f32	s15, s2
 80024a0:	edc7 6a05 	vstr	s13, [r7, #20]
 80024a4:	ed87 7a06 	vstr	s14, [r7, #24]
 80024a8:	edc7 7a07 	vstr	s15, [r7, #28]
	Output = execute_SVM_matlab(svm);
 80024ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80024b0:	edd7 6a05 	vldr	s13, [r7, #20]
 80024b4:	ed97 7a06 	vldr	s14, [r7, #24]
 80024b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80024bc:	eeb0 0a66 	vmov.f32	s0, s13
 80024c0:	eef0 0a47 	vmov.f32	s1, s14
 80024c4:	eeb0 1a67 	vmov.f32	s2, s15
 80024c8:	4618      	mov	r0, r3
 80024ca:	f002 f88f 	bl	80045ec <execute_SVM_matlab>

	return (Output);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	461c      	mov	r4, r3
 80024d2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80024d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80024da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	374c      	adds	r7, #76	@ 0x4c
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd90      	pop	{r4, r7, pc}
	...

080024e8 <clark_transformation>:

alphabeta_f clark_transformation(ab_f Input){
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	eeb0 7a40 	vmov.f32	s14, s0
 80024f2:	eef0 7a60 	vmov.f32	s15, s1
 80024f6:	ed87 7a02 	vstr	s14, [r7, #8]
 80024fa:	edc7 7a03 	vstr	s15, [r7, #12]
	alphabeta_f Output;

	Output.alpha = Input.a;
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	613b      	str	r3, [r7, #16]
	Output.beta = (Input.a + 2*Input.b)/SQRT3;
 8002502:	ed97 7a02 	vldr	s14, [r7, #8]
 8002506:	edd7 7a03 	vldr	s15, [r7, #12]
 800250a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800250e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002512:	ee17 0a90 	vmov	r0, s15
 8002516:	f7fd ffe3 	bl	80004e0 <__aeabi_f2d>
 800251a:	a311      	add	r3, pc, #68	@ (adr r3, 8002560 <clark_transformation+0x78>)
 800251c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002520:	f7fe f960 	bl	80007e4 <__aeabi_ddiv>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4610      	mov	r0, r2
 800252a:	4619      	mov	r1, r3
 800252c:	f7fe fa42 	bl	80009b4 <__aeabi_d2f>
 8002530:	4603      	mov	r3, r0
 8002532:	617b      	str	r3, [r7, #20]

	return (Output);
 8002534:	f107 0318 	add.w	r3, r7, #24
 8002538:	f107 0210 	add.w	r2, r7, #16
 800253c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002540:	e883 0003 	stmia.w	r3, {r0, r1}
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	ee07 2a10 	vmov	s14, r2
 800254c:	ee07 3a90 	vmov	s15, r3
}
 8002550:	eeb0 0a47 	vmov.f32	s0, s14
 8002554:	eef0 0a67 	vmov.f32	s1, s15
 8002558:	3720      	adds	r7, #32
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	e8584caa 	.word	0xe8584caa
 8002564:	3ffbb67a 	.word	0x3ffbb67a

08002568 <park_transformation>:

dq_f park_transformation(alphabeta_f I, angle_f elec_theta){
 8002568:	b480      	push	{r7}
 800256a:	b08b      	sub	sp, #44	@ 0x2c
 800256c:	af00      	add	r7, sp, #0
 800256e:	eeb0 6a40 	vmov.f32	s12, s0
 8002572:	eef0 6a60 	vmov.f32	s13, s1
 8002576:	eeb0 7a41 	vmov.f32	s14, s2
 800257a:	eef0 7a61 	vmov.f32	s15, s3
 800257e:	ed87 6a04 	vstr	s12, [r7, #16]
 8002582:	edc7 6a05 	vstr	s13, [r7, #20]
 8002586:	ed87 7a02 	vstr	s14, [r7, #8]
 800258a:	edc7 7a03 	vstr	s15, [r7, #12]

	dq_f Output;

	Output.d = elec_theta.cos * I.alpha + elec_theta.sin * I.beta;
 800258e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002592:	edd7 7a04 	vldr	s15, [r7, #16]
 8002596:	ee27 7a27 	vmul.f32	s14, s14, s15
 800259a:	edd7 6a02 	vldr	s13, [r7, #8]
 800259e:	edd7 7a05 	vldr	s15, [r7, #20]
 80025a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025aa:	edc7 7a06 	vstr	s15, [r7, #24]
	Output.q = -elec_theta.sin * I.alpha + elec_theta.cos * I.beta;
 80025ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80025b2:	eeb1 7a67 	vneg.f32	s14, s15
 80025b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025be:	edd7 6a03 	vldr	s13, [r7, #12]
 80025c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ce:	edc7 7a07 	vstr	s15, [r7, #28]


	return (Output);
 80025d2:	f107 0320 	add.w	r3, r7, #32
 80025d6:	f107 0218 	add.w	r2, r7, #24
 80025da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025de:	e883 0003 	stmia.w	r3, {r0, r1}
 80025e2:	6a3a      	ldr	r2, [r7, #32]
 80025e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e6:	ee07 2a10 	vmov	s14, r2
 80025ea:	ee07 3a90 	vmov	s15, r3

}
 80025ee:	eeb0 0a47 	vmov.f32	s0, s14
 80025f2:	eef0 0a67 	vmov.f32	s1, s15
 80025f6:	372c      	adds	r7, #44	@ 0x2c
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <inverse_park_transformation>:


alphabeta_f inverse_park_transformation(dq_f V, angle_f elec_theta){
 8002600:	b480      	push	{r7}
 8002602:	b08b      	sub	sp, #44	@ 0x2c
 8002604:	af00      	add	r7, sp, #0
 8002606:	eeb0 6a40 	vmov.f32	s12, s0
 800260a:	eef0 6a60 	vmov.f32	s13, s1
 800260e:	eeb0 7a41 	vmov.f32	s14, s2
 8002612:	eef0 7a61 	vmov.f32	s15, s3
 8002616:	ed87 6a04 	vstr	s12, [r7, #16]
 800261a:	edc7 6a05 	vstr	s13, [r7, #20]
 800261e:	ed87 7a02 	vstr	s14, [r7, #8]
 8002622:	edc7 7a03 	vstr	s15, [r7, #12]

	alphabeta_f Output;

	Output.alpha = (elec_theta.cos * V.d) - (elec_theta.sin * V.q);
 8002626:	ed97 7a03 	vldr	s14, [r7, #12]
 800262a:	edd7 7a04 	vldr	s15, [r7, #16]
 800262e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002632:	edd7 6a02 	vldr	s13, [r7, #8]
 8002636:	edd7 7a05 	vldr	s15, [r7, #20]
 800263a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800263e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002642:	edc7 7a06 	vstr	s15, [r7, #24]
	Output.beta = (elec_theta.sin * V.d) + (elec_theta.cos * V.q);
 8002646:	ed97 7a02 	vldr	s14, [r7, #8]
 800264a:	edd7 7a04 	vldr	s15, [r7, #16]
 800264e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002652:	edd7 6a03 	vldr	s13, [r7, #12]
 8002656:	edd7 7a05 	vldr	s15, [r7, #20]
 800265a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800265e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002662:	edc7 7a07 	vstr	s15, [r7, #28]


	return (Output);
 8002666:	f107 0320 	add.w	r3, r7, #32
 800266a:	f107 0218 	add.w	r2, r7, #24
 800266e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002672:	e883 0003 	stmia.w	r3, {r0, r1}
 8002676:	6a3a      	ldr	r2, [r7, #32]
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	ee07 2a10 	vmov	s14, r2
 800267e:	ee07 3a90 	vmov	s15, r3
}
 8002682:	eeb0 0a47 	vmov.f32	s0, s14
 8002686:	eef0 0a67 	vmov.f32	s1, s15
 800268a:	372c      	adds	r7, #44	@ 0x2c
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	0000      	movs	r0, r0
	...

08002698 <inverse_clark_transformation>:


abc_f inverse_clark_transformation(alphabeta_f v){
 8002698:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800269c:	b08c      	sub	sp, #48	@ 0x30
 800269e:	af00      	add	r7, sp, #0
 80026a0:	eeb0 7a40 	vmov.f32	s14, s0
 80026a4:	eef0 7a60 	vmov.f32	s15, s1
 80026a8:	ed87 7a04 	vstr	s14, [r7, #16]
 80026ac:	edc7 7a05 	vstr	s15, [r7, #20]

	abc_f Output;

	Output.a = v.alpha;
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	61bb      	str	r3, [r7, #24]
	Output.b = (-v.alpha + (SQRT3 * v.beta))/2;
 80026b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80026b8:	eef1 7a67 	vneg.f32	s15, s15
 80026bc:	ee17 3a90 	vmov	r3, s15
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd ff0d 	bl	80004e0 <__aeabi_f2d>
 80026c6:	4680      	mov	r8, r0
 80026c8:	4689      	mov	r9, r1
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fd ff07 	bl	80004e0 <__aeabi_f2d>
 80026d2:	a331      	add	r3, pc, #196	@ (adr r3, 8002798 <inverse_clark_transformation+0x100>)
 80026d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d8:	f7fd ff5a 	bl	8000590 <__aeabi_dmul>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4640      	mov	r0, r8
 80026e2:	4649      	mov	r1, r9
 80026e4:	f7fd fd9e 	bl	8000224 <__adddf3>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f04f 0200 	mov.w	r2, #0
 80026f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80026f8:	f7fe f874 	bl	80007e4 <__aeabi_ddiv>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	f7fe f956 	bl	80009b4 <__aeabi_d2f>
 8002708:	4603      	mov	r3, r0
 800270a:	61fb      	str	r3, [r7, #28]
	Output.c = -(v.alpha + (SQRT3 * v.beta))/2;
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd fee6 	bl	80004e0 <__aeabi_f2d>
 8002714:	4680      	mov	r8, r0
 8002716:	4689      	mov	r9, r1
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd fee0 	bl	80004e0 <__aeabi_f2d>
 8002720:	a31d      	add	r3, pc, #116	@ (adr r3, 8002798 <inverse_clark_transformation+0x100>)
 8002722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002726:	f7fd ff33 	bl	8000590 <__aeabi_dmul>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4640      	mov	r0, r8
 8002730:	4649      	mov	r1, r9
 8002732:	f7fd fd77 	bl	8000224 <__adddf3>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4614      	mov	r4, r2
 800273c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002748:	4620      	mov	r0, r4
 800274a:	4629      	mov	r1, r5
 800274c:	f7fe f84a 	bl	80007e4 <__aeabi_ddiv>
 8002750:	4602      	mov	r2, r0
 8002752:	460b      	mov	r3, r1
 8002754:	4610      	mov	r0, r2
 8002756:	4619      	mov	r1, r3
 8002758:	f7fe f92c 	bl	80009b4 <__aeabi_d2f>
 800275c:	4603      	mov	r3, r0
 800275e:	623b      	str	r3, [r7, #32]

	return (Output);
 8002760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002764:	f107 0218 	add.w	r2, r7, #24
 8002768:	ca07      	ldmia	r2, {r0, r1, r2}
 800276a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800276e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002774:	ee06 1a90 	vmov	s13, r1
 8002778:	ee07 2a10 	vmov	s14, r2
 800277c:	ee07 3a90 	vmov	s15, r3
}
 8002780:	eeb0 0a66 	vmov.f32	s0, s13
 8002784:	eef0 0a47 	vmov.f32	s1, s14
 8002788:	eeb0 1a67 	vmov.f32	s2, s15
 800278c:	3730      	adds	r7, #48	@ 0x30
 800278e:	46bd      	mov	sp, r7
 8002790:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002794:	f3af 8000 	nop.w
 8002798:	e8584caa 	.word	0xe8584caa
 800279c:	3ffbb67a 	.word	0x3ffbb67a

080027a0 <generate_openloop>:


void generate_openloop(int16_t speed_rpm, FOC_HandleTypeDef *pHandle){
 80027a0:	b480      	push	{r7}
 80027a2:	b089      	sub	sp, #36	@ 0x24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4603      	mov	r3, r0
 80027a8:	6039      	str	r1, [r7, #0]
 80027aa:	80fb      	strh	r3, [r7, #6]

	int32_t speed_rps, angle_count;
	uint32_t angle = pHandle->theta_openloop;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80027b2:	61fb      	str	r3, [r7, #28]
	float x1, x2;

	speed_rps = (int16_t)(speed_rpm * PMSM_POLEPAIR)/60;
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	461a      	mov	r2, r3
 80027b8:	00d2      	lsls	r2, r2, #3
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	b29b      	uxth	r3, r3
 80027be:	b21b      	sxth	r3, r3
 80027c0:	4a15      	ldr	r2, [pc, #84]	@ (8002818 <generate_openloop+0x78>)
 80027c2:	fb82 1203 	smull	r1, r2, r2, r3
 80027c6:	441a      	add	r2, r3
 80027c8:	1152      	asrs	r2, r2, #5
 80027ca:	17db      	asrs	r3, r3, #31
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	b21b      	sxth	r3, r3
 80027d0:	61bb      	str	r3, [r7, #24]
	x1 = (float)UINT16_MAX_VALUE / (float)FOC_FREQUENCY;
 80027d2:	4b12      	ldr	r3, [pc, #72]	@ (800281c <generate_openloop+0x7c>)
 80027d4:	617b      	str	r3, [r7, #20]
	x2 = (float)speed_rps * x1;
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	ee07 3a90 	vmov	s15, r3
 80027dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80027e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027e8:	edc7 7a04 	vstr	s15, [r7, #16]
	angle_count = (int32_t)(x2);
 80027ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80027f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f4:	ee17 3a90 	vmov	r3, s15
 80027f8:	60fb      	str	r3, [r7, #12]
	angle = angle + angle_count;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	4413      	add	r3, r2
 8002800:	61fb      	str	r3, [r7, #28]

	pHandle->theta_openloop = angle;
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	b29a      	uxth	r2, r3
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58


}
 800280c:	bf00      	nop
 800280e:	3724      	adds	r7, #36	@ 0x24
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	88888889 	.word	0x88888889
 800281c:	408bced9 	.word	0x408bced9

08002820 <init_math>:
float IIR_iq_a = IIR_LP_CURRENT_A;
float memory_iq;
int32_t IIR_LP_a_t, IIR_LP_speed_mem, IIR_LP_speed_a;
float IIR_LP_speed_a_f,IIR_LP_speed_mem_f;

void init_math(void){
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
	IIR_LP.new.d = 0;
 8002824:	4b26      	ldr	r3, [pc, #152]	@ (80028c0 <init_math+0xa0>)
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
	IIR_LP.new.q = 0;
 800282c:	4b24      	ldr	r3, [pc, #144]	@ (80028c0 <init_math+0xa0>)
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	60da      	str	r2, [r3, #12]
	IIR_LP.old.d = 0;
 8002834:	4b22      	ldr	r3, [pc, #136]	@ (80028c0 <init_math+0xa0>)
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
	IIR_LP.old.q = 0;
 800283c:	4b20      	ldr	r3, [pc, #128]	@ (80028c0 <init_math+0xa0>)
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	605a      	str	r2, [r3, #4]

	IIR_LP_t.new.d = 0;
 8002844:	4b1f      	ldr	r3, [pc, #124]	@ (80028c4 <init_math+0xa4>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
	IIR_LP_t.new.q = 0;
 800284a:	4b1e      	ldr	r3, [pc, #120]	@ (80028c4 <init_math+0xa4>)
 800284c:	2200      	movs	r2, #0
 800284e:	60da      	str	r2, [r3, #12]
	IIR_LP_t.old.d = 0;
 8002850:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <init_math+0xa4>)
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
	IIR_LP_t.old.q = 0;
 8002856:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <init_math+0xa4>)
 8002858:	2200      	movs	r2, #0
 800285a:	605a      	str	r2, [r3, #4]

	IIR_vLP.new.alpha = 0;
 800285c:	4b1a      	ldr	r3, [pc, #104]	@ (80028c8 <init_math+0xa8>)
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
	IIR_vLP.new.beta = 0;
 8002864:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <init_math+0xa8>)
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	60da      	str	r2, [r3, #12]
	IIR_vLP.old.alpha = 0;
 800286c:	4b16      	ldr	r3, [pc, #88]	@ (80028c8 <init_math+0xa8>)
 800286e:	f04f 0200 	mov.w	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
	IIR_vLP.old.beta = 0;
 8002874:	4b14      	ldr	r3, [pc, #80]	@ (80028c8 <init_math+0xa8>)
 8002876:	f04f 0200 	mov.w	r2, #0
 800287a:	605a      	str	r2, [r3, #4]

	IIR_sLP.new.alpha = 0;
 800287c:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <init_math+0xac>)
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
	IIR_sLP.new.beta = 0;
 8002884:	4b11      	ldr	r3, [pc, #68]	@ (80028cc <init_math+0xac>)
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	60da      	str	r2, [r3, #12]
	IIR_sLP.old.alpha = 0;
 800288c:	4b0f      	ldr	r3, [pc, #60]	@ (80028cc <init_math+0xac>)
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
	IIR_sLP.old.beta = 0;
 8002894:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <init_math+0xac>)
 8002896:	f04f 0200 	mov.w	r2, #0
 800289a:	605a      	str	r2, [r3, #4]

	memory_iq = 0.0;
 800289c:	4b0c      	ldr	r3, [pc, #48]	@ (80028d0 <init_math+0xb0>)
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]

	IIR_LP_a_t = 0;
 80028a4:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <init_math+0xb4>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
	IIR_LP_speed_a = 112;
 80028aa:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <init_math+0xb8>)
 80028ac:	2270      	movs	r2, #112	@ 0x70
 80028ae:	601a      	str	r2, [r3, #0]
	IIR_LP_speed_a_f = 0.112f;
 80028b0:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <init_math+0xbc>)
 80028b2:	4a0b      	ldr	r2, [pc, #44]	@ (80028e0 <init_math+0xc0>)
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	2000012c 	.word	0x2000012c
 80028c4:	2000013c 	.word	0x2000013c
 80028c8:	2000014c 	.word	0x2000014c
 80028cc:	2000015c 	.word	0x2000015c
 80028d0:	2000016c 	.word	0x2000016c
 80028d4:	20000170 	.word	0x20000170
 80028d8:	20000174 	.word	0x20000174
 80028dc:	20000178 	.word	0x20000178
 80028e0:	3de56042 	.word	0x3de56042

080028e4 <getSineValue_360>:
27960, 28158, 28358, 28557, 28756, 28956, 29156, 29356, 29556, 29756,
29956, 30157, 30357, 30558, 30758, 30959, 31160, 31361, 31561, 31762,
31963, 32164, 32365, 32566};


float getSineValue_360(int16_t y) {
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	@ 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	80fb      	strh	r3, [r7, #6]

	uint16_t y_uint = (uint16_t)y;
 80028ee:	88fb      	ldrh	r3, [r7, #6]
 80028f0:	83fb      	strh	r3, [r7, #30]
	int32_t x_i = (y_uint * 1024) / UINT16_MAX_VALUE;
 80028f2:	8bfb      	ldrh	r3, [r7, #30]
 80028f4:	029b      	lsls	r3, r3, #10
 80028f6:	4a13      	ldr	r2, [pc, #76]	@ (8002944 <getSineValue_360+0x60>)
 80028f8:	fb82 1203 	smull	r1, r2, r2, r3
 80028fc:	441a      	add	r2, r3
 80028fe:	13d2      	asrs	r2, r2, #15
 8002900:	17db      	asrs	r3, r3, #31
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	61bb      	str	r3, [r7, #24]
	uint16_t index = (uint16_t)(x_i);
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	82fb      	strh	r3, [r7, #22]

	int sineValue = sineLookupTable[index];
 800290a:	8afb      	ldrh	r3, [r7, #22]
 800290c:	4a0e      	ldr	r2, [pc, #56]	@ (8002948 <getSineValue_360+0x64>)
 800290e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002912:	613b      	str	r3, [r7, #16]
	// Skaliere den Wert zurck auf den Bereich [-1, 1] // scale back to +-1
	float normalizedSineValue = (float)(sineValue - 32767) / 32767.0f;
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 800291a:	3b7f      	subs	r3, #127	@ 0x7f
 800291c:	ee07 3a90 	vmov	s15, r3
 8002920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002924:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800294c <getSineValue_360+0x68>
 8002928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800292c:	edc7 7a03 	vstr	s15, [r7, #12]

	return (normalizedSineValue);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	ee07 3a90 	vmov	s15, r3

}
 8002936:	eeb0 0a67 	vmov.f32	s0, s15
 800293a:	3724      	adds	r7, #36	@ 0x24
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	80008001 	.word	0x80008001
 8002948:	0800d38c 	.word	0x0800d38c
 800294c:	46fffe00 	.word	0x46fffe00

08002950 <getCosValue_360>:

float getCosValue_360(int16_t y) {
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	@ 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	80fb      	strh	r3, [r7, #6]

	uint16_t y_uint = (uint16_t)y;
 800295a:	88fb      	ldrh	r3, [r7, #6]
 800295c:	83fb      	strh	r3, [r7, #30]
	y_uint += (UINT16_MAX_VALUE/4); // shift 90 Degree to become sin
 800295e:	8bfb      	ldrh	r3, [r7, #30]
 8002960:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8002964:	333f      	adds	r3, #63	@ 0x3f
 8002966:	83fb      	strh	r3, [r7, #30]

	// here its the getSineValue_360() function
	int32_t x_i = (y_uint * 1024) / UINT16_MAX_VALUE;
 8002968:	8bfb      	ldrh	r3, [r7, #30]
 800296a:	029b      	lsls	r3, r3, #10
 800296c:	4a13      	ldr	r2, [pc, #76]	@ (80029bc <getCosValue_360+0x6c>)
 800296e:	fb82 1203 	smull	r1, r2, r2, r3
 8002972:	441a      	add	r2, r3
 8002974:	13d2      	asrs	r2, r2, #15
 8002976:	17db      	asrs	r3, r3, #31
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	61bb      	str	r3, [r7, #24]
		uint16_t index = (uint16_t)(x_i);
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	82fb      	strh	r3, [r7, #22]
		int cosineValue = sineLookupTable[index];
 8002980:	8afb      	ldrh	r3, [r7, #22]
 8002982:	4a0f      	ldr	r2, [pc, #60]	@ (80029c0 <getCosValue_360+0x70>)
 8002984:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002988:	613b      	str	r3, [r7, #16]
		// Skaliere den Wert zurck auf den Bereich [-1, 1]
		float normalizedCosineValue = (float)(cosineValue - 32767) / 32767.0f;
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8002990:	3b7f      	subs	r3, #127	@ 0x7f
 8002992:	ee07 3a90 	vmov	s15, r3
 8002996:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800299a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80029c4 <getCosValue_360+0x74>
 800299e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a2:	edc7 7a03 	vstr	s15, [r7, #12]

		return (normalizedCosineValue);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	ee07 3a90 	vmov	s15, r3
}
 80029ac:	eeb0 0a67 	vmov.f32	s0, s15
 80029b0:	3724      	adds	r7, #36	@ 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	80008001 	.word	0x80008001
 80029c0:	0800d38c 	.word	0x0800d38c
 80029c4:	46fffe00 	.word	0x46fffe00

080029c8 <IIR_LP_filter_dq>:

/*
 * IIR FILTER
 * Source: https://de.mathworks.com/help/mcb/ref/iirfilter.html
 */
dq_f IIR_LP_filter_dq(dq_f I){
 80029c8:	b5b0      	push	{r4, r5, r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	eeb0 7a40 	vmov.f32	s14, s0
 80029d2:	eef0 7a60 	vmov.f32	s15, s1
 80029d6:	ed87 7a02 	vstr	s14, [r7, #8]
 80029da:	edc7 7a03 	vstr	s15, [r7, #12]

	dq_f Output;

	IIR_LP.new.d = IIR_LP_CURRENT_A * I.d + (1 - IIR_LP_CURRENT_A) * IIR_LP.old.d;
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fd7d 	bl	80004e0 <__aeabi_f2d>
 80029e6:	a338      	add	r3, pc, #224	@ (adr r3, 8002ac8 <IIR_LP_filter_dq+0x100>)
 80029e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ec:	f7fd fdd0 	bl	8000590 <__aeabi_dmul>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4614      	mov	r4, r2
 80029f6:	461d      	mov	r5, r3
 80029f8:	4b35      	ldr	r3, [pc, #212]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fd fd6f 	bl	80004e0 <__aeabi_f2d>
 8002a02:	a32f      	add	r3, pc, #188	@ (adr r3, 8002ac0 <IIR_LP_filter_dq+0xf8>)
 8002a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a08:	f7fd fdc2 	bl	8000590 <__aeabi_dmul>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4620      	mov	r0, r4
 8002a12:	4629      	mov	r1, r5
 8002a14:	f7fd fc06 	bl	8000224 <__adddf3>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4610      	mov	r0, r2
 8002a1e:	4619      	mov	r1, r3
 8002a20:	f7fd ffc8 	bl	80009b4 <__aeabi_d2f>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4a2a      	ldr	r2, [pc, #168]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a28:	6093      	str	r3, [r2, #8]
	IIR_LP.old.d = IIR_LP.new.d;
 8002a2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	4a28      	ldr	r2, [pc, #160]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a30:	6013      	str	r3, [r2, #0]

	IIR_LP.new.q = IIR_LP_CURRENT_A * I.q + (1 - IIR_LP_CURRENT_A) * IIR_LP.old.q;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fd53 	bl	80004e0 <__aeabi_f2d>
 8002a3a:	a323      	add	r3, pc, #140	@ (adr r3, 8002ac8 <IIR_LP_filter_dq+0x100>)
 8002a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a40:	f7fd fda6 	bl	8000590 <__aeabi_dmul>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4614      	mov	r4, r2
 8002a4a:	461d      	mov	r5, r3
 8002a4c:	4b20      	ldr	r3, [pc, #128]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd fd45 	bl	80004e0 <__aeabi_f2d>
 8002a56:	a31a      	add	r3, pc, #104	@ (adr r3, 8002ac0 <IIR_LP_filter_dq+0xf8>)
 8002a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5c:	f7fd fd98 	bl	8000590 <__aeabi_dmul>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4620      	mov	r0, r4
 8002a66:	4629      	mov	r1, r5
 8002a68:	f7fd fbdc 	bl	8000224 <__adddf3>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4610      	mov	r0, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	f7fd ff9e 	bl	80009b4 <__aeabi_d2f>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4a15      	ldr	r2, [pc, #84]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a7c:	60d3      	str	r3, [r2, #12]
	IIR_LP.old.q = IIR_LP.new.q;
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a84:	6053      	str	r3, [r2, #4]

	Output.d = IIR_LP.new.d;
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	613b      	str	r3, [r7, #16]
	Output.q = IIR_LP.new.q;
 8002a8c:	4b10      	ldr	r3, [pc, #64]	@ (8002ad0 <IIR_LP_filter_dq+0x108>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	617b      	str	r3, [r7, #20]


	return (Output);
 8002a92:	f107 0318 	add.w	r3, r7, #24
 8002a96:	f107 0210 	add.w	r2, r7, #16
 8002a9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a9e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	ee07 2a10 	vmov	s14, r2
 8002aaa:	ee07 3a90 	vmov	s15, r3
}
 8002aae:	eeb0 0a47 	vmov.f32	s0, s14
 8002ab2:	eef0 0a67 	vmov.f32	s1, s15
 8002ab6:	3720      	adds	r7, #32
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bdb0      	pop	{r4, r5, r7, pc}
 8002abc:	f3af 8000 	nop.w
 8002ac0:	fa4bb49d 	.word	0xfa4bb49d
 8002ac4:	3fe333e0 	.word	0x3fe333e0
 8002ac8:	0b6896c6 	.word	0x0b6896c6
 8002acc:	3fd9983e 	.word	0x3fd9983e
 8002ad0:	2000012c 	.word	0x2000012c

08002ad4 <circle_limiter_maxVoltage>:
	IIR_LP_speed_mem_f = (float)Output;

	return (Output);
}

dq_f circle_limiter_maxVoltage(dq_f v_12){
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	@ 0x30
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	eeb0 7a40 	vmov.f32	s14, s0
 8002ade:	eef0 7a60 	vmov.f32	s15, s1
 8002ae2:	ed87 7a02 	vstr	s14, [r7, #8]
 8002ae6:	edc7 7a03 	vstr	s15, [r7, #12]

	dq_f Output, V;
	float v_ref;


	if(v_12.d > MAX_VOLTAGE){
 8002aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aee:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	dd01      	ble.n	8002b00 <circle_limiter_maxVoltage+0x2c>
		v_12.d = MAX_VOLTAGE;
 8002afc:	4b38      	ldr	r3, [pc, #224]	@ (8002be0 <circle_limiter_maxVoltage+0x10c>)
 8002afe:	60bb      	str	r3, [r7, #8]
	}
	if(v_12.d < -MAX_VOLTAGE){
 8002b00:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b04:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8002b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	d501      	bpl.n	8002b16 <circle_limiter_maxVoltage+0x42>
		v_12.d = -MAX_VOLTAGE;
 8002b12:	4b34      	ldr	r3, [pc, #208]	@ (8002be4 <circle_limiter_maxVoltage+0x110>)
 8002b14:	60bb      	str	r3, [r7, #8]
	}
	if(v_12.q > MAX_VOLTAGE){
 8002b16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b1a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b26:	dd01      	ble.n	8002b2c <circle_limiter_maxVoltage+0x58>
		v_12.q = MAX_VOLTAGE;
 8002b28:	4b2d      	ldr	r3, [pc, #180]	@ (8002be0 <circle_limiter_maxVoltage+0x10c>)
 8002b2a:	60fb      	str	r3, [r7, #12]
	}
	if(v_12.q < -MAX_VOLTAGE){
 8002b2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b30:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8002b34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3c:	d501      	bpl.n	8002b42 <circle_limiter_maxVoltage+0x6e>
		v_12.q = -MAX_VOLTAGE;
 8002b3e:	4b29      	ldr	r3, [pc, #164]	@ (8002be4 <circle_limiter_maxVoltage+0x110>)
 8002b40:	60fb      	str	r3, [r7, #12]
	}

	V.d = v_12.d / MAX_VOLTAGE;
 8002b42:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b46:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8002b4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b4e:	edc7 7a05 	vstr	s15, [r7, #20]
	V.q = v_12.q / MAX_VOLTAGE;
 8002b52:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b56:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8002b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b5e:	edc7 7a06 	vstr	s15, [r7, #24]

	v_ref = eucl_norm2_approx(V.d, V.q);
 8002b62:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b66:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b6a:	eef0 0a47 	vmov.f32	s1, s14
 8002b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b72:	f000 f839 	bl	8002be8 <eucl_norm2_approx>
 8002b76:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
//	float test = eucl_norm2_approx_int(V.d, V.q);

		// Limit Vector in circle
		if (v_ref > 1.0f){
 8002b7a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002b7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8a:	dd10      	ble.n	8002bae <circle_limiter_maxVoltage+0xda>
			Output.d = (v_12.d / v_ref);
 8002b8c:	edd7 6a02 	vldr	s13, [r7, #8]
 8002b90:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002b94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b98:	edc7 7a07 	vstr	s15, [r7, #28]
			Output.q = (v_12.q / v_ref);
 8002b9c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002ba0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ba8:	edc7 7a08 	vstr	s15, [r7, #32]
 8002bac:	e003      	b.n	8002bb6 <circle_limiter_maxVoltage+0xe2>
		}else{
			Output.d = v_12.d;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	61fb      	str	r3, [r7, #28]
			Output.q = v_12.q;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	623b      	str	r3, [r7, #32]
		}

	return (Output);
 8002bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bba:	f107 021c 	add.w	r2, r7, #28
 8002bbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bc2:	e883 0003 	stmia.w	r3, {r0, r1}
 8002bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bca:	ee07 2a10 	vmov	s14, r2
 8002bce:	ee07 3a90 	vmov	s15, r3

}
 8002bd2:	eeb0 0a47 	vmov.f32	s0, s14
 8002bd6:	eef0 0a67 	vmov.f32	s1, s15
 8002bda:	3730      	adds	r7, #48	@ 0x30
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	41400000 	.word	0x41400000
 8002be4:	c1400000 	.word	0xc1400000

08002be8 <eucl_norm2_approx>:
/*
 * Approximation of eucl_norm2
 * https://math.stackexchange.com/questions/3742642/a-simple-estimation-approximation-of-square-root
 */

float eucl_norm2_approx(float x, float y){
 8002be8:	b480      	push	{r7}
 8002bea:	b091      	sub	sp, #68	@ 0x44
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	ed87 0a01 	vstr	s0, [r7, #4]
 8002bf2:	edc7 0a00 	vstr	s1, [r7]

	float Output;
	float a,b,a_2,b_2,a_4,b_4,u_1, u_2, u_3,u,v_1, v_2,v;

	// sorting by size
	a = (x>y)? x:y;
 8002bf6:	ed97 7a01 	vldr	s14, [r7, #4]
 8002bfa:	edd7 7a00 	vldr	s15, [r7]
 8002bfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c06:	dd01      	ble.n	8002c0c <eucl_norm2_approx+0x24>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	e000      	b.n	8002c0e <eucl_norm2_approx+0x26>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	b = (x>y)? y:x;
 8002c10:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c14:	edd7 7a00 	vldr	s15, [r7]
 8002c18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	dd01      	ble.n	8002c26 <eucl_norm2_approx+0x3e>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	e000      	b.n	8002c28 <eucl_norm2_approx+0x40>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	63bb      	str	r3, [r7, #56]	@ 0x38


	a_2 = a * a;
 8002c2a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c32:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	b_2 = b * b;
 8002c36:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002c3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c3e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	a_4 = a_2 * a_2;
 8002c42:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002c46:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c4a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	b_4 = b_2 * b_2;
 8002c4e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002c52:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c56:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	u_1 = 5*b_4;
 8002c5a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002c5e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c66:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	u_2 = (20 * a_2 * b_2);
 8002c6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002c6e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c76:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7e:	edc7 7a08 	vstr	s15, [r7, #32]
	u_3 = 16 * a_4;
 8002c82:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c86:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c8e:	edc7 7a07 	vstr	s15, [r7, #28]
	u = a * (u_1 + u_2 + u_3);
 8002c92:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002c96:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ca2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cae:	edc7 7a06 	vstr	s15, [r7, #24]

	v_1 = (12 * a_2 *b_2);
 8002cb2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002cb6:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002cba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cbe:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc6:	edc7 7a05 	vstr	s15, [r7, #20]
	v_2 = 16 * a_4;
 8002cca:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002cce:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002cd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cd6:	edc7 7a04 	vstr	s15, [r7, #16]
	v = b_4 + v_1 + v_2;
 8002cda:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002cde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce6:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cee:	edc7 7a03 	vstr	s15, [r7, #12]

	Output = u/v;
 8002cf2:	edd7 6a06 	vldr	s13, [r7, #24]
 8002cf6:	ed97 7a03 	vldr	s14, [r7, #12]
 8002cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cfe:	edc7 7a02 	vstr	s15, [r7, #8]

	return Output;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	ee07 3a90 	vmov	s15, r3
}
 8002d08:	eeb0 0a67 	vmov.f32	s0, s15
 8002d0c:	3744      	adds	r7, #68	@ 0x44
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
	...

08002d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d1e:	f002 fb28 	bl	8005372 <HAL_Init>
//  __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_EOSMP);
//  __HAL_ADC_ENABLE_IT(&hadc2, ADC_IT_EOSMP);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d22:	f000 f8c1 	bl	8002ea8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d26:	f000 fdd3 	bl	80038d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d2a:	f000 fd8b 	bl	8003844 <MX_DMA_Init>
  MX_ADC1_Init();
 8002d2e:	f000 f905 	bl	8002f3c <MX_ADC1_Init>
  MX_ADC2_Init();
 8002d32:	f000 f987 	bl	8003044 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8002d36:	f000 fb0d 	bl	8003354 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8002d3a:	f000 fb39 	bl	80033b0 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8002d3e:	f000 fb65 	bl	800340c <MX_OPAMP3_Init>
  MX_TIM1_Init();
 8002d42:	f000 fb91 	bl	8003468 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002d46:	f000 fd31 	bl	80037ac <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8002d4a:	f000 fcd9 	bl	8003700 <MX_TIM4_Init>
  MX_COMP1_Init();
 8002d4e:	f000 fa11 	bl	8003174 <MX_COMP1_Init>
  MX_DAC3_Init();
 8002d52:	f000 fac5 	bl	80032e0 <MX_DAC3_Init>
  MX_DAC1_Init();
 8002d56:	f000 fa7f 	bl	8003258 <MX_DAC1_Init>
  MX_COMP2_Init();
 8002d5a:	f000 fa31 	bl	80031c0 <MX_COMP2_Init>
  MX_COMP4_Init();
 8002d5e:	f000 fa55 	bl	800320c <MX_COMP4_Init>
  MX_TIM2_Init();
 8002d62:	f000 fc59 	bl	8003618 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // first, lets wait. Be respectful, let others take the lead (depends on the motor number)
  uint16_t wait = 1500 * (MOTOR_NUMBER - 1);
 8002d66:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002d6a:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(wait);
 8002d6c:	88fb      	ldrh	r3, [r7, #6]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f002 fb70 	bl	8005454 <HAL_Delay>

//  Calibrate ADC for better accuracy
  HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 8002d74:	217f      	movs	r1, #127	@ 0x7f
 8002d76:	4842      	ldr	r0, [pc, #264]	@ (8002e80 <main+0x168>)
 8002d78:	f004 f972 	bl	8007060 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002d7c:	217f      	movs	r1, #127	@ 0x7f
 8002d7e:	4841      	ldr	r0, [pc, #260]	@ (8002e84 <main+0x16c>)
 8002d80:	f004 f96e 	bl	8007060 <HAL_ADCEx_Calibration_Start>


//  Start ADC1 & ADC2 in Injected Mode (= Triggerd by external sources (TIM1))
  if (HAL_ADCEx_InjectedStart_IT(&hadc1) != HAL_OK) {
 8002d84:	483e      	ldr	r0, [pc, #248]	@ (8002e80 <main+0x168>)
 8002d86:	f004 f9cd 	bl	8007124 <HAL_ADCEx_InjectedStart_IT>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <main+0x7c>
      Error_Handler();
 8002d90:	f000 fe0e 	bl	80039b0 <Error_Handler>
  }
  if (HAL_ADCEx_InjectedStart_IT(&hadc2) != HAL_OK) {
 8002d94:	483b      	ldr	r0, [pc, #236]	@ (8002e84 <main+0x16c>)
 8002d96:	f004 f9c5 	bl	8007124 <HAL_ADCEx_InjectedStart_IT>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <main+0x8c>
      Error_Handler();
 8002da0:	f000 fe06 	bl	80039b0 <Error_Handler>
  }

// Start DAC for OC protection
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8002da4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002da8:	2200      	movs	r2, #0
 8002daa:	2100      	movs	r1, #0
 8002dac:	4836      	ldr	r0, [pc, #216]	@ (8002e88 <main+0x170>)
 8002dae:	f005 fc61 	bl	8008674 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 2000);
 8002db2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002db6:	2200      	movs	r2, #0
 8002db8:	2110      	movs	r1, #16
 8002dba:	4833      	ldr	r0, [pc, #204]	@ (8002e88 <main+0x170>)
 8002dbc:	f005 fc5a 	bl	8008674 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8002dc0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4830      	ldr	r0, [pc, #192]	@ (8002e8c <main+0x174>)
 8002dca:	f005 fc53 	bl	8008674 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002dce:	2100      	movs	r1, #0
 8002dd0:	482d      	ldr	r0, [pc, #180]	@ (8002e88 <main+0x170>)
 8002dd2:	f005 fb8d 	bl	80084f0 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002dd6:	2110      	movs	r1, #16
 8002dd8:	482b      	ldr	r0, [pc, #172]	@ (8002e88 <main+0x170>)
 8002dda:	f005 fb89 	bl	80084f0 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 8002dde:	2100      	movs	r1, #0
 8002de0:	482a      	ldr	r0, [pc, #168]	@ (8002e8c <main+0x174>)
 8002de2:	f005 fb85 	bl	80084f0 <HAL_DAC_Start>


//  Start TIM2 (not important) [delete]
  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8002de6:	482a      	ldr	r0, [pc, #168]	@ (8002e90 <main+0x178>)
 8002de8:	f007 fb9c 	bl	800a524 <HAL_TIM_Base_Start>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <main+0xde>
  {
    /* Starting Error */
    Error_Handler();
 8002df2:	f000 fddd 	bl	80039b0 <Error_Handler>
  }

//  Start TIM1
  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8002df6:	4827      	ldr	r0, [pc, #156]	@ (8002e94 <main+0x17c>)
 8002df8:	f007 fbf6 	bl	800a5e8 <HAL_TIM_Base_Start_IT>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <main+0xee>
  {
    /* Starting Error */
    Error_Handler();
 8002e02:	f000 fdd5 	bl	80039b0 <Error_Handler>
  }
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002e06:	2100      	movs	r1, #0
 8002e08:	4822      	ldr	r0, [pc, #136]	@ (8002e94 <main+0x17c>)
 8002e0a:	f007 fdb9 	bl	800a980 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002e0e:	2104      	movs	r1, #4
 8002e10:	4820      	ldr	r0, [pc, #128]	@ (8002e94 <main+0x17c>)
 8002e12:	f007 fdb5 	bl	800a980 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002e16:	2108      	movs	r1, #8
 8002e18:	481e      	ldr	r0, [pc, #120]	@ (8002e94 <main+0x17c>)
 8002e1a:	f007 fdb1 	bl	800a980 <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002e1e:	2100      	movs	r1, #0
 8002e20:	481c      	ldr	r0, [pc, #112]	@ (8002e94 <main+0x17c>)
 8002e22:	f008 ffc5 	bl	800bdb0 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002e26:	2104      	movs	r1, #4
 8002e28:	481a      	ldr	r0, [pc, #104]	@ (8002e94 <main+0x17c>)
 8002e2a:	f008 ffc1 	bl	800bdb0 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002e2e:	2108      	movs	r1, #8
 8002e30:	4818      	ldr	r0, [pc, #96]	@ (8002e94 <main+0x17c>)
 8002e32:	f008 ffbd 	bl	800bdb0 <HAL_TIMEx_PWMN_Start>


// Start Encoder
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002e36:	213c      	movs	r1, #60	@ 0x3c
 8002e38:	4817      	ldr	r0, [pc, #92]	@ (8002e98 <main+0x180>)
 8002e3a:	f007 ff47 	bl	800accc <HAL_TIM_Encoder_Start>

// Init Output compare Mode in Timer1 Channel 4 -> Trigger ADC1 & ADC2
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8002e3e:	210c      	movs	r1, #12
 8002e40:	4814      	ldr	r0, [pc, #80]	@ (8002e94 <main+0x17c>)
 8002e42:	f007 fc3b 	bl	800a6bc <HAL_TIM_OC_Start>


//  Start OAMP
  if (HAL_OPAMP_Start(&hopamp1) != HAL_OK) {
 8002e46:	4815      	ldr	r0, [pc, #84]	@ (8002e9c <main+0x184>)
 8002e48:	f006 fb10 	bl	800946c <HAL_OPAMP_Start>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <main+0x13e>
      Error_Handler();
 8002e52:	f000 fdad 	bl	80039b0 <Error_Handler>
  }
  if (HAL_OPAMP_Start(&hopamp2) != HAL_OK) {
 8002e56:	4812      	ldr	r0, [pc, #72]	@ (8002ea0 <main+0x188>)
 8002e58:	f006 fb08 	bl	800946c <HAL_OPAMP_Start>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <main+0x14e>
      Error_Handler();
 8002e62:	f000 fda5 	bl	80039b0 <Error_Handler>
  }
  if (HAL_OPAMP_Start(&hopamp3) != HAL_OK) {
 8002e66:	480f      	ldr	r0, [pc, #60]	@ (8002ea4 <main+0x18c>)
 8002e68:	f006 fb00 	bl	800946c <HAL_OPAMP_Start>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <main+0x15e>
      Error_Handler();
 8002e72:	f000 fd9d 	bl	80039b0 <Error_Handler>
  }

//########### Initialization #############
  init_task();
 8002e76:	f001 fe47 	bl	8004b08 <init_task>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e7a:	bf00      	nop
 8002e7c:	e7fd      	b.n	8002e7a <main+0x162>
 8002e7e:	bf00      	nop
 8002e80:	2000017c 	.word	0x2000017c
 8002e84:	200001e8 	.word	0x200001e8
 8002e88:	20000320 	.word	0x20000320
 8002e8c:	20000334 	.word	0x20000334
 8002e90:	20000448 	.word	0x20000448
 8002e94:	200003fc 	.word	0x200003fc
 8002e98:	20000494 	.word	0x20000494
 8002e9c:	20000348 	.word	0x20000348
 8002ea0:	20000384 	.word	0x20000384
 8002ea4:	200003c0 	.word	0x200003c0

08002ea8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b094      	sub	sp, #80	@ 0x50
 8002eac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eae:	f107 0318 	add.w	r3, r7, #24
 8002eb2:	2238      	movs	r2, #56	@ 0x38
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f00a fa30 	bl	800d31c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ebc:	1d3b      	adds	r3, r7, #4
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	605a      	str	r2, [r3, #4]
 8002ec4:	609a      	str	r2, [r3, #8]
 8002ec6:	60da      	str	r2, [r3, #12]
 8002ec8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f006 fb00 	bl	80094d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ed4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ed8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eda:	2302      	movs	r3, #2
 8002edc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002ee6:	2355      	movs	r3, #85	@ 0x55
 8002ee8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002eea:	2302      	movs	r3, #2
 8002eec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002eee:	2302      	movs	r3, #2
 8002ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ef6:	f107 0318 	add.w	r3, r7, #24
 8002efa:	4618      	mov	r0, r3
 8002efc:	f006 fb9c 	bl	8009638 <HAL_RCC_OscConfig>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002f06:	f000 fd53 	bl	80039b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f0a:	230f      	movs	r3, #15
 8002f0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f12:	2300      	movs	r3, #0
 8002f14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	2104      	movs	r1, #4
 8002f22:	4618      	mov	r0, r3
 8002f24:	f006 fe9a 	bl	8009c5c <HAL_RCC_ClockConfig>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002f2e:	f000 fd3f 	bl	80039b0 <Error_Handler>
  }
}
 8002f32:	bf00      	nop
 8002f34:	3750      	adds	r7, #80	@ 0x50
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b092      	sub	sp, #72	@ 0x48
 8002f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002f42:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f46:	2200      	movs	r2, #0
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002f4e:	463b      	mov	r3, r7
 8002f50:	223c      	movs	r2, #60	@ 0x3c
 8002f52:	2100      	movs	r1, #0
 8002f54:	4618      	mov	r0, r3
 8002f56:	f00a f9e1 	bl	800d31c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002f5a:	4b38      	ldr	r3, [pc, #224]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f5c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002f60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f62:	4b36      	ldr	r3, [pc, #216]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f64:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002f68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f6a:	4b34      	ldr	r3, [pc, #208]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f70:	4b32      	ldr	r3, [pc, #200]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002f76:	4b31      	ldr	r3, [pc, #196]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f82:	4b2e      	ldr	r3, [pc, #184]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f84:	2204      	movs	r2, #4
 8002f86:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f88:	4b2c      	ldr	r3, [pc, #176]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002f94:	4b29      	ldr	r3, [pc, #164]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f9a:	4b28      	ldr	r3, [pc, #160]	@ (800303c <MX_ADC1_Init+0x100>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fa2:	4b26      	ldr	r3, [pc, #152]	@ (800303c <MX_ADC1_Init+0x100>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002faa:	4b24      	ldr	r3, [pc, #144]	@ (800303c <MX_ADC1_Init+0x100>)
 8002fac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fb0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002fb2:	4b22      	ldr	r3, [pc, #136]	@ (800303c <MX_ADC1_Init+0x100>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fba:	4820      	ldr	r0, [pc, #128]	@ (800303c <MX_ADC1_Init+0x100>)
 8002fbc:	f002 fcd2 	bl	8005964 <HAL_ADC_Init>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002fc6:	f000 fcf3 	bl	80039b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002fce:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4819      	ldr	r0, [pc, #100]	@ (800303c <MX_ADC1_Init+0x100>)
 8002fd6:	f004 fed5 	bl	8007d84 <HAL_ADCEx_MultiModeConfigChannel>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8002fe0:	f000 fce6 	bl	80039b0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8002fe4:	4b16      	ldr	r3, [pc, #88]	@ (8003040 <MX_ADC1_Init+0x104>)
 8002fe6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002fe8:	2309      	movs	r3, #9
 8002fea:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8002fec:	2302      	movs	r3, #2
 8002fee:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002ff0:	237f      	movs	r3, #127	@ 0x7f
 8002ff2:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003000:	2300      	movs	r3, #0
 8003002:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8003006:	2300      	movs	r3, #0
 8003008:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800300c:	2300      	movs	r3, #0
 800300e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8003012:	2384      	movs	r3, #132	@ 0x84
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8003016:	2380      	movs	r3, #128	@ 0x80
 8003018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800301a:	2300      	movs	r3, #0
 800301c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003020:	463b      	mov	r3, r7
 8003022:	4619      	mov	r1, r3
 8003024:	4805      	ldr	r0, [pc, #20]	@ (800303c <MX_ADC1_Init+0x100>)
 8003026:	f004 f9cd 	bl	80073c4 <HAL_ADCEx_InjectedConfigChannel>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8003030:	f000 fcbe 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003034:	bf00      	nop
 8003036:	3748      	adds	r7, #72	@ 0x48
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	2000017c 	.word	0x2000017c
 8003040:	0c900008 	.word	0x0c900008

08003044 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b098      	sub	sp, #96	@ 0x60
 8003048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800304a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800304e:	2220      	movs	r2, #32
 8003050:	2100      	movs	r1, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f00a f962 	bl	800d31c <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8003058:	1d3b      	adds	r3, r7, #4
 800305a:	223c      	movs	r2, #60	@ 0x3c
 800305c:	2100      	movs	r1, #0
 800305e:	4618      	mov	r0, r3
 8003060:	f00a f95c 	bl	800d31c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003064:	4b3f      	ldr	r3, [pc, #252]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003066:	4a40      	ldr	r2, [pc, #256]	@ (8003168 <MX_ADC2_Init+0x124>)
 8003068:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800306a:	4b3e      	ldr	r3, [pc, #248]	@ (8003164 <MX_ADC2_Init+0x120>)
 800306c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003070:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003072:	4b3c      	ldr	r3, [pc, #240]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003074:	2200      	movs	r2, #0
 8003076:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003078:	4b3a      	ldr	r3, [pc, #232]	@ (8003164 <MX_ADC2_Init+0x120>)
 800307a:	2200      	movs	r2, #0
 800307c:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800307e:	4b39      	ldr	r3, [pc, #228]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003080:	2200      	movs	r2, #0
 8003082:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003084:	4b37      	ldr	r3, [pc, #220]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003086:	2200      	movs	r2, #0
 8003088:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800308a:	4b36      	ldr	r3, [pc, #216]	@ (8003164 <MX_ADC2_Init+0x120>)
 800308c:	2204      	movs	r2, #4
 800308e:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8003090:	4b34      	ldr	r3, [pc, #208]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003092:	2200      	movs	r2, #0
 8003094:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003096:	4b33      	ldr	r3, [pc, #204]	@ (8003164 <MX_ADC2_Init+0x120>)
 8003098:	2200      	movs	r2, #0
 800309a:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800309c:	4b31      	ldr	r3, [pc, #196]	@ (8003164 <MX_ADC2_Init+0x120>)
 800309e:	2201      	movs	r2, #1
 80030a0:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80030a2:	4b30      	ldr	r3, [pc, #192]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80030aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80030b0:	4b2c      	ldr	r3, [pc, #176]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80030b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80030be:	4b29      	ldr	r3, [pc, #164]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80030c4:	4b27      	ldr	r3, [pc, #156]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80030cc:	4825      	ldr	r0, [pc, #148]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030ce:	f002 fc49 	bl	8005964 <HAL_ADC_Init>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 80030d8:	f000 fc6a 	bl	80039b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80030dc:	4b23      	ldr	r3, [pc, #140]	@ (800316c <MX_ADC2_Init+0x128>)
 80030de:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80030e0:	2306      	movs	r3, #6
 80030e2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80030e4:	2304      	movs	r3, #4
 80030e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80030e8:	237f      	movs	r3, #127	@ 0x7f
 80030ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80030ec:	2304      	movs	r3, #4
 80030ee:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfig.Offset = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80030f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80030f8:	4619      	mov	r1, r3
 80030fa:	481a      	ldr	r0, [pc, #104]	@ (8003164 <MX_ADC2_Init+0x120>)
 80030fc:	f003 f8a2 	bl	8006244 <HAL_ADC_ConfigChannel>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8003106:	f000 fc53 	bl	80039b0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800310a:	4b19      	ldr	r3, [pc, #100]	@ (8003170 <MX_ADC2_Init+0x12c>)
 800310c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800310e:	2309      	movs	r3, #9
 8003110:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8003112:	2302      	movs	r3, #2
 8003114:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8003116:	237f      	movs	r3, #127	@ 0x7f
 8003118:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800311a:	2304      	movs	r3, #4
 800311c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8003122:	2301      	movs	r3, #1
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003126:	2300      	movs	r3, #0
 8003128:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 800312c:	2300      	movs	r3, #0
 800312e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8003132:	2300      	movs	r3, #0
 8003134:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8003138:	2384      	movs	r3, #132	@ 0x84
 800313a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800313c:	2380      	movs	r3, #128	@ 0x80
 800313e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8003140:	2300      	movs	r3, #0
 8003142:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8003146:	1d3b      	adds	r3, r7, #4
 8003148:	4619      	mov	r1, r3
 800314a:	4806      	ldr	r0, [pc, #24]	@ (8003164 <MX_ADC2_Init+0x120>)
 800314c:	f004 f93a 	bl	80073c4 <HAL_ADCEx_InjectedConfigChannel>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 8003156:	f000 fc2b 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800315a:	bf00      	nop
 800315c:	3760      	adds	r7, #96	@ 0x60
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	200001e8 	.word	0x200001e8
 8003168:	50000100 	.word	0x50000100
 800316c:	04300002 	.word	0x04300002
 8003170:	0c900008 	.word	0x0c900008

08003174 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8003178:	4b0f      	ldr	r3, [pc, #60]	@ (80031b8 <MX_COMP1_Init+0x44>)
 800317a:	4a10      	ldr	r2, [pc, #64]	@ (80031bc <MX_COMP1_Init+0x48>)
 800317c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800317e:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <MX_COMP1_Init+0x44>)
 8003180:	2200      	movs	r2, #0
 8003182:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8003184:	4b0c      	ldr	r3, [pc, #48]	@ (80031b8 <MX_COMP1_Init+0x44>)
 8003186:	2250      	movs	r2, #80	@ 0x50
 8003188:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800318a:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <MX_COMP1_Init+0x44>)
 800318c:	2200      	movs	r2, #0
 800318e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003190:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <MX_COMP1_Init+0x44>)
 8003192:	2200      	movs	r2, #0
 8003194:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <MX_COMP1_Init+0x44>)
 8003198:	2200      	movs	r2, #0
 800319a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 800319c:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <MX_COMP1_Init+0x44>)
 800319e:	2211      	movs	r2, #17
 80031a0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80031a2:	4805      	ldr	r0, [pc, #20]	@ (80031b8 <MX_COMP1_Init+0x44>)
 80031a4:	f004 ff50 	bl	8008048 <HAL_COMP_Init>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80031ae:	f000 fbff 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200002b4 	.word	0x200002b4
 80031bc:	40010200 	.word	0x40010200

080031c0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80031c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031c6:	4a10      	ldr	r2, [pc, #64]	@ (8003208 <MX_COMP2_Init+0x48>)
 80031c8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80031ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031d2:	2250      	movs	r2, #80	@ 0x50
 80031d4:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80031d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031de:	2200      	movs	r2, #0
 80031e0:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80031e2:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80031e8:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031ea:	2211      	movs	r2, #17
 80031ec:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80031ee:	4805      	ldr	r0, [pc, #20]	@ (8003204 <MX_COMP2_Init+0x44>)
 80031f0:	f004 ff2a 	bl	8008048 <HAL_COMP_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 80031fa:	f000 fbd9 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	200002d8 	.word	0x200002d8
 8003208:	40010204 	.word	0x40010204

0800320c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8003210:	4b0f      	ldr	r3, [pc, #60]	@ (8003250 <MX_COMP4_Init+0x44>)
 8003212:	4a10      	ldr	r2, [pc, #64]	@ (8003254 <MX_COMP4_Init+0x48>)
 8003214:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003216:	4b0e      	ldr	r3, [pc, #56]	@ (8003250 <MX_COMP4_Init+0x44>)
 8003218:	2200      	movs	r2, #0
 800321a:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800321c:	4b0c      	ldr	r3, [pc, #48]	@ (8003250 <MX_COMP4_Init+0x44>)
 800321e:	2250      	movs	r2, #80	@ 0x50
 8003220:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003222:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <MX_COMP4_Init+0x44>)
 8003224:	2200      	movs	r2, #0
 8003226:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003228:	4b09      	ldr	r3, [pc, #36]	@ (8003250 <MX_COMP4_Init+0x44>)
 800322a:	2200      	movs	r2, #0
 800322c:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800322e:	4b08      	ldr	r3, [pc, #32]	@ (8003250 <MX_COMP4_Init+0x44>)
 8003230:	2200      	movs	r2, #0
 8003232:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8003234:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <MX_COMP4_Init+0x44>)
 8003236:	2211      	movs	r2, #17
 8003238:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800323a:	4805      	ldr	r0, [pc, #20]	@ (8003250 <MX_COMP4_Init+0x44>)
 800323c:	f004 ff04 	bl	8008048 <HAL_COMP_Init>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8003246:	f000 fbb3 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200002fc 	.word	0x200002fc
 8003254:	4001020c 	.word	0x4001020c

08003258 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08c      	sub	sp, #48	@ 0x30
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800325e:	463b      	mov	r3, r7
 8003260:	2230      	movs	r2, #48	@ 0x30
 8003262:	2100      	movs	r1, #0
 8003264:	4618      	mov	r0, r3
 8003266:	f00a f859 	bl	800d31c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800326a:	4b1b      	ldr	r3, [pc, #108]	@ (80032d8 <MX_DAC1_Init+0x80>)
 800326c:	4a1b      	ldr	r2, [pc, #108]	@ (80032dc <MX_DAC1_Init+0x84>)
 800326e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003270:	4819      	ldr	r0, [pc, #100]	@ (80032d8 <MX_DAC1_Init+0x80>)
 8003272:	f005 f91a 	bl	80084aa <HAL_DAC_Init>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800327c:	f000 fb98 	bl	80039b0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003280:	2302      	movs	r3, #2
 8003282:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003284:	2300      	movs	r3, #0
 8003286:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003288:	2300      	movs	r3, #0
 800328a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800328c:	2300      	movs	r3, #0
 800328e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003290:	2300      	movs	r3, #0
 8003292:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8003298:	2302      	movs	r3, #2
 800329a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800329c:	2302      	movs	r3, #2
 800329e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80032a4:	463b      	mov	r3, r7
 80032a6:	2200      	movs	r2, #0
 80032a8:	4619      	mov	r1, r3
 80032aa:	480b      	ldr	r0, [pc, #44]	@ (80032d8 <MX_DAC1_Init+0x80>)
 80032ac:	f005 fa1a 	bl	80086e4 <HAL_DAC_ConfigChannel>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80032b6:	f000 fb7b 	bl	80039b0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80032ba:	463b      	mov	r3, r7
 80032bc:	2210      	movs	r2, #16
 80032be:	4619      	mov	r1, r3
 80032c0:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <MX_DAC1_Init+0x80>)
 80032c2:	f005 fa0f 	bl	80086e4 <HAL_DAC_ConfigChannel>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80032cc:	f000 fb70 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80032d0:	bf00      	nop
 80032d2:	3730      	adds	r7, #48	@ 0x30
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000320 	.word	0x20000320
 80032dc:	50000800 	.word	0x50000800

080032e0 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08c      	sub	sp, #48	@ 0x30
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80032e6:	463b      	mov	r3, r7
 80032e8:	2230      	movs	r2, #48	@ 0x30
 80032ea:	2100      	movs	r1, #0
 80032ec:	4618      	mov	r0, r3
 80032ee:	f00a f815 	bl	800d31c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80032f2:	4b16      	ldr	r3, [pc, #88]	@ (800334c <MX_DAC3_Init+0x6c>)
 80032f4:	4a16      	ldr	r2, [pc, #88]	@ (8003350 <MX_DAC3_Init+0x70>)
 80032f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80032f8:	4814      	ldr	r0, [pc, #80]	@ (800334c <MX_DAC3_Init+0x6c>)
 80032fa:	f005 f8d6 	bl	80084aa <HAL_DAC_Init>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8003304:	f000 fb54 	bl	80039b0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003308:	2302      	movs	r3, #2
 800330a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800330c:	2300      	movs	r3, #0
 800330e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003310:	2300      	movs	r3, #0
 8003312:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003314:	2300      	movs	r3, #0
 8003316:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800331c:	2300      	movs	r3, #0
 800331e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8003320:	2302      	movs	r3, #2
 8003322:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8003324:	2302      	movs	r3, #2
 8003326:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003328:	2300      	movs	r3, #0
 800332a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800332c:	463b      	mov	r3, r7
 800332e:	2200      	movs	r2, #0
 8003330:	4619      	mov	r1, r3
 8003332:	4806      	ldr	r0, [pc, #24]	@ (800334c <MX_DAC3_Init+0x6c>)
 8003334:	f005 f9d6 	bl	80086e4 <HAL_DAC_ConfigChannel>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800333e:	f000 fb37 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8003342:	bf00      	nop
 8003344:	3730      	adds	r7, #48	@ 0x30
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000334 	.word	0x20000334
 8003350:	50001000 	.word	0x50001000

08003354 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8003358:	4b13      	ldr	r3, [pc, #76]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 800335a:	4a14      	ldr	r2, [pc, #80]	@ (80033ac <MX_OPAMP1_Init+0x58>)
 800335c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800335e:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003360:	2200      	movs	r2, #0
 8003362:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8003364:	4b10      	ldr	r3, [pc, #64]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003366:	2240      	movs	r2, #64	@ 0x40
 8003368:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800336a:	4b0f      	ldr	r3, [pc, #60]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 800336c:	2200      	movs	r2, #0
 800336e:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8003370:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003372:	2200      	movs	r2, #0
 8003374:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003376:	4b0c      	ldr	r3, [pc, #48]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003378:	2200      	movs	r2, #0
 800337a:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800337c:	4b0a      	ldr	r3, [pc, #40]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 800337e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003382:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003384:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003386:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800338a:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 800338e:	2200      	movs	r2, #0
 8003390:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8003392:	4805      	ldr	r0, [pc, #20]	@ (80033a8 <MX_OPAMP1_Init+0x54>)
 8003394:	f005 ff9a 	bl	80092cc <HAL_OPAMP_Init>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 800339e:	f000 fb07 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000348 	.word	0x20000348
 80033ac:	40010300 	.word	0x40010300

080033b0 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80033b4:	4b13      	ldr	r3, [pc, #76]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033b6:	4a14      	ldr	r2, [pc, #80]	@ (8003408 <MX_OPAMP2_Init+0x58>)
 80033b8:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80033ba:	4b12      	ldr	r3, [pc, #72]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033bc:	2200      	movs	r2, #0
 80033be:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80033c0:	4b10      	ldr	r3, [pc, #64]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033c2:	2240      	movs	r2, #64	@ 0x40
 80033c4:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80033c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 80033cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80033d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80033d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033de:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80033e0:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033e2:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80033e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80033e8:	4b06      	ldr	r3, [pc, #24]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80033ee:	4805      	ldr	r0, [pc, #20]	@ (8003404 <MX_OPAMP2_Init+0x54>)
 80033f0:	f005 ff6c 	bl	80092cc <HAL_OPAMP_Init>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 80033fa:	f000 fad9 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000384 	.word	0x20000384
 8003408:	40010304 	.word	0x40010304

0800340c <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8003410:	4b13      	ldr	r3, [pc, #76]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003412:	4a14      	ldr	r2, [pc, #80]	@ (8003464 <MX_OPAMP3_Init+0x58>)
 8003414:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8003416:	4b12      	ldr	r3, [pc, #72]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003418:	2200      	movs	r2, #0
 800341a:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800341c:	4b10      	ldr	r3, [pc, #64]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 800341e:	2240      	movs	r2, #64	@ 0x40
 8003420:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003422:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003424:	2200      	movs	r2, #0
 8003426:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8003428:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 800342a:	2201      	movs	r2, #1
 800342c:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800342e:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003430:	2200      	movs	r2, #0
 8003432:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003434:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003436:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800343a:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 800343c:	4b08      	ldr	r3, [pc, #32]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 800343e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003442:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003444:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 8003446:	2200      	movs	r2, #0
 8003448:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800344a:	4805      	ldr	r0, [pc, #20]	@ (8003460 <MX_OPAMP3_Init+0x54>)
 800344c:	f005 ff3e 	bl	80092cc <HAL_OPAMP_Init>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8003456:	f000 faab 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	200003c0 	.word	0x200003c0
 8003464:	40010308 	.word	0x40010308

08003468 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b09c      	sub	sp, #112	@ 0x70
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800346e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	605a      	str	r2, [r3, #4]
 8003478:	609a      	str	r2, [r3, #8]
 800347a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800347c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003488:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	611a      	str	r2, [r3, #16]
 8003498:	615a      	str	r2, [r3, #20]
 800349a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800349c:	1d3b      	adds	r3, r7, #4
 800349e:	2234      	movs	r2, #52	@ 0x34
 80034a0:	2100      	movs	r1, #0
 80034a2:	4618      	mov	r0, r3
 80034a4:	f009 ff3a 	bl	800d31c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80034a8:	4b59      	ldr	r3, [pc, #356]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034aa:	4a5a      	ldr	r2, [pc, #360]	@ (8003614 <MX_TIM1_Init+0x1ac>)
 80034ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80034ae:	4b58      	ldr	r3, [pc, #352]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80034b4:	4b56      	ldr	r3, [pc, #344]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034b6:	2220      	movs	r2, #32
 80034b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5666;
 80034ba:	4b55      	ldr	r3, [pc, #340]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034bc:	f241 6222 	movw	r2, #5666	@ 0x1622
 80034c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034c2:	4b53      	ldr	r3, [pc, #332]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80034c8:	4b51      	ldr	r3, [pc, #324]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80034ce:	4b50      	ldr	r3, [pc, #320]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034d0:	2280      	movs	r2, #128	@ 0x80
 80034d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80034d4:	484e      	ldr	r0, [pc, #312]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034d6:	f006 ffcd 	bl	800a474 <HAL_TIM_Base_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80034e0:	f000 fa66 	bl	80039b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034e8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80034ea:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80034ee:	4619      	mov	r1, r3
 80034f0:	4847      	ldr	r0, [pc, #284]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80034f2:	f007 fedd 	bl	800b2b0 <HAL_TIM_ConfigClockSource>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80034fc:	f000 fa58 	bl	80039b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003500:	4843      	ldr	r0, [pc, #268]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 8003502:	f007 f9db 	bl	800a8bc <HAL_TIM_PWM_Init>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800350c:	f000 fa50 	bl	80039b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8003510:	2330      	movs	r3, #48	@ 0x30
 8003512:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003514:	2300      	movs	r3, #0
 8003516:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003518:	2300      	movs	r3, #0
 800351a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800351c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003520:	4619      	mov	r1, r3
 8003522:	483b      	ldr	r0, [pc, #236]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 8003524:	f008 fcf8 	bl	800bf18 <HAL_TIMEx_MasterConfigSynchronization>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800352e:	f000 fa3f 	bl	80039b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003532:	2360      	movs	r3, #96	@ 0x60
 8003534:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2125;
 8003536:	f640 034d 	movw	r3, #2125	@ 0x84d
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800353c:	2300      	movs	r3, #0
 800353e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003540:	2300      	movs	r3, #0
 8003542:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003544:	2300      	movs	r3, #0
 8003546:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003548:	2300      	movs	r3, #0
 800354a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800354c:	2300      	movs	r3, #0
 800354e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003550:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003554:	2200      	movs	r2, #0
 8003556:	4619      	mov	r1, r3
 8003558:	482d      	ldr	r0, [pc, #180]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 800355a:	f007 fd95 	bl	800b088 <HAL_TIM_PWM_ConfigChannel>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8003564:	f000 fa24 	bl	80039b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003568:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800356c:	2204      	movs	r2, #4
 800356e:	4619      	mov	r1, r3
 8003570:	4827      	ldr	r0, [pc, #156]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 8003572:	f007 fd89 	bl	800b088 <HAL_TIM_PWM_ConfigChannel>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 800357c:	f000 fa18 	bl	80039b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003580:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003584:	2208      	movs	r2, #8
 8003586:	4619      	mov	r1, r3
 8003588:	4821      	ldr	r0, [pc, #132]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 800358a:	f007 fd7d 	bl	800b088 <HAL_TIM_PWM_ConfigChannel>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8003594:	f000 fa0c 	bl	80039b0 <Error_Handler>
  }
  sConfigOC.Pulse = 5580;
 8003598:	f241 53cc 	movw	r3, #5580	@ 0x15cc
 800359c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800359e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80035a2:	220c      	movs	r2, #12
 80035a4:	4619      	mov	r1, r3
 80035a6:	481a      	ldr	r0, [pc, #104]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80035a8:	f007 fd6e 	bl	800b088 <HAL_TIM_PWM_ConfigChannel>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 80035b2:	f000 f9fd 	bl	80039b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 30;
 80035c2:	231e      	movs	r3, #30
 80035c4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80035c6:	2300      	movs	r3, #0
 80035c8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80035ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035ce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80035d0:	2300      	movs	r3, #0
 80035d2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80035d4:	2300      	movs	r3, #0
 80035d6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80035dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80035e6:	2300      	movs	r3, #0
 80035e8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	4619      	mov	r1, r3
 80035f2:	4807      	ldr	r0, [pc, #28]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 80035f4:	f008 fd12 	bl	800c01c <HAL_TIMEx_ConfigBreakDeadTime>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_TIM1_Init+0x19a>
  {
    Error_Handler();
 80035fe:	f000 f9d7 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  // Master Output Trigger auf OC4REF setzen

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003602:	4803      	ldr	r0, [pc, #12]	@ (8003610 <MX_TIM1_Init+0x1a8>)
 8003604:	f000 fe1c 	bl	8004240 <HAL_TIM_MspPostInit>

}
 8003608:	bf00      	nop
 800360a:	3770      	adds	r7, #112	@ 0x70
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	200003fc 	.word	0x200003fc
 8003614:	40012c00 	.word	0x40012c00

08003618 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08e      	sub	sp, #56	@ 0x38
 800361c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800361e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	605a      	str	r2, [r3, #4]
 8003628:	609a      	str	r2, [r3, #8]
 800362a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800362c:	f107 031c 	add.w	r3, r7, #28
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	605a      	str	r2, [r3, #4]
 8003636:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003638:	463b      	mov	r3, r7
 800363a:	2200      	movs	r2, #0
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	609a      	str	r2, [r3, #8]
 8003642:	60da      	str	r2, [r3, #12]
 8003644:	611a      	str	r2, [r3, #16]
 8003646:	615a      	str	r2, [r3, #20]
 8003648:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800364a:	4b2c      	ldr	r3, [pc, #176]	@ (80036fc <MX_TIM2_Init+0xe4>)
 800364c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003650:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003652:	4b2a      	ldr	r3, [pc, #168]	@ (80036fc <MX_TIM2_Init+0xe4>)
 8003654:	2200      	movs	r2, #0
 8003656:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003658:	4b28      	ldr	r3, [pc, #160]	@ (80036fc <MX_TIM2_Init+0xe4>)
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800365e:	4b27      	ldr	r3, [pc, #156]	@ (80036fc <MX_TIM2_Init+0xe4>)
 8003660:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003664:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003666:	4b25      	ldr	r3, [pc, #148]	@ (80036fc <MX_TIM2_Init+0xe4>)
 8003668:	2200      	movs	r2, #0
 800366a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800366c:	4b23      	ldr	r3, [pc, #140]	@ (80036fc <MX_TIM2_Init+0xe4>)
 800366e:	2200      	movs	r2, #0
 8003670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003672:	4822      	ldr	r0, [pc, #136]	@ (80036fc <MX_TIM2_Init+0xe4>)
 8003674:	f006 fefe 	bl	800a474 <HAL_TIM_Base_Init>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800367e:	f000 f997 	bl	80039b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003686:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003688:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800368c:	4619      	mov	r1, r3
 800368e:	481b      	ldr	r0, [pc, #108]	@ (80036fc <MX_TIM2_Init+0xe4>)
 8003690:	f007 fe0e 	bl	800b2b0 <HAL_TIM_ConfigClockSource>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800369a:	f000 f989 	bl	80039b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800369e:	4817      	ldr	r0, [pc, #92]	@ (80036fc <MX_TIM2_Init+0xe4>)
 80036a0:	f007 f90c 	bl	800a8bc <HAL_TIM_PWM_Init>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80036aa:	f000 f981 	bl	80039b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ae:	2300      	movs	r3, #0
 80036b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036b6:	f107 031c 	add.w	r3, r7, #28
 80036ba:	4619      	mov	r1, r3
 80036bc:	480f      	ldr	r0, [pc, #60]	@ (80036fc <MX_TIM2_Init+0xe4>)
 80036be:	f008 fc2b 	bl	800bf18 <HAL_TIMEx_MasterConfigSynchronization>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80036c8:	f000 f972 	bl	80039b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036cc:	2360      	movs	r3, #96	@ 0x60
 80036ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80036d0:	2300      	movs	r3, #0
 80036d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036dc:	463b      	mov	r3, r7
 80036de:	2200      	movs	r2, #0
 80036e0:	4619      	mov	r1, r3
 80036e2:	4806      	ldr	r0, [pc, #24]	@ (80036fc <MX_TIM2_Init+0xe4>)
 80036e4:	f007 fcd0 	bl	800b088 <HAL_TIM_PWM_ConfigChannel>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80036ee:	f000 f95f 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036f2:	bf00      	nop
 80036f4:	3738      	adds	r7, #56	@ 0x38
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000448 	.word	0x20000448

08003700 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b08c      	sub	sp, #48	@ 0x30
 8003704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	2224      	movs	r2, #36	@ 0x24
 800370c:	2100      	movs	r1, #0
 800370e:	4618      	mov	r0, r3
 8003710:	f009 fe04 	bl	800d31c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003714:	463b      	mov	r3, r7
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800371e:	4b21      	ldr	r3, [pc, #132]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 8003720:	4a21      	ldr	r2, [pc, #132]	@ (80037a8 <MX_TIM4_Init+0xa8>)
 8003722:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003724:	4b1f      	ldr	r3, [pc, #124]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 8003726:	2200      	movs	r2, #0
 8003728:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372a:	4b1e      	ldr	r3, [pc, #120]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 800372c:	2200      	movs	r2, #0
 800372e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3999;
 8003730:	4b1c      	ldr	r3, [pc, #112]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 8003732:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8003736:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003738:	4b1a      	ldr	r3, [pc, #104]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 800373a:	2200      	movs	r2, #0
 800373c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800373e:	4b19      	ldr	r3, [pc, #100]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 8003740:	2200      	movs	r2, #0
 8003742:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003744:	2303      	movs	r3, #3
 8003746:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800374c:	2301      	movs	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003750:	2300      	movs	r3, #0
 8003752:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003754:	2300      	movs	r3, #0
 8003756:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003758:	2300      	movs	r3, #0
 800375a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800375c:	2301      	movs	r3, #1
 800375e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003760:	2300      	movs	r3, #0
 8003762:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003764:	2300      	movs	r3, #0
 8003766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003768:	f107 030c 	add.w	r3, r7, #12
 800376c:	4619      	mov	r1, r3
 800376e:	480d      	ldr	r0, [pc, #52]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 8003770:	f007 fa06 	bl	800ab80 <HAL_TIM_Encoder_Init>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800377a:	f000 f919 	bl	80039b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800377e:	2310      	movs	r3, #16
 8003780:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003786:	463b      	mov	r3, r7
 8003788:	4619      	mov	r1, r3
 800378a:	4806      	ldr	r0, [pc, #24]	@ (80037a4 <MX_TIM4_Init+0xa4>)
 800378c:	f008 fbc4 	bl	800bf18 <HAL_TIMEx_MasterConfigSynchronization>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003796:	f000 f90b 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800379a:	bf00      	nop
 800379c:	3730      	adds	r7, #48	@ 0x30
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000494 	.word	0x20000494
 80037a8:	40000800 	.word	0x40000800

080037ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80037b0:	4b22      	ldr	r3, [pc, #136]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037b2:	4a23      	ldr	r2, [pc, #140]	@ (8003840 <MX_USART2_UART_Init+0x94>)
 80037b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80037b6:	4b21      	ldr	r3, [pc, #132]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037b8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80037bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037be:	4b1f      	ldr	r3, [pc, #124]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80037c4:	4b1d      	ldr	r3, [pc, #116]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80037ca:	4b1c      	ldr	r3, [pc, #112]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80037d0:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037d2:	220c      	movs	r2, #12
 80037d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037d6:	4b19      	ldr	r3, [pc, #100]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037d8:	2200      	movs	r2, #0
 80037da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80037dc:	4b17      	ldr	r3, [pc, #92]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037de:	2200      	movs	r2, #0
 80037e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037e2:	4b16      	ldr	r3, [pc, #88]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80037e8:	4b14      	ldr	r3, [pc, #80]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80037ee:	4b13      	ldr	r3, [pc, #76]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80037f4:	4811      	ldr	r0, [pc, #68]	@ (800383c <MX_USART2_UART_Init+0x90>)
 80037f6:	f008 fd08 	bl	800c20a <HAL_UART_Init>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003800:	f000 f8d6 	bl	80039b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003804:	2100      	movs	r1, #0
 8003806:	480d      	ldr	r0, [pc, #52]	@ (800383c <MX_USART2_UART_Init+0x90>)
 8003808:	f009 fcbd 	bl	800d186 <HAL_UARTEx_SetTxFifoThreshold>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003812:	f000 f8cd 	bl	80039b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003816:	2100      	movs	r1, #0
 8003818:	4808      	ldr	r0, [pc, #32]	@ (800383c <MX_USART2_UART_Init+0x90>)
 800381a:	f009 fcf2 	bl	800d202 <HAL_UARTEx_SetRxFifoThreshold>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003824:	f000 f8c4 	bl	80039b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003828:	4804      	ldr	r0, [pc, #16]	@ (800383c <MX_USART2_UART_Init+0x90>)
 800382a:	f009 fc73 	bl	800d114 <HAL_UARTEx_DisableFifoMode>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003834:	f000 f8bc 	bl	80039b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003838:	bf00      	nop
 800383a:	bd80      	pop	{r7, pc}
 800383c:	200004e0 	.word	0x200004e0
 8003840:	40004400 	.word	0x40004400

08003844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800384a:	4b20      	ldr	r3, [pc, #128]	@ (80038cc <MX_DMA_Init+0x88>)
 800384c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384e:	4a1f      	ldr	r2, [pc, #124]	@ (80038cc <MX_DMA_Init+0x88>)
 8003850:	f043 0304 	orr.w	r3, r3, #4
 8003854:	6493      	str	r3, [r2, #72]	@ 0x48
 8003856:	4b1d      	ldr	r3, [pc, #116]	@ (80038cc <MX_DMA_Init+0x88>)
 8003858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003862:	4b1a      	ldr	r3, [pc, #104]	@ (80038cc <MX_DMA_Init+0x88>)
 8003864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003866:	4a19      	ldr	r2, [pc, #100]	@ (80038cc <MX_DMA_Init+0x88>)
 8003868:	f043 0301 	orr.w	r3, r3, #1
 800386c:	6493      	str	r3, [r2, #72]	@ 0x48
 800386e:	4b17      	ldr	r3, [pc, #92]	@ (80038cc <MX_DMA_Init+0x88>)
 8003870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	60bb      	str	r3, [r7, #8]
 8003878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800387a:	4b14      	ldr	r3, [pc, #80]	@ (80038cc <MX_DMA_Init+0x88>)
 800387c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387e:	4a13      	ldr	r2, [pc, #76]	@ (80038cc <MX_DMA_Init+0x88>)
 8003880:	f043 0302 	orr.w	r3, r3, #2
 8003884:	6493      	str	r3, [r2, #72]	@ 0x48
 8003886:	4b11      	ldr	r3, [pc, #68]	@ (80038cc <MX_DMA_Init+0x88>)
 8003888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	607b      	str	r3, [r7, #4]
 8003890:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003892:	2200      	movs	r2, #0
 8003894:	2100      	movs	r1, #0
 8003896:	200b      	movs	r0, #11
 8003898:	f004 fdd3 	bl	8008442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800389c:	200b      	movs	r0, #11
 800389e:	f004 fdea 	bl	8008476 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80038a2:	2200      	movs	r2, #0
 80038a4:	2100      	movs	r1, #0
 80038a6:	200c      	movs	r0, #12
 80038a8:	f004 fdcb 	bl	8008442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80038ac:	200c      	movs	r0, #12
 80038ae:	f004 fde2 	bl	8008476 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80038b2:	2200      	movs	r2, #0
 80038b4:	2100      	movs	r1, #0
 80038b6:	2038      	movs	r0, #56	@ 0x38
 80038b8:	f004 fdc3 	bl	8008442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80038bc:	2038      	movs	r0, #56	@ 0x38
 80038be:	f004 fdda 	bl	8008476 <HAL_NVIC_EnableIRQ>

}
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000

080038d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	@ 0x28
 80038d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d6:	f107 0314 	add.w	r3, r7, #20
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	605a      	str	r2, [r3, #4]
 80038e0:	609a      	str	r2, [r3, #8]
 80038e2:	60da      	str	r2, [r3, #12]
 80038e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038e6:	4b30      	ldr	r3, [pc, #192]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 80038e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ea:	4a2f      	ldr	r2, [pc, #188]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 80038ec:	f043 0304 	orr.w	r3, r3, #4
 80038f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038f2:	4b2d      	ldr	r3, [pc, #180]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 80038f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038fe:	4b2a      	ldr	r3, [pc, #168]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003902:	4a29      	ldr	r2, [pc, #164]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003904:	f043 0320 	orr.w	r3, r3, #32
 8003908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800390a:	4b27      	ldr	r3, [pc, #156]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 800390c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800390e:	f003 0320 	and.w	r3, r3, #32
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003916:	4b24      	ldr	r3, [pc, #144]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800391a:	4a23      	ldr	r2, [pc, #140]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003922:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	60bb      	str	r3, [r7, #8]
 800392c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800392e:	4b1e      	ldr	r3, [pc, #120]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003932:	4a1d      	ldr	r2, [pc, #116]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 8003934:	f043 0302 	orr.w	r3, r3, #2
 8003938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800393a:	4b1b      	ldr	r3, [pc, #108]	@ (80039a8 <MX_GPIO_Init+0xd8>)
 800393c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	607b      	str	r3, [r7, #4]
 8003944:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWM_GPIO_Port, PWM_Pin, GPIO_PIN_RESET);
 8003946:	2200      	movs	r2, #0
 8003948:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800394c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003950:	f005 fc80 	bl	8009254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PWM_Pin */
  GPIO_InitStruct.Pin = PWM_Pin;
 8003954:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800395a:	2301      	movs	r3, #1
 800395c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395e:	2300      	movs	r3, #0
 8003960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8003966:	f107 0314 	add.w	r3, r7, #20
 800396a:	4619      	mov	r1, r3
 800396c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003970:	f005 faee 	bl	8008f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : Input_Encoder_Z_Pin */
  GPIO_InitStruct.Pin = Input_Encoder_Z_Pin;
 8003974:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800397a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800397e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Input_Encoder_Z_GPIO_Port, &GPIO_InitStruct);
 8003984:	f107 0314 	add.w	r3, r7, #20
 8003988:	4619      	mov	r1, r3
 800398a:	4808      	ldr	r0, [pc, #32]	@ (80039ac <MX_GPIO_Init+0xdc>)
 800398c:	f005 fae0 	bl	8008f50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003990:	2200      	movs	r2, #0
 8003992:	2100      	movs	r1, #0
 8003994:	2017      	movs	r0, #23
 8003996:	f004 fd54 	bl	8008442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800399a:	2017      	movs	r0, #23
 800399c:	f004 fd6b 	bl	8008476 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80039a0:	bf00      	nop
 80039a2:	3728      	adds	r7, #40	@ 0x28
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40021000 	.word	0x40021000
 80039ac:	48000400 	.word	0x48000400

080039b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039b4:	b672      	cpsid	i
}
 80039b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039b8:	bf00      	nop
 80039ba:	e7fd      	b.n	80039b8 <Error_Handler+0x8>

080039bc <init_observer>:

void init_observer(observer *pHandle_ob){

	i_est.alpha 	= 0.0f;
	i_est.beta 		= 0.0f;
	e_bmf.alpha 	= 0.0f;
 80039bc:	4a25      	ldr	r2, [pc, #148]	@ (8003a54 <init_observer+0x98>)
	i_est.alpha 	= 0.0f;
 80039be:	4926      	ldr	r1, [pc, #152]	@ (8003a58 <init_observer+0x9c>)
 80039c0:	2300      	movs	r3, #0
void init_observer(observer *pHandle_ob){
 80039c2:	b570      	push	{r4, r5, r6, lr}
	e_bmf.alpha 	= 0.0f;
 80039c4:	6013      	str	r3, [r2, #0]
	e_bmf.beta 		= 0.0f;
 80039c6:	6053      	str	r3, [r2, #4]

	smo_k 			= 8.0f;
 80039c8:	4a24      	ldr	r2, [pc, #144]	@ (8003a5c <init_observer+0xa0>)
	i_est.alpha 	= 0.0f;
 80039ca:	600b      	str	r3, [r1, #0]
	i_est.beta 		= 0.0f;
 80039cc:	604b      	str	r3, [r1, #4]
	smo_k 			= 8.0f;
 80039ce:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80039d2:	6011      	str	r1, [r2, #0]
	smo_alpha 		= 2.0f;
 80039d4:	4a22      	ldr	r2, [pc, #136]	@ (8003a60 <init_observer+0xa4>)
	observer_speed.y = 0.0f;
	observer_TL = 0.0f;
	observer_angle.u = 0.0f;
	observer_angle.y = 0.0f;

	memset(&sp_observer, 0, sizeof(TypeDef_OBSERVER));
 80039d6:	4d23      	ldr	r5, [pc, #140]	@ (8003a64 <init_observer+0xa8>)
	smo_alpha 		= 2.0f;
 80039d8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80039dc:	6011      	str	r1, [r2, #0]
	debug_counter = 0;
 80039de:	4922      	ldr	r1, [pc, #136]	@ (8003a68 <init_observer+0xac>)
	observer_speed.u = 0.0f;
 80039e0:	4a22      	ldr	r2, [pc, #136]	@ (8003a6c <init_observer+0xb0>)
	debug_counter = 0;
 80039e2:	2400      	movs	r4, #0
 80039e4:	700c      	strb	r4, [r1, #0]
	debug_current_value_mean =0.0f;
 80039e6:	4922      	ldr	r1, [pc, #136]	@ (8003a70 <init_observer+0xb4>)
	observer_speed.y = 0.0f;
 80039e8:	6013      	str	r3, [r2, #0]
	debug_current_value_mean =0.0f;
 80039ea:	600b      	str	r3, [r1, #0]
	observer_speed.u = 0.0f;
 80039ec:	6053      	str	r3, [r2, #4]
	angle_old_int16 = 0;
 80039ee:	4921      	ldr	r1, [pc, #132]	@ (8003a74 <init_observer+0xb8>)
	observer_TL = 0.0f;
 80039f0:	4a21      	ldr	r2, [pc, #132]	@ (8003a78 <init_observer+0xbc>)
	angle_old_int16 = 0;
 80039f2:	800c      	strh	r4, [r1, #0]
	observer_TL = 0.0f;
 80039f4:	6013      	str	r3, [r2, #0]
	est_theta = 0;
 80039f6:	4921      	ldr	r1, [pc, #132]	@ (8003a7c <init_observer+0xc0>)
	observer_angle.u = 0.0f;
 80039f8:	4a21      	ldr	r2, [pc, #132]	@ (8003a80 <init_observer+0xc4>)
	est_theta = 0;
 80039fa:	800c      	strh	r4, [r1, #0]
	observer_angle.y = 0.0f;
 80039fc:	6013      	str	r3, [r2, #0]
	observer_angle.u = 0.0f;
 80039fe:	6053      	str	r3, [r2, #4]
	ob_theta_old = 0;
 8003a00:	4920      	ldr	r1, [pc, #128]	@ (8003a84 <init_observer+0xc8>)
	w_rm_2 = 0.0f;
 8003a02:	4a21      	ldr	r2, [pc, #132]	@ (8003a88 <init_observer+0xcc>)
	ob_theta_old = 0;
 8003a04:	800c      	strh	r4, [r1, #0]
	memset(&sp_observer, 0, sizeof(TypeDef_OBSERVER));
 8003a06:	262c      	movs	r6, #44	@ 0x2c
	w_rm_2 = 0.0f;
 8003a08:	6013      	str	r3, [r2, #0]
	memset(&sp_observer, 0, sizeof(TypeDef_OBSERVER));
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	4632      	mov	r2, r6
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f009 fc84 	bl	800d31c <memset>
	memset(&do_observer, 0, sizeof(TypeDef_OBSERVER));
 8003a14:	4b1d      	ldr	r3, [pc, #116]	@ (8003a8c <init_observer+0xd0>)
 8003a16:	4621      	mov	r1, r4
 8003a18:	4632      	mov	r2, r6
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f009 fc7e 	bl	800d31c <memset>
//	do_observer.K1 = 3000;
//	do_observer.K2 = 2000;
//	do_observer.K3 = 8000;

	// Motor 2
	sp_observer.K1 = 500;
 8003a20:	220f      	movs	r2, #15
	memset(&do_observer, 0, sizeof(TypeDef_OBSERVER));
 8003a22:	4603      	mov	r3, r0
	sp_observer.K1 = 500;
 8003a24:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003a28:	e9c5 020b 	strd	r0, r2, [r5, #44]	@ 0x2c
	do_observer.K3 = 10;

	constant_B_div_J = (int32_t)(PMSM_B/PMSM_SYSTEM_J);
	constant_one_div_J = (int32_t)(1.0f/PMSM_SYSTEM_J);

	outliers_flag = LOW;
 8003a2c:	4818      	ldr	r0, [pc, #96]	@ (8003a90 <init_observer+0xd4>)
	constant_B_div_J = (int32_t)(PMSM_B/PMSM_SYSTEM_J);
 8003a2e:	4919      	ldr	r1, [pc, #100]	@ (8003a94 <init_observer+0xd8>)
	outliers_flag = LOW;
 8003a30:	7004      	strb	r4, [r0, #0]
	sp_observer.K3 = 100;
 8003a32:	2264      	movs	r2, #100	@ 0x64
 8003a34:	636a      	str	r2, [r5, #52]	@ 0x34
	do_observer.K3 = 10;
 8003a36:	200a      	movs	r0, #10
	constant_one_div_J = (int32_t)(1.0f/PMSM_SYSTEM_J);
 8003a38:	4a17      	ldr	r2, [pc, #92]	@ (8003a98 <init_observer+0xdc>)
	do_observer.K1 = 20;
 8003a3a:	2514      	movs	r5, #20
	do_observer.K3 = 10;
 8003a3c:	245a      	movs	r4, #90	@ 0x5a
 8003a3e:	e9c3 400c 	strd	r4, r0, [r3, #48]	@ 0x30
	do_observer.K1 = 20;
 8003a42:	62dd      	str	r5, [r3, #44]	@ 0x2c
	constant_B_div_J = (int32_t)(PMSM_B/PMSM_SYSTEM_J);
 8003a44:	f240 505a 	movw	r0, #1370	@ 0x55a
	constant_one_div_J = (int32_t)(1.0f/PMSM_SYSTEM_J);
 8003a48:	f244 33c7 	movw	r3, #17351	@ 0x43c7
	constant_B_div_J = (int32_t)(PMSM_B/PMSM_SYSTEM_J);
 8003a4c:	6008      	str	r0, [r1, #0]
	constant_one_div_J = (int32_t)(1.0f/PMSM_SYSTEM_J);
 8003a4e:	6013      	str	r3, [r2, #0]
}
 8003a50:	bd70      	pop	{r4, r5, r6, pc}
 8003a52:	bf00      	nop
 8003a54:	200006e0 	.word	0x200006e0
 8003a58:	200006e8 	.word	0x200006e8
 8003a5c:	200006dc 	.word	0x200006dc
 8003a60:	200006d8 	.word	0x200006d8
 8003a64:	20000678 	.word	0x20000678
 8003a68:	200006ce 	.word	0x200006ce
 8003a6c:	200006c0 	.word	0x200006c0
 8003a70:	200006d0 	.word	0x200006d0
 8003a74:	200006d4 	.word	0x200006d4
 8003a78:	200006b4 	.word	0x200006b4
 8003a7c:	200006cc 	.word	0x200006cc
 8003a80:	200006b8 	.word	0x200006b8
 8003a84:	200006ca 	.word	0x200006ca
 8003a88:	200006b0 	.word	0x200006b0
 8003a8c:	20000640 	.word	0x20000640
 8003a90:	20000634 	.word	0x20000634
 8003a94:	2000063c 	.word	0x2000063c
 8003a98:	20000638 	.word	0x20000638

08003a9c <state_observer_reset>:


}

void state_observer_reset(void){
 8003a9c:	b538      	push	{r3, r4, r5, lr}
	memset(&sp_observer, 0, sizeof(TypeDef_OBSERVER));
 8003a9e:	4c0e      	ldr	r4, [pc, #56]	@ (8003ad8 <state_observer_reset+0x3c>)
 8003aa0:	252c      	movs	r5, #44	@ 0x2c
 8003aa2:	462a      	mov	r2, r5
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	f009 fc38 	bl	800d31c <memset>
	memset(&do_observer, 0, sizeof(TypeDef_OBSERVER));
 8003aac:	4b0b      	ldr	r3, [pc, #44]	@ (8003adc <state_observer_reset+0x40>)
 8003aae:	2100      	movs	r1, #0
 8003ab0:	462a      	mov	r2, r5
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f009 fc32 	bl	800d31c <memset>
//	do_observer.K2 = 2000;
//	do_observer.K3 = 8000;


	// Motor 2
	sp_observer.K1 = 500;
 8003ab8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
	memset(&do_observer, 0, sizeof(TypeDef_OBSERVER));
 8003abc:	4603      	mov	r3, r0
	sp_observer.K1 = 500;
 8003abe:	220f      	movs	r2, #15
 8003ac0:	e9c4 120b 	strd	r1, r2, [r4, #44]	@ 0x2c

//	do_observer.K1 = 500;
//	do_observer.K2 = 15;
//	do_observer.K3 = 100;

	do_observer.K1 = 20;
 8003ac4:	2214      	movs	r2, #20
	sp_observer.K3 = 100;
 8003ac6:	2064      	movs	r0, #100	@ 0x64
	do_observer.K1 = 20;
 8003ac8:	215a      	movs	r1, #90	@ 0x5a
 8003aca:	62da      	str	r2, [r3, #44]	@ 0x2c
	do_observer.K2 = 90;
	do_observer.K3 = 10;
 8003acc:	220a      	movs	r2, #10
 8003ace:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
	sp_observer.K3 = 100;
 8003ad2:	6360      	str	r0, [r4, #52]	@ 0x34


}
 8003ad4:	bd38      	pop	{r3, r4, r5, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000678 	.word	0x20000678
 8003adc:	20000640 	.word	0x20000640

08003ae0 <state_observer_speed>:


	// ###########################################


	sp_observer.error 				= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.est_theta);
 8003ae0:	4a4d      	ldr	r2, [pc, #308]	@ (8003c18 <state_observer_speed+0x138>)
	Te = (int32_t)(pHandle_foc->Te1 * constant_one_div_J); // Te / J
 8003ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8003c1c <state_observer_speed+0x13c>)
	sp_observer.diff_theta			= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.theta_old);
 8003ae4:	f8b2 c002 	ldrh.w	ip, [r2, #2]
	Te = (int32_t)(pHandle_foc->Te1 * constant_one_div_J); // Te / J
 8003ae8:	edd3 7a00 	vldr	s15, [r3]
 8003aec:	ed90 7a1b 	vldr	s14, [r0, #108]	@ 0x6c
	sp_observer.speed.u = CLAMP(sp_observer.speed.u, -2147483647, 2147483647);
	sp_observer.speed.u += sp_observer.feed_forward_K1;

	sp_observer.angle.u = sp_observer.speed.y;

	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003af0:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003c20 <state_observer_speed+0x140>
void state_observer_speed(FOC_HandleTypeDef *pHandle_foc, uint16_t diff_Ts){
 8003af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	debug_theta_int16 = (int16_t)pHandle_foc->theta_encoder_mech;
 8003af8:	f8b0 605a 	ldrh.w	r6, [r0, #90]	@ 0x5a
	if (abs(sp_observer.diff_theta - sp_observer.diff_theta_old) > 1000) {
 8003afc:	f9b2 4026 	ldrsh.w	r4, [r2, #38]	@ 0x26
	sp_observer.speed.y 			+= (int32_t)(sp_observer.speed.u/FREQUENCY);
 8003b00:	6895      	ldr	r5, [r2, #8]
 8003b02:	4f48      	ldr	r7, [pc, #288]	@ (8003c24 <state_observer_speed+0x144>)
	sp_observer.error 				= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.est_theta);
 8003b04:	f8b2 e000 	ldrh.w	lr, [r2]
	debug_theta_int16 = (int16_t)pHandle_foc->theta_encoder_mech;
 8003b08:	f9b0 b05a 	ldrsh.w	fp, [r0, #90]	@ 0x5a
	sp_observer.theta_old 			= (int16_t)pHandle_foc->theta_encoder_mech;
 8003b0c:	f8a2 b002 	strh.w	fp, [r2, #2]
	sp_observer.diff_theta			= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.theta_old);
 8003b10:	eba6 0c0c 	sub.w	ip, r6, ip
 8003b14:	fa0f fc8c 	sxth.w	ip, ip
	if (abs(sp_observer.diff_theta - sp_observer.diff_theta_old) > 1000) {
 8003b18:	ebac 0304 	sub.w	r3, ip, r4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	bfb8      	it	lt
 8003b20:	425b      	neglt	r3, r3
	FREQUENCY = diff_Ts;
 8003b22:	b209      	sxth	r1, r1
		sp_observer.diff_theta 		= sp_observer.diff_theta_old;  // Ignorieren des Ausreiers
 8003b24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
	sp_observer.speed.y 			= CLAMP(sp_observer.speed.y, -INT16_MAX_VALUE, INT16_MAX_VALUE);
 8003b28:	f647 78ff 	movw	r8, #32767	@ 0x7fff
	sp_observer.speed.y 			+= (int32_t)(sp_observer.speed.u/FREQUENCY);
 8003b2c:	68d3      	ldr	r3, [r2, #12]
 8003b2e:	fb93 f3f1 	sdiv	r3, r3, r1
 8003b32:	442b      	add	r3, r5
		sp_observer.diff_theta 		= sp_observer.diff_theta_old;  // Ignorieren des Ausreiers
 8003b34:	bfcc      	ite	gt
 8003b36:	46a4      	movgt	ip, r4
 8003b38:	4664      	movle	r4, ip
	Te = (int32_t)(pHandle_foc->Te1 * constant_one_div_J); // Te / J
 8003b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sp_observer.speed.y 			= CLAMP(sp_observer.speed.y, -INT16_MAX_VALUE, INT16_MAX_VALUE);
 8003b3e:	4543      	cmp	r3, r8
 8003b40:	bfa8      	it	ge
 8003b42:	4643      	movge	r3, r8
 8003b44:	42bb      	cmp	r3, r7
	Te = (int32_t)(pHandle_foc->Te1 * constant_one_div_J); // Te / J
 8003b46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b4a:	bfb8      	it	lt
 8003b4c:	463b      	movlt	r3, r7
	sp_observer.TL 					+= (int32_t)(sp_observer.error * sp_observer.K3)/(FREQUENCY);
 8003b4e:	6995      	ldr	r5, [r2, #24]
 8003b50:	6b57      	ldr	r7, [r2, #52]	@ 0x34
	pHandle_foc->speed_observer_rad = (int16_t)sp_observer.speed.y;
 8003b52:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
	sp_observer.error 				= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.est_theta);
 8003b56:	eba6 060e 	sub.w	r6, r6, lr
	sp_observer.feed_forward_K1 	= (int32_t)(sp_observer.diff_theta * FREQUENCY)/RAD_TO_INT16;
 8003b5a:	f108 68c9 	add.w	r8, r8, #105381888	@ 0x6480000
	sp_observer.error 				= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.est_theta);
 8003b5e:	b236      	sxth	r6, r6
	sp_observer.feed_forward_K1 	= (int32_t)(sp_observer.diff_theta * FREQUENCY)/RAD_TO_INT16;
 8003b60:	fb01 f404 	mul.w	r4, r1, r4
	Te = (int32_t)(pHandle_foc->Te1 * constant_one_div_J); // Te / J
 8003b64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	sp_observer.feed_forward_K1 	= (int32_t)(sp_observer.diff_theta * FREQUENCY)/RAD_TO_INT16;
 8003b68:	f608 58c6 	addw	r8, r8, #3526	@ 0xdc6
 8003b6c:	fb88 9804 	smull	r9, r8, r8, r4
	sp_observer.TL 					+= (int32_t)(sp_observer.error * sp_observer.K3)/(FREQUENCY);
 8003b70:	fb06 f707 	mul.w	r7, r6, r7
	sp_observer.feed_forward_K1 	= (int32_t)(sp_observer.diff_theta * FREQUENCY)/RAD_TO_INT16;
 8003b74:	17e4      	asrs	r4, r4, #31
	sp_observer.TL 					+= (int32_t)(sp_observer.error * sp_observer.K3)/(FREQUENCY);
 8003b76:	fb97 f7f1 	sdiv	r7, r7, r1
 8003b7a:	442f      	add	r7, r5
	sp_observer.p 					= (int32_t)((int32_t)sp_observer.error * (sp_observer.K2)); // RAD_TO_INT16
 8003b7c:	6b15      	ldr	r5, [r2, #48]	@ 0x30
	sp_observer.error 				= ((int16_t)pHandle_foc->theta_encoder_mech - sp_observer.est_theta);
 8003b7e:	8516      	strh	r6, [r2, #40]	@ 0x28
	sp_observer.feed_forward_K1 	= (int32_t)(sp_observer.diff_theta * FREQUENCY)/RAD_TO_INT16;
 8003b80:	ebc4 2428 	rsb	r4, r4, r8, asr #8
	sp_observer.speed.u += sp_observer.p;
 8003b84:	ee17 8a90 	vmov	r8, s15
	sp_observer.p 					= (int32_t)((int32_t)sp_observer.error * (sp_observer.K2)); // RAD_TO_INT16
 8003b88:	fb05 f606 	mul.w	r6, r5, r6
	sp_observer.TL					= CLAMP(sp_observer.TL, -TL_MAX_VALUE, TL_MAX_VALUE);
 8003b8c:	f06f 4a7f 	mvn.w	sl, #4278190080	@ 0xff000000
 8003b90:	4557      	cmp	r7, sl
	sp_observer.speed.u += sp_observer.p;
 8003b92:	44b0      	add	r8, r6
	sp_observer.p 					= (int32_t)((int32_t)sp_observer.error * (sp_observer.K2)); // RAD_TO_INT16
 8003b94:	61d6      	str	r6, [r2, #28]
 8003b96:	4e24      	ldr	r6, [pc, #144]	@ (8003c28 <state_observer_speed+0x148>)
	sp_observer.speed.u -= (sp_observer.speed.y * constant_B_div_J);
 8003b98:	f8df 9098 	ldr.w	r9, [pc, #152]	@ 8003c34 <state_observer_speed+0x154>
	sp_observer.feed_forward_K1 	-= sp_observer.w_rm_2;
 8003b9c:	6855      	ldr	r5, [r2, #4]
	sp_observer.speed.u -= (sp_observer.speed.y * constant_B_div_J);
 8003b9e:	f8d9 9000 	ldr.w	r9, [r9]
	sp_observer.speed.y 			= CLAMP(sp_observer.speed.y, -INT16_MAX_VALUE, INT16_MAX_VALUE);
 8003ba2:	6093      	str	r3, [r2, #8]
	sp_observer.TL					= CLAMP(sp_observer.TL, -TL_MAX_VALUE, TL_MAX_VALUE);
 8003ba4:	bfa8      	it	ge
 8003ba6:	4657      	movge	r7, sl
 8003ba8:	42b7      	cmp	r7, r6
 8003baa:	bfb8      	it	lt
 8003bac:	4637      	movlt	r7, r6
	sp_observer.speed.u += (sp_observer.TL);
 8003bae:	eb08 0607 	add.w	r6, r8, r7
	sp_observer.TL					= CLAMP(sp_observer.TL, -TL_MAX_VALUE, TL_MAX_VALUE);
 8003bb2:	6197      	str	r7, [r2, #24]
	sp_observer.w_rm_2 				= (int32_t)(sp_observer.speed.y + sp_observer.angle.u);
 8003bb4:	6957      	ldr	r7, [r2, #20]
	sp_observer.angle.u = sp_observer.speed.y;
 8003bb6:	6153      	str	r3, [r2, #20]
	sp_observer.feed_forward_K1 	-= sp_observer.w_rm_2;
 8003bb8:	1b64      	subs	r4, r4, r5
	sp_observer.feed_forward_K1		= sp_observer.feed_forward_K1 * sp_observer.K1; // cancel J out
 8003bba:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003bbc:	ee07 3a10 	vmov	s14, r3
	sp_observer.speed.u -= (sp_observer.speed.y * constant_B_div_J);
 8003bc0:	fb09 6613 	mls	r6, r9, r3, r6
	sp_observer.w_rm_2 				= (int32_t)(sp_observer.speed.y + sp_observer.angle.u);
 8003bc4:	443b      	add	r3, r7
	sp_observer.speed.u += sp_observer.feed_forward_K1;
 8003bc6:	4f19      	ldr	r7, [pc, #100]	@ (8003c2c <state_observer_speed+0x14c>)
	sp_observer.feed_forward_K1		= sp_observer.feed_forward_K1 * sp_observer.K1; // cancel J out
 8003bc8:	fb05 f404 	mul.w	r4, r5, r4
	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003bcc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	sp_observer.feed_forward_K1		= sp_observer.feed_forward_K1 * sp_observer.K1; // cancel J out
 8003bd0:	6214      	str	r4, [r2, #32]
	sp_observer.speed.u += sp_observer.feed_forward_K1;
 8003bd2:	42be      	cmp	r6, r7
 8003bd4:	bfac      	ite	ge
 8003bd6:	19a4      	addge	r4, r4, r6
 8003bd8:	19e4      	addlt	r4, r4, r7
 8003bda:	60d4      	str	r4, [r2, #12]
 8003bdc:	2400      	movs	r4, #0
	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003bde:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003be2:	f36c 040f 	bfi	r4, ip, #0, #16
 8003be6:	f36c 441f 	bfi	r4, ip, #16, #16
 8003bea:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003bee:	6254      	str	r4, [r2, #36]	@ 0x24
	debug_theta_int16 = (int16_t)pHandle_foc->theta_encoder_mech;
 8003bf0:	4c0f      	ldr	r4, [pc, #60]	@ (8003c30 <state_observer_speed+0x150>)
 8003bf2:	f8a4 b000 	strh.w	fp, [r4]
	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003bf6:	ee17 4a10 	vmov	r4, s14
	sp_observer.w_rm_2				= sp_observer.w_rm_2 >> 1;
 8003bfa:	105b      	asrs	r3, r3, #1
	pHandle_foc->speed_observer = (int16_t)((float)sp_observer.speed.y *  9.5493f); //RAD_TO_RPM);
 8003bfc:	f8a0 4052 	strh.w	r4, [r0, #82]	@ 0x52
	sp_observer.est_theta 			+= (int16_t)((sp_observer.w_rm_2 * RAD_TO_INT16)/FREQUENCY);
 8003c00:	f642 00be 	movw	r0, #10430	@ 0x28be
	sp_observer.w_rm_2				= sp_observer.w_rm_2 >> 1;
 8003c04:	6053      	str	r3, [r2, #4]
	sp_observer.est_theta 			+= (int16_t)((sp_observer.w_rm_2 * RAD_TO_INT16)/FREQUENCY);
 8003c06:	fb00 f303 	mul.w	r3, r0, r3
 8003c0a:	fb93 f3f1 	sdiv	r3, r3, r1
 8003c0e:	449e      	add	lr, r3
 8003c10:	f8a2 e000 	strh.w	lr, [r2]
//	pHandle_foc->T_L = ((float)sp_observer.TL*PMSM_SYSTEM_J);

//	Collect_And_Print_Data((float)debug_theta_int16,(float)sp_observer.est_theta , 0.0f, 0.0f);


}
 8003c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c18:	20000678 	.word	0x20000678
 8003c1c:	20000638 	.word	0x20000638
 8003c20:	4118c9ef 	.word	0x4118c9ef
 8003c24:	ffff8001 	.word	0xffff8001
 8003c28:	ff000001 	.word	0xff000001
 8003c2c:	80000001 	.word	0x80000001
 8003c30:	200006c8 	.word	0x200006c8
 8003c34:	2000063c 	.word	0x2000063c

08003c38 <start_time_measurement>:
}

// function to start, stop the time the motor control need

void start_time_measurement(void){
	TIM2->CNT = 0;
 8003c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CR1 |= TIM_CR1_CEN;
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
}
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop

08003c4c <stopp_time_measurement>:
// return the operation time in us (uint32_t)
uint32_t stopp_time_measurement(void){

	uint32_t Output;

	TIM2->CR1 &= ~TIM_CR1_CEN;
 8003c4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
uint32_t stopp_time_measurement(void){
 8003c50:	b410      	push	{r4}
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8003c52:	681a      	ldr	r2, [r3, #0]
	uint32_t ticks = TIM2->CNT;
	TIM2->CNT = 0;

	Output = ticks/170;
 8003c54:	4906      	ldr	r1, [pc, #24]	@ (8003c70 <stopp_time_measurement+0x24>)
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]
	uint32_t ticks = TIM2->CNT;
 8003c5c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
	TIM2->CNT = 0;
 8003c5e:	2400      	movs	r4, #0
	Output = ticks/170;
 8003c60:	fba1 1000 	umull	r1, r0, r1, r0
	TIM2->CNT = 0;
 8003c64:	625c      	str	r4, [r3, #36]	@ 0x24
	return (Output);

}
 8003c66:	09c0      	lsrs	r0, r0, #7
 8003c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	c0c0c0c1 	.word	0xc0c0c0c1

08003c74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7e:	4a0e      	ldr	r2, [pc, #56]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003c80:	f043 0301 	orr.w	r3, r3, #1
 8003c84:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c86:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c92:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	4a08      	ldr	r2, [pc, #32]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c9e:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <HAL_MspInit+0x44>)
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003caa:	f005 fcb5 	bl	8009618 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40021000 	.word	0x40021000

08003cbc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b09e      	sub	sp, #120	@ 0x78
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	609a      	str	r2, [r3, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
 8003cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cd4:	f107 0320 	add.w	r3, r7, #32
 8003cd8:	2244      	movs	r2, #68	@ 0x44
 8003cda:	2100      	movs	r1, #0
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f009 fb1d 	bl	800d31c <memset>
  if(hadc->Instance==ADC1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cea:	d15e      	bne.n	8003daa <HAL_ADC_MspInit+0xee>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003cec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cf0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003cf2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf8:	f107 0320 	add.w	r3, r7, #32
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f006 f9c9 	bl	800a094 <HAL_RCCEx_PeriphCLKConfig>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003d08:	f7ff fe52 	bl	80039b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003d0c:	4b64      	ldr	r3, [pc, #400]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	3301      	adds	r3, #1
 8003d12:	4a63      	ldr	r2, [pc, #396]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003d14:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003d16:	4b62      	ldr	r3, [pc, #392]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d10b      	bne.n	8003d36 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003d1e:	4b61      	ldr	r3, [pc, #388]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d22:	4a60      	ldr	r2, [pc, #384]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003d28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d2a:	4b5e      	ldr	r3, [pc, #376]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d32:	61fb      	str	r3, [r7, #28]
 8003d34:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d36:	4b5b      	ldr	r3, [pc, #364]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d42:	4b58      	ldr	r3, [pc, #352]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d4e:	4b55      	ldr	r3, [pc, #340]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d52:	4a54      	ldr	r2, [pc, #336]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d54:	f043 0302 	orr.w	r3, r3, #2
 8003d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d5a:	4b52      	ldr	r3, [pc, #328]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d66:	2304      	movs	r3, #4
 8003d68:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d72:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d76:	4619      	mov	r1, r3
 8003d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d7c:	f005 f8e8 	bl	8008f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003d80:	2302      	movs	r3, #2
 8003d82:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d84:	2303      	movs	r3, #3
 8003d86:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d8c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d90:	4619      	mov	r1, r3
 8003d92:	4845      	ldr	r0, [pc, #276]	@ (8003ea8 <HAL_ADC_MspInit+0x1ec>)
 8003d94:	f005 f8dc 	bl	8008f50 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	2012      	movs	r0, #18
 8003d9e:	f004 fb50 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003da2:	2012      	movs	r0, #18
 8003da4:	f004 fb67 	bl	8008476 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003da8:	e076      	b.n	8003e98 <HAL_ADC_MspInit+0x1dc>
  else if(hadc->Instance==ADC2)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a3f      	ldr	r2, [pc, #252]	@ (8003eac <HAL_ADC_MspInit+0x1f0>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d171      	bne.n	8003e98 <HAL_ADC_MspInit+0x1dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003db4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003db8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003dba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003dbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003dc0:	f107 0320 	add.w	r3, r7, #32
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f006 f965 	bl	800a094 <HAL_RCCEx_PeriphCLKConfig>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <HAL_ADC_MspInit+0x118>
      Error_Handler();
 8003dd0:	f7ff fdee 	bl	80039b0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003dd4:	4b32      	ldr	r3, [pc, #200]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	4a31      	ldr	r2, [pc, #196]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003ddc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003dde:	4b30      	ldr	r3, [pc, #192]	@ (8003ea0 <HAL_ADC_MspInit+0x1e4>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d10b      	bne.n	8003dfe <HAL_ADC_MspInit+0x142>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003de6:	4b2f      	ldr	r3, [pc, #188]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003dec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003df0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003df2:	4b2c      	ldr	r3, [pc, #176]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfe:	4b29      	ldr	r3, [pc, #164]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e02:	4a28      	ldr	r2, [pc, #160]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ea4 <HAL_ADC_MspInit+0x1e8>)
 8003e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8003e16:	2341      	movs	r3, #65	@ 0x41
 8003e18:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e22:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003e26:	4619      	mov	r1, r3
 8003e28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e2c:	f005 f890 	bl	8008f50 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8003e30:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e32:	4a20      	ldr	r2, [pc, #128]	@ (8003eb4 <HAL_ADC_MspInit+0x1f8>)
 8003e34:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003e36:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e38:	2224      	movs	r2, #36	@ 0x24
 8003e3a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e42:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003e48:	4b19      	ldr	r3, [pc, #100]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e4a:	2280      	movs	r2, #128	@ 0x80
 8003e4c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e4e:	4b18      	ldr	r3, [pc, #96]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e54:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e56:	4b16      	ldr	r3, [pc, #88]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e5c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8003e5e:	4b14      	ldr	r3, [pc, #80]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e64:	4b12      	ldr	r3, [pc, #72]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003e6c:	4810      	ldr	r0, [pc, #64]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e6e:	f004 fdfd 	bl	8008a6c <HAL_DMA_Init>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_ADC_MspInit+0x1c0>
      Error_Handler();
 8003e78:	f7ff fd9a 	bl	80039b0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e80:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e82:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb0 <HAL_ADC_MspInit+0x1f4>)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	2012      	movs	r0, #18
 8003e8e:	f004 fad8 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003e92:	2012      	movs	r0, #18
 8003e94:	f004 faef 	bl	8008476 <HAL_NVIC_EnableIRQ>
}
 8003e98:	bf00      	nop
 8003e9a:	3778      	adds	r7, #120	@ 0x78
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	200006f0 	.word	0x200006f0
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	48000400 	.word	0x48000400
 8003eac:	50000100 	.word	0x50000100
 8003eb0:	20000254 	.word	0x20000254
 8003eb4:	4002001c 	.word	0x4002001c

08003eb8 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08a      	sub	sp, #40	@ 0x28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec0:	f107 0314 	add.w	r3, r7, #20
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a3a      	ldr	r2, [pc, #232]	@ (8003fc0 <HAL_COMP_MspInit+0x108>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d121      	bne.n	8003f1e <HAL_COMP_MspInit+0x66>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eda:	4b3a      	ldr	r3, [pc, #232]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ede:	4a39      	ldr	r2, [pc, #228]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ee6:	4b37      	ldr	r3, [pc, #220]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efe:	f107 0314 	add.w	r3, r7, #20
 8003f02:	4619      	mov	r1, r3
 8003f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f08:	f005 f822 	bl	8008f50 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2100      	movs	r1, #0
 8003f10:	2040      	movs	r0, #64	@ 0x40
 8003f12:	f004 fa96 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8003f16:	2040      	movs	r0, #64	@ 0x40
 8003f18:	f004 faad 	bl	8008476 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8003f1c:	e04b      	b.n	8003fb6 <HAL_COMP_MspInit+0xfe>
  else if(hcomp->Instance==COMP2)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a29      	ldr	r2, [pc, #164]	@ (8003fc8 <HAL_COMP_MspInit+0x110>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d121      	bne.n	8003f6c <HAL_COMP_MspInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f28:	4b26      	ldr	r3, [pc, #152]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2c:	4a25      	ldr	r2, [pc, #148]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f34:	4b23      	ldr	r3, [pc, #140]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	60fb      	str	r3, [r7, #12]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003f40:	2380      	movs	r3, #128	@ 0x80
 8003f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f44:	2303      	movs	r3, #3
 8003f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f4c:	f107 0314 	add.w	r3, r7, #20
 8003f50:	4619      	mov	r1, r3
 8003f52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f56:	f004 fffb 	bl	8008f50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	2040      	movs	r0, #64	@ 0x40
 8003f60:	f004 fa6f 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8003f64:	2040      	movs	r0, #64	@ 0x40
 8003f66:	f004 fa86 	bl	8008476 <HAL_NVIC_EnableIRQ>
}
 8003f6a:	e024      	b.n	8003fb6 <HAL_COMP_MspInit+0xfe>
  else if(hcomp->Instance==COMP4)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a16      	ldr	r2, [pc, #88]	@ (8003fcc <HAL_COMP_MspInit+0x114>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d11f      	bne.n	8003fb6 <HAL_COMP_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f76:	4b13      	ldr	r3, [pc, #76]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7a:	4a12      	ldr	r2, [pc, #72]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f7c:	f043 0302 	orr.w	r3, r3, #2
 8003f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f82:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <HAL_COMP_MspInit+0x10c>)
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f92:	2303      	movs	r3, #3
 8003f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f9a:	f107 0314 	add.w	r3, r7, #20
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	480b      	ldr	r0, [pc, #44]	@ (8003fd0 <HAL_COMP_MspInit+0x118>)
 8003fa2:	f004 ffd5 	bl	8008f50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP4_IRQn, 0, 0);
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	2100      	movs	r1, #0
 8003faa:	2041      	movs	r0, #65	@ 0x41
 8003fac:	f004 fa49 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP4_IRQn);
 8003fb0:	2041      	movs	r0, #65	@ 0x41
 8003fb2:	f004 fa60 	bl	8008476 <HAL_NVIC_EnableIRQ>
}
 8003fb6:	bf00      	nop
 8003fb8:	3728      	adds	r7, #40	@ 0x28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40010200 	.word	0x40010200
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40010204 	.word	0x40010204
 8003fcc:	4001020c 	.word	0x4001020c
 8003fd0:	48000400 	.word	0x48000400

08003fd4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a1a      	ldr	r2, [pc, #104]	@ (800404c <HAL_DAC_MspInit+0x78>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d114      	bne.n	8004010 <HAL_DAC_MspInit+0x3c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 8003fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fea:	4a19      	ldr	r2, [pc, #100]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 8003fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ff2:	4b17      	ldr	r3, [pc, #92]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ffe:	2200      	movs	r2, #0
 8004000:	2100      	movs	r1, #0
 8004002:	2036      	movs	r0, #54	@ 0x36
 8004004:	f004 fa1d 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004008:	2036      	movs	r0, #54	@ 0x36
 800400a:	f004 fa34 	bl	8008476 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 800400e:	e018      	b.n	8004042 <HAL_DAC_MspInit+0x6e>
  else if(hdac->Instance==DAC3)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a0f      	ldr	r2, [pc, #60]	@ (8004054 <HAL_DAC_MspInit+0x80>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d113      	bne.n	8004042 <HAL_DAC_MspInit+0x6e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 800401c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800401e:	4a0c      	ldr	r2, [pc, #48]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 8004020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004026:	4b0a      	ldr	r3, [pc, #40]	@ (8004050 <HAL_DAC_MspInit+0x7c>)
 8004028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402e:	60bb      	str	r3, [r7, #8]
 8004030:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004032:	2200      	movs	r2, #0
 8004034:	2100      	movs	r1, #0
 8004036:	2036      	movs	r0, #54	@ 0x36
 8004038:	f004 fa03 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800403c:	2036      	movs	r0, #54	@ 0x36
 800403e:	f004 fa1a 	bl	8008476 <HAL_NVIC_EnableIRQ>
}
 8004042:	bf00      	nop
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	50000800 	.word	0x50000800
 8004050:	40021000 	.word	0x40021000
 8004054:	50001000 	.word	0x50001000

08004058 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b08a      	sub	sp, #40	@ 0x28
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004060:	f107 0314 	add.w	r3, r7, #20
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	609a      	str	r2, [r3, #8]
 800406c:	60da      	str	r2, [r3, #12]
 800406e:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a2e      	ldr	r2, [pc, #184]	@ (8004130 <HAL_OPAMP_MspInit+0xd8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d119      	bne.n	80040ae <HAL_OPAMP_MspInit+0x56>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800407a:	4b2e      	ldr	r3, [pc, #184]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 800407c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800407e:	4a2d      	ldr	r2, [pc, #180]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 8004080:	f043 0301 	orr.w	r3, r3, #1
 8004084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004086:	4b2b      	ldr	r3, [pc, #172]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 8004088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004092:	230e      	movs	r3, #14
 8004094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004096:	2303      	movs	r3, #3
 8004098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800409a:	2300      	movs	r3, #0
 800409c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800409e:	f107 0314 	add.w	r3, r7, #20
 80040a2:	4619      	mov	r1, r3
 80040a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040a8:	f004 ff52 	bl	8008f50 <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP3_MspInit 1 */

    /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 80040ac:	e03b      	b.n	8004126 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a21      	ldr	r2, [pc, #132]	@ (8004138 <HAL_OPAMP_MspInit+0xe0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d119      	bne.n	80040ec <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 80040ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 80040c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80040d0:	23e0      	movs	r3, #224	@ 0xe0
 80040d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040d4:	2303      	movs	r3, #3
 80040d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040dc:	f107 0314 	add.w	r3, r7, #20
 80040e0:	4619      	mov	r1, r3
 80040e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040e6:	f004 ff33 	bl	8008f50 <HAL_GPIO_Init>
}
 80040ea:	e01c      	b.n	8004126 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a12      	ldr	r2, [pc, #72]	@ (800413c <HAL_OPAMP_MspInit+0xe4>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d117      	bne.n	8004126 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 80040f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 80040fc:	f043 0302 	orr.w	r3, r3, #2
 8004100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004102:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <HAL_OPAMP_MspInit+0xdc>)
 8004104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800410e:	2307      	movs	r3, #7
 8004110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004112:	2303      	movs	r3, #3
 8004114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004116:	2300      	movs	r3, #0
 8004118:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800411a:	f107 0314 	add.w	r3, r7, #20
 800411e:	4619      	mov	r1, r3
 8004120:	4807      	ldr	r0, [pc, #28]	@ (8004140 <HAL_OPAMP_MspInit+0xe8>)
 8004122:	f004 ff15 	bl	8008f50 <HAL_GPIO_Init>
}
 8004126:	bf00      	nop
 8004128:	3728      	adds	r7, #40	@ 0x28
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40010300 	.word	0x40010300
 8004134:	40021000 	.word	0x40021000
 8004138:	40010304 	.word	0x40010304
 800413c:	40010308 	.word	0x40010308
 8004140:	48000400 	.word	0x48000400

08004144 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a13      	ldr	r2, [pc, #76]	@ (80041a0 <HAL_TIM_Base_MspInit+0x5c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d10c      	bne.n	8004170 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004156:	4b13      	ldr	r3, [pc, #76]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 8004158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800415a:	4a12      	ldr	r2, [pc, #72]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 800415c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004160:	6613      	str	r3, [r2, #96]	@ 0x60
 8004162:	4b10      	ldr	r3, [pc, #64]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 8004164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004166:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800416e:	e010      	b.n	8004192 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004178:	d10b      	bne.n	8004192 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800417a:	4b0a      	ldr	r3, [pc, #40]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 800417c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417e:	4a09      	ldr	r2, [pc, #36]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 8004180:	f043 0301 	orr.w	r3, r3, #1
 8004184:	6593      	str	r3, [r2, #88]	@ 0x58
 8004186:	4b07      	ldr	r3, [pc, #28]	@ (80041a4 <HAL_TIM_Base_MspInit+0x60>)
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	60bb      	str	r3, [r7, #8]
 8004190:	68bb      	ldr	r3, [r7, #8]
}
 8004192:	bf00      	nop
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40012c00 	.word	0x40012c00
 80041a4:	40021000 	.word	0x40021000

080041a8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08a      	sub	sp, #40	@ 0x28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b0:	f107 0314 	add.w	r3, r7, #20
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	605a      	str	r2, [r3, #4]
 80041ba:	609a      	str	r2, [r3, #8]
 80041bc:	60da      	str	r2, [r3, #12]
 80041be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004234 <HAL_TIM_Encoder_MspInit+0x8c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d12f      	bne.n	800422a <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80041ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ce:	4a1a      	ldr	r2, [pc, #104]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041d0:	f043 0304 	orr.w	r3, r3, #4
 80041d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041d6:	4b18      	ldr	r3, [pc, #96]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041e2:	4b15      	ldr	r3, [pc, #84]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041e6:	4a14      	ldr	r2, [pc, #80]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041e8:	f043 0302 	orr.w	r3, r3, #2
 80041ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041ee:	4b12      	ldr	r3, [pc, #72]	@ (8004238 <HAL_TIM_Encoder_MspInit+0x90>)
 80041f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041fa:	23c0      	movs	r3, #192	@ 0xc0
 80041fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fe:	2302      	movs	r3, #2
 8004200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004206:	2300      	movs	r3, #0
 8004208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800420a:	2302      	movs	r3, #2
 800420c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420e:	f107 0314 	add.w	r3, r7, #20
 8004212:	4619      	mov	r1, r3
 8004214:	4809      	ldr	r0, [pc, #36]	@ (800423c <HAL_TIM_Encoder_MspInit+0x94>)
 8004216:	f004 fe9b 	bl	8008f50 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800421a:	2200      	movs	r2, #0
 800421c:	2100      	movs	r1, #0
 800421e:	201e      	movs	r0, #30
 8004220:	f004 f90f 	bl	8008442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004224:	201e      	movs	r0, #30
 8004226:	f004 f926 	bl	8008476 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800422a:	bf00      	nop
 800422c:	3728      	adds	r7, #40	@ 0x28
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40000800 	.word	0x40000800
 8004238:	40021000 	.word	0x40021000
 800423c:	48000400 	.word	0x48000400

08004240 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004248:	f107 0314 	add.w	r3, r7, #20
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	60da      	str	r2, [r3, #12]
 8004256:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a2f      	ldr	r2, [pc, #188]	@ (800431c <HAL_TIM_MspPostInit+0xdc>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d157      	bne.n	8004312 <HAL_TIM_MspPostInit+0xd2>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004262:	4b2f      	ldr	r3, [pc, #188]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004266:	4a2e      	ldr	r2, [pc, #184]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004268:	f043 0304 	orr.w	r3, r3, #4
 800426c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800426e:	4b2c      	ldr	r3, [pc, #176]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800427a:	4b29      	ldr	r3, [pc, #164]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 800427c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800427e:	4a28      	ldr	r2, [pc, #160]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004280:	f043 0302 	orr.w	r3, r3, #2
 8004284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004286:	4b26      	ldr	r3, [pc, #152]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004292:	4b23      	ldr	r3, [pc, #140]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004296:	4a22      	ldr	r2, [pc, #136]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 8004298:	f043 0301 	orr.w	r3, r3, #1
 800429c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800429e:	4b20      	ldr	r3, [pc, #128]	@ (8004320 <HAL_TIM_MspPostInit+0xe0>)
 80042a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80042aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80042ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b0:	2302      	movs	r3, #2
 80042b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b4:	2300      	movs	r3, #0
 80042b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042b8:	2300      	movs	r3, #0
 80042ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80042bc:	2304      	movs	r3, #4
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042c0:	f107 0314 	add.w	r3, r7, #20
 80042c4:	4619      	mov	r1, r3
 80042c6:	4817      	ldr	r0, [pc, #92]	@ (8004324 <HAL_TIM_MspPostInit+0xe4>)
 80042c8:	f004 fe42 	bl	8008f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80042cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d2:	2302      	movs	r3, #2
 80042d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042da:	2300      	movs	r3, #0
 80042dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80042de:	2304      	movs	r3, #4
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e2:	f107 0314 	add.w	r3, r7, #20
 80042e6:	4619      	mov	r1, r3
 80042e8:	480f      	ldr	r0, [pc, #60]	@ (8004328 <HAL_TIM_MspPostInit+0xe8>)
 80042ea:	f004 fe31 	bl	8008f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80042ee:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 80042f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	2302      	movs	r3, #2
 80042f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042fc:	2300      	movs	r3, #0
 80042fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004300:	2306      	movs	r3, #6
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004304:	f107 0314 	add.w	r3, r7, #20
 8004308:	4619      	mov	r1, r3
 800430a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800430e:	f004 fe1f 	bl	8008f50 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004312:	bf00      	nop
 8004314:	3728      	adds	r7, #40	@ 0x28
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40012c00 	.word	0x40012c00
 8004320:	40021000 	.word	0x40021000
 8004324:	48000800 	.word	0x48000800
 8004328:	48000400 	.word	0x48000400

0800432c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b09a      	sub	sp, #104	@ 0x68
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004334:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	605a      	str	r2, [r3, #4]
 800433e:	609a      	str	r2, [r3, #8]
 8004340:	60da      	str	r2, [r3, #12]
 8004342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004344:	f107 0310 	add.w	r3, r7, #16
 8004348:	2244      	movs	r2, #68	@ 0x44
 800434a:	2100      	movs	r1, #0
 800434c:	4618      	mov	r0, r3
 800434e:	f008 ffe5 	bl	800d31c <memset>
  if(huart->Instance==USART2)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a49      	ldr	r2, [pc, #292]	@ (800447c <HAL_UART_MspInit+0x150>)
 8004358:	4293      	cmp	r3, r2
 800435a:	f040 808b 	bne.w	8004474 <HAL_UART_MspInit+0x148>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800435e:	2302      	movs	r3, #2
 8004360:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004362:	2300      	movs	r3, #0
 8004364:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004366:	f107 0310 	add.w	r3, r7, #16
 800436a:	4618      	mov	r0, r3
 800436c:	f005 fe92 	bl	800a094 <HAL_RCCEx_PeriphCLKConfig>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004376:	f7ff fb1b 	bl	80039b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800437a:	4b41      	ldr	r3, [pc, #260]	@ (8004480 <HAL_UART_MspInit+0x154>)
 800437c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800437e:	4a40      	ldr	r2, [pc, #256]	@ (8004480 <HAL_UART_MspInit+0x154>)
 8004380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004384:	6593      	str	r3, [r2, #88]	@ 0x58
 8004386:	4b3e      	ldr	r3, [pc, #248]	@ (8004480 <HAL_UART_MspInit+0x154>)
 8004388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004392:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <HAL_UART_MspInit+0x154>)
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	4a3a      	ldr	r2, [pc, #232]	@ (8004480 <HAL_UART_MspInit+0x154>)
 8004398:	f043 0302 	orr.w	r3, r3, #2
 800439c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800439e:	4b38      	ldr	r3, [pc, #224]	@ (8004480 <HAL_UART_MspInit+0x154>)
 80043a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	60bb      	str	r3, [r7, #8]
 80043a8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80043aa:	2318      	movs	r3, #24
 80043ac:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ae:	2302      	movs	r3, #2
 80043b0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b2:	2300      	movs	r3, #0
 80043b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043b6:	2300      	movs	r3, #0
 80043b8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80043ba:	2307      	movs	r3, #7
 80043bc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80043c2:	4619      	mov	r1, r3
 80043c4:	482f      	ldr	r0, [pc, #188]	@ (8004484 <HAL_UART_MspInit+0x158>)
 80043c6:	f004 fdc3 	bl	8008f50 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80043ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043cc:	4a2f      	ldr	r2, [pc, #188]	@ (800448c <HAL_UART_MspInit+0x160>)
 80043ce:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80043d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043d2:	221a      	movs	r2, #26
 80043d4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043d8:	2200      	movs	r2, #0
 80043da:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043de:	2200      	movs	r2, #0
 80043e0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043e2:	4b29      	ldr	r3, [pc, #164]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043e4:	2280      	movs	r2, #128	@ 0x80
 80043e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043e8:	4b27      	ldr	r3, [pc, #156]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043ee:	4b26      	ldr	r3, [pc, #152]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80043f4:	4b24      	ldr	r3, [pc, #144]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043f6:	2220      	movs	r2, #32
 80043f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80043fa:	4b23      	ldr	r3, [pc, #140]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004400:	4821      	ldr	r0, [pc, #132]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 8004402:	f004 fb33 	bl	8008a6c <HAL_DMA_Init>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 800440c:	f7ff fad0 	bl	80039b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a1d      	ldr	r2, [pc, #116]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 8004414:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004418:	4a1b      	ldr	r2, [pc, #108]	@ (8004488 <HAL_UART_MspInit+0x15c>)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA2_Channel1;
 800441e:	4b1c      	ldr	r3, [pc, #112]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004420:	4a1c      	ldr	r2, [pc, #112]	@ (8004494 <HAL_UART_MspInit+0x168>)
 8004422:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004424:	4b1a      	ldr	r3, [pc, #104]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004426:	221b      	movs	r2, #27
 8004428:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800442a:	4b19      	ldr	r3, [pc, #100]	@ (8004490 <HAL_UART_MspInit+0x164>)
 800442c:	2210      	movs	r2, #16
 800442e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004430:	4b17      	ldr	r3, [pc, #92]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004432:	2200      	movs	r2, #0
 8004434:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004436:	4b16      	ldr	r3, [pc, #88]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004438:	2280      	movs	r2, #128	@ 0x80
 800443a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800443c:	4b14      	ldr	r3, [pc, #80]	@ (8004490 <HAL_UART_MspInit+0x164>)
 800443e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004442:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004444:	4b12      	ldr	r3, [pc, #72]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004446:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800444a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800444c:	4b10      	ldr	r3, [pc, #64]	@ (8004490 <HAL_UART_MspInit+0x164>)
 800444e:	2200      	movs	r2, #0
 8004450:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004452:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004454:	2200      	movs	r2, #0
 8004456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004458:	480d      	ldr	r0, [pc, #52]	@ (8004490 <HAL_UART_MspInit+0x164>)
 800445a:	f004 fb07 	bl	8008a6c <HAL_DMA_Init>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004464:	f7ff faa4 	bl	80039b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a09      	ldr	r2, [pc, #36]	@ (8004490 <HAL_UART_MspInit+0x164>)
 800446c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800446e:	4a08      	ldr	r2, [pc, #32]	@ (8004490 <HAL_UART_MspInit+0x164>)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8004474:	bf00      	nop
 8004476:	3768      	adds	r7, #104	@ 0x68
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40004400 	.word	0x40004400
 8004480:	40021000 	.word	0x40021000
 8004484:	48000400 	.word	0x48000400
 8004488:	20000574 	.word	0x20000574
 800448c:	40020008 	.word	0x40020008
 8004490:	200005d4 	.word	0x200005d4
 8004494:	40020408 	.word	0x40020408

08004498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004498:	b480      	push	{r7}
 800449a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800449c:	bf00      	nop
 800449e:	e7fd      	b.n	800449c <NMI_Handler+0x4>

080044a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044a4:	bf00      	nop
 80044a6:	e7fd      	b.n	80044a4 <HardFault_Handler+0x4>

080044a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044ac:	bf00      	nop
 80044ae:	e7fd      	b.n	80044ac <MemManage_Handler+0x4>

080044b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044b4:	bf00      	nop
 80044b6:	e7fd      	b.n	80044b4 <BusFault_Handler+0x4>

080044b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044bc:	bf00      	nop
 80044be:	e7fd      	b.n	80044bc <UsageFault_Handler+0x4>

080044c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044ce:	b480      	push	{r7}
 80044d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044d2:	bf00      	nop
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044e0:	bf00      	nop
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr

080044ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044ee:	f000 ff93 	bl	8005418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80044fc:	4802      	ldr	r0, [pc, #8]	@ (8004508 <DMA1_Channel1_IRQHandler+0x10>)
 80044fe:	f004 fbd8 	bl	8008cb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004502:	bf00      	nop
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20000574 	.word	0x20000574

0800450c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004510:	4802      	ldr	r0, [pc, #8]	@ (800451c <DMA1_Channel2_IRQHandler+0x10>)
 8004512:	f004 fbce 	bl	8008cb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004516:	bf00      	nop
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	20000254 	.word	0x20000254

08004520 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
	execute_current_measurement();
 8004524:	f7fd f920 	bl	8001768 <execute_current_measurement>
	time_management();
 8004528:	f000 fb84 	bl	8004c34 <time_management>
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800452c:	4803      	ldr	r0, [pc, #12]	@ (800453c <ADC1_2_IRQHandler+0x1c>)
 800452e:	f001 fc51 	bl	8005dd4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004532:	4803      	ldr	r0, [pc, #12]	@ (8004540 <ADC1_2_IRQHandler+0x20>)
 8004534:	f001 fc4e 	bl	8005dd4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004538:	bf00      	nop
 800453a:	bd80      	pop	{r7, pc}
 800453c:	2000017c 	.word	0x2000017c
 8004540:	200001e8 	.word	0x200001e8

08004544 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Input_Encoder_Z_Pin);
 8004548:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800454c:	f004 fe9a 	bl	8009284 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004550:	bf00      	nop
 8004552:	bd80      	pop	{r7, pc}

08004554 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004558:	4802      	ldr	r0, [pc, #8]	@ (8004564 <TIM4_IRQHandler+0x10>)
 800455a:	f006 fc45 	bl	800ade8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800455e:	bf00      	nop
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000494 	.word	0x20000494

08004568 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 800456c:	4803      	ldr	r0, [pc, #12]	@ (800457c <TIM6_DAC_IRQHandler+0x14>)
 800456e:	f004 f82b 	bl	80085c8 <HAL_DAC_IRQHandler>
  HAL_DAC_IRQHandler(&hdac3);
 8004572:	4803      	ldr	r0, [pc, #12]	@ (8004580 <TIM6_DAC_IRQHandler+0x18>)
 8004574:	f004 f828 	bl	80085c8 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004578:	bf00      	nop
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20000320 	.word	0x20000320
 8004580:	20000334 	.word	0x20000334

08004584 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004588:	4802      	ldr	r0, [pc, #8]	@ (8004594 <DMA2_Channel1_IRQHandler+0x10>)
 800458a:	f004 fb92 	bl	8008cb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800458e:	bf00      	nop
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	200005d4 	.word	0x200005d4

08004598 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 800459c:	4803      	ldr	r0, [pc, #12]	@ (80045ac <COMP1_2_3_IRQHandler+0x14>)
 800459e:	f003 fe2f 	bl	8008200 <HAL_COMP_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp2);
 80045a2:	4803      	ldr	r0, [pc, #12]	@ (80045b0 <COMP1_2_3_IRQHandler+0x18>)
 80045a4:	f003 fe2c 	bl	8008200 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 80045a8:	bf00      	nop
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	200002b4 	.word	0x200002b4
 80045b0:	200002d8 	.word	0x200002d8

080045b4 <COMP4_IRQHandler>:

/**
  * @brief This function handles COMP4 interrupt through EXTI line 30.
  */
void COMP4_IRQHandler(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP4_IRQn 0 */

  /* USER CODE END COMP4_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp4);
 80045b8:	4802      	ldr	r0, [pc, #8]	@ (80045c4 <COMP4_IRQHandler+0x10>)
 80045ba:	f003 fe21 	bl	8008200 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP4_IRQn 1 */

  /* USER CODE END COMP4_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	200002fc 	.word	0x200002fc

080045c8 <init_SVM>:
svm_output pwm_output;


svm_output_f voltage;

void init_SVM(void){
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
	pwm_output.Sa = 0;
 80045cc:	4b06      	ldr	r3, [pc, #24]	@ (80045e8 <init_SVM+0x20>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
	pwm_output.Sb = 0;
 80045d2:	4b05      	ldr	r3, [pc, #20]	@ (80045e8 <init_SVM+0x20>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	605a      	str	r2, [r3, #4]
	pwm_output.Sc = 0;
 80045d8:	4b03      	ldr	r3, [pc, #12]	@ (80045e8 <init_SVM+0x20>)
 80045da:	2200      	movs	r2, #0
 80045dc:	609a      	str	r2, [r3, #8]

}
 80045de:	bf00      	nop
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	200006f4 	.word	0x200006f4

080045ec <execute_SVM_matlab>:


svm_output execute_SVM_matlab(abc_f v){
 80045ec:	b590      	push	{r4, r7, lr}
 80045ee:	b08f      	sub	sp, #60	@ 0x3c
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	eef0 6a40 	vmov.f32	s13, s0
 80045f8:	eeb0 7a60 	vmov.f32	s14, s1
 80045fc:	eef0 7a41 	vmov.f32	s15, s2
 8004600:	edc7 6a00 	vstr	s13, [r7]
 8004604:	ed87 7a01 	vstr	s14, [r7, #4]
 8004608:	edc7 7a02 	vstr	s15, [r7, #8]
	svm_output Output;
	abc_f svm_voltage, v_norm;


	v.a = (v.a > MAX_VOLTAGE) ? MAX_VOLTAGE:v.a;
 800460c:	edd7 7a00 	vldr	s15, [r7]
 8004610:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8004614:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461c:	dd01      	ble.n	8004622 <execute_SVM_matlab+0x36>
 800461e:	4b9a      	ldr	r3, [pc, #616]	@ (8004888 <execute_SVM_matlab+0x29c>)
 8004620:	e000      	b.n	8004624 <execute_SVM_matlab+0x38>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	603b      	str	r3, [r7, #0]
	v.a = (v.a < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.a;
 8004626:	edd7 7a00 	vldr	s15, [r7]
 800462a:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 800462e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004636:	d501      	bpl.n	800463c <execute_SVM_matlab+0x50>
 8004638:	4b94      	ldr	r3, [pc, #592]	@ (800488c <execute_SVM_matlab+0x2a0>)
 800463a:	e000      	b.n	800463e <execute_SVM_matlab+0x52>
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	603b      	str	r3, [r7, #0]
	v.b = (v.b > MAX_VOLTAGE) ? MAX_VOLTAGE:v.b;
 8004640:	edd7 7a01 	vldr	s15, [r7, #4]
 8004644:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8004648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800464c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004650:	dd01      	ble.n	8004656 <execute_SVM_matlab+0x6a>
 8004652:	4b8d      	ldr	r3, [pc, #564]	@ (8004888 <execute_SVM_matlab+0x29c>)
 8004654:	e000      	b.n	8004658 <execute_SVM_matlab+0x6c>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	607b      	str	r3, [r7, #4]
	v.b = (v.b < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.b;
 800465a:	edd7 7a01 	vldr	s15, [r7, #4]
 800465e:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8004662:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800466a:	d501      	bpl.n	8004670 <execute_SVM_matlab+0x84>
 800466c:	4b87      	ldr	r3, [pc, #540]	@ (800488c <execute_SVM_matlab+0x2a0>)
 800466e:	e000      	b.n	8004672 <execute_SVM_matlab+0x86>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	607b      	str	r3, [r7, #4]
	v.c = (v.c > MAX_VOLTAGE) ? MAX_VOLTAGE:v.c;
 8004674:	edd7 7a02 	vldr	s15, [r7, #8]
 8004678:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800467c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004684:	dd01      	ble.n	800468a <execute_SVM_matlab+0x9e>
 8004686:	4b80      	ldr	r3, [pc, #512]	@ (8004888 <execute_SVM_matlab+0x29c>)
 8004688:	e000      	b.n	800468c <execute_SVM_matlab+0xa0>
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	60bb      	str	r3, [r7, #8]
	v.c = (v.c < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.c;
 800468e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004692:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8004696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800469a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469e:	d501      	bpl.n	80046a4 <execute_SVM_matlab+0xb8>
 80046a0:	4b7a      	ldr	r3, [pc, #488]	@ (800488c <execute_SVM_matlab+0x2a0>)
 80046a2:	e000      	b.n	80046a6 <execute_SVM_matlab+0xba>
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	60bb      	str	r3, [r7, #8]


	v_norm.a = v.a/MAX_VOLTAGE;
 80046a8:	ed97 7a00 	vldr	s14, [r7]
 80046ac:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80046b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046b4:	edc7 7a05 	vstr	s15, [r7, #20]
	v_norm.b = v.b/MAX_VOLTAGE;
 80046b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80046bc:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80046c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046c4:	edc7 7a06 	vstr	s15, [r7, #24]
	v_norm.c = v.c/MAX_VOLTAGE;
 80046c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80046cc:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80046d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046d4:	edc7 7a07 	vstr	s15, [r7, #28]

	if(SPACE_VECTOR_MODULAION == ENABLE){
		svm_voltage = SVM_input_Va_Vb_Vc(v_norm);
	}else{
		svm_voltage = Sinus_Va_Vb_Vc(v_norm);
 80046d8:	edd7 6a05 	vldr	s13, [r7, #20]
 80046dc:	ed97 7a06 	vldr	s14, [r7, #24]
 80046e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80046e4:	eeb0 0a66 	vmov.f32	s0, s13
 80046e8:	eef0 0a47 	vmov.f32	s1, s14
 80046ec:	eeb0 1a67 	vmov.f32	s2, s15
 80046f0:	f000 f9b6 	bl	8004a60 <Sinus_Va_Vb_Vc>
 80046f4:	eef0 6a40 	vmov.f32	s13, s0
 80046f8:	eeb0 7a60 	vmov.f32	s14, s1
 80046fc:	eef0 7a41 	vmov.f32	s15, s2
 8004700:	edc7 6a08 	vstr	s13, [r7, #32]
 8004704:	ed87 7a09 	vstr	s14, [r7, #36]	@ 0x24
 8004708:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	}

	voltage.Sa = svm_voltage.a; // DEBUG
 800470c:	6a3b      	ldr	r3, [r7, #32]
 800470e:	4a60      	ldr	r2, [pc, #384]	@ (8004890 <execute_SVM_matlab+0x2a4>)
 8004710:	6013      	str	r3, [r2, #0]
	voltage.Sb = svm_voltage.b; // DEBUG
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	4a5e      	ldr	r2, [pc, #376]	@ (8004890 <execute_SVM_matlab+0x2a4>)
 8004716:	6053      	str	r3, [r2, #4]
	voltage.Sc = svm_voltage.c; // DEBUG
 8004718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471a:	4a5d      	ldr	r2, [pc, #372]	@ (8004890 <execute_SVM_matlab+0x2a4>)
 800471c:	6093      	str	r3, [r2, #8]

	svm_voltage.a = (svm_voltage.a/2) + 0.5f;
 800471e:	ed97 7a08 	vldr	s14, [r7, #32]
 8004722:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800472a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800472e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004732:	edc7 7a08 	vstr	s15, [r7, #32]
	svm_voltage.b = (svm_voltage.b/2) + 0.5f;
 8004736:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800473a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800473e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004742:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004746:	ee77 7a87 	vadd.f32	s15, s15, s14
 800474a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	svm_voltage.c = (svm_voltage.c/2) + 0.5f;
 800474e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004752:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004756:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800475a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800475e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004762:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	svm_voltage.a = (svm_voltage.a > 1) ? 1.0f:svm_voltage.a;
 8004766:	edd7 7a08 	vldr	s15, [r7, #32]
 800476a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800476e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004776:	dd02      	ble.n	800477e <execute_SVM_matlab+0x192>
 8004778:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800477c:	e000      	b.n	8004780 <execute_SVM_matlab+0x194>
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	623b      	str	r3, [r7, #32]
	svm_voltage.a = (svm_voltage.a < 0) ? 0.0f:svm_voltage.a;
 8004782:	edd7 7a08 	vldr	s15, [r7, #32]
 8004786:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800478a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800478e:	d502      	bpl.n	8004796 <execute_SVM_matlab+0x1aa>
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	e000      	b.n	8004798 <execute_SVM_matlab+0x1ac>
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	623b      	str	r3, [r7, #32]
	svm_voltage.b = (svm_voltage.b > 1) ? 1.0f:svm_voltage.b;
 800479a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800479e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047aa:	dd02      	ble.n	80047b2 <execute_SVM_matlab+0x1c6>
 80047ac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80047b0:	e000      	b.n	80047b4 <execute_SVM_matlab+0x1c8>
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	627b      	str	r3, [r7, #36]	@ 0x24
	svm_voltage.b = (svm_voltage.b < 0) ? 0.0f:svm_voltage.b;
 80047b6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80047ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c2:	d502      	bpl.n	80047ca <execute_SVM_matlab+0x1de>
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	e000      	b.n	80047cc <execute_SVM_matlab+0x1e0>
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	627b      	str	r3, [r7, #36]	@ 0x24
	svm_voltage.c = (svm_voltage.c > 1) ? 1.0f:svm_voltage.c;
 80047ce:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80047d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047de:	dd02      	ble.n	80047e6 <execute_SVM_matlab+0x1fa>
 80047e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80047e4:	e000      	b.n	80047e8 <execute_SVM_matlab+0x1fc>
 80047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	svm_voltage.c = (svm_voltage.c < 0) ? 0.0f:svm_voltage.c;
 80047ea:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80047ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f6:	d502      	bpl.n	80047fe <execute_SVM_matlab+0x212>
 80047f8:	f04f 0300 	mov.w	r3, #0
 80047fc:	e000      	b.n	8004800 <execute_SVM_matlab+0x214>
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	62bb      	str	r3, [r7, #40]	@ 0x28

	Output.Sa = (uint32_t)(TIM1_COUNTER * svm_voltage.a);
 8004802:	edd7 7a08 	vldr	s15, [r7, #32]
 8004806:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8004894 <execute_SVM_matlab+0x2a8>
 800480a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800480e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004812:	ee17 3a90 	vmov	r3, s15
 8004816:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Output.Sb = (uint32_t)(TIM1_COUNTER * svm_voltage.b);
 8004818:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800481c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004894 <execute_SVM_matlab+0x2a8>
 8004820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004828:	ee17 3a90 	vmov	r3, s15
 800482c:	633b      	str	r3, [r7, #48]	@ 0x30
	Output.Sc = (uint32_t)(TIM1_COUNTER * svm_voltage.c);
 800482e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004832:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004894 <execute_SVM_matlab+0x2a8>
 8004836:	ee67 7a87 	vmul.f32	s15, s15, s14
 800483a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800483e:	ee17 3a90 	vmov	r3, s15
 8004842:	637b      	str	r3, [r7, #52]	@ 0x34

	Output.Sa = (Output.Sa > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sa;
 8004844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004846:	f241 6222 	movw	r2, #5666	@ 0x1622
 800484a:	4293      	cmp	r3, r2
 800484c:	bf28      	it	cs
 800484e:	4613      	movcs	r3, r2
 8004850:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Output.Sb = (Output.Sb > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sb;
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	f241 6222 	movw	r2, #5666	@ 0x1622
 8004858:	4293      	cmp	r3, r2
 800485a:	bf28      	it	cs
 800485c:	4613      	movcs	r3, r2
 800485e:	633b      	str	r3, [r7, #48]	@ 0x30
	Output.Sc = (Output.Sc > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sc;
 8004860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004862:	f241 6222 	movw	r2, #5666	@ 0x1622
 8004866:	4293      	cmp	r3, r2
 8004868:	bf28      	it	cs
 800486a:	4613      	movcs	r3, r2
 800486c:	637b      	str	r3, [r7, #52]	@ 0x34


	return (Output);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	461c      	mov	r4, r3
 8004872:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004876:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800487a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	373c      	adds	r7, #60	@ 0x3c
 8004882:	46bd      	mov	sp, r7
 8004884:	bd90      	pop	{r4, r7, pc}
 8004886:	bf00      	nop
 8004888:	41400000 	.word	0x41400000
 800488c:	c1400000 	.word	0xc1400000
 8004890:	20000700 	.word	0x20000700
 8004894:	45b11800 	.word	0x45b11800

08004898 <SVM_input_Va_Vb_Vc>:



abc_f SVM_input_Va_Vb_Vc(abc_f v){
 8004898:	b580      	push	{r7, lr}
 800489a:	b090      	sub	sp, #64	@ 0x40
 800489c:	af00      	add	r7, sp, #0
 800489e:	eef0 6a40 	vmov.f32	s13, s0
 80048a2:	eeb0 7a60 	vmov.f32	s14, s1
 80048a6:	eef0 7a41 	vmov.f32	s15, s2
 80048aa:	edc7 6a05 	vstr	s13, [r7, #20]
 80048ae:	ed87 7a06 	vstr	s14, [r7, #24]
 80048b2:	edc7 7a07 	vstr	s15, [r7, #28]

	abc_f Output;
	float min, max;

	if(v.a > v.b && v.a > v.c){
 80048b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80048ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80048be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c6:	dd0b      	ble.n	80048e0 <SVM_input_Va_Vb_Vc+0x48>
 80048c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80048cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80048d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d8:	dd02      	ble.n	80048e0 <SVM_input_Va_Vb_Vc+0x48>
		max = v.a;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048de:	e016      	b.n	800490e <SVM_input_Va_Vb_Vc+0x76>
	}else{
		if(v.b > v.a && v.b > v.c){
 80048e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80048e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80048e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f0:	dd0b      	ble.n	800490a <SVM_input_Va_Vb_Vc+0x72>
 80048f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80048f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80048fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004902:	dd02      	ble.n	800490a <SVM_input_Va_Vb_Vc+0x72>
			max = v.b;
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004908:	e001      	b.n	800490e <SVM_input_Va_Vb_Vc+0x76>
		}else{
			max = v.c;
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
	}

	if(v.a < v.b && v.a < v.c){
 800490e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004912:	edd7 7a06 	vldr	s15, [r7, #24]
 8004916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800491a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800491e:	d50b      	bpl.n	8004938 <SVM_input_Va_Vb_Vc+0xa0>
 8004920:	ed97 7a05 	vldr	s14, [r7, #20]
 8004924:	edd7 7a07 	vldr	s15, [r7, #28]
 8004928:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800492c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004930:	d502      	bpl.n	8004938 <SVM_input_Va_Vb_Vc+0xa0>
		min = v.a;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004936:	e016      	b.n	8004966 <SVM_input_Va_Vb_Vc+0xce>
	}else{
		if(v.b < v.a && v.b < v.c){
 8004938:	ed97 7a06 	vldr	s14, [r7, #24]
 800493c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004948:	d50b      	bpl.n	8004962 <SVM_input_Va_Vb_Vc+0xca>
 800494a:	ed97 7a06 	vldr	s14, [r7, #24]
 800494e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004952:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495a:	d502      	bpl.n	8004962 <SVM_input_Va_Vb_Vc+0xca>
			min = v.b;
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004960:	e001      	b.n	8004966 <SVM_input_Va_Vb_Vc+0xce>
		}else{
			min = v.c;
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	63fb      	str	r3, [r7, #60]	@ 0x3c
		}
	}
	Output.a = (-0.5f * (max+min) + v.a) * DIV_2_SQRT3; // DIV_2_SQRT3 = (2.0f /SQRT3);
 8004966:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800496a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800496e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004972:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004976:	ee27 7a87 	vmul.f32	s14, s15, s14
 800497a:	edd7 7a05 	vldr	s15, [r7, #20]
 800497e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004982:	ee17 0a90 	vmov	r0, s15
 8004986:	f7fb fdab 	bl	80004e0 <__aeabi_f2d>
 800498a:	a333      	add	r3, pc, #204	@ (adr r3, 8004a58 <SVM_input_Va_Vb_Vc+0x1c0>)
 800498c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004990:	f7fb fdfe 	bl	8000590 <__aeabi_dmul>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4610      	mov	r0, r2
 800499a:	4619      	mov	r1, r3
 800499c:	f7fc f80a 	bl	80009b4 <__aeabi_d2f>
 80049a0:	4603      	mov	r3, r0
 80049a2:	623b      	str	r3, [r7, #32]
	Output.b = (-0.5f * (max+min) + v.b) * DIV_2_SQRT3; //(2.0f /SQRT3);
 80049a4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80049a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049b0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80049b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80049bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049c0:	ee17 0a90 	vmov	r0, s15
 80049c4:	f7fb fd8c 	bl	80004e0 <__aeabi_f2d>
 80049c8:	a323      	add	r3, pc, #140	@ (adr r3, 8004a58 <SVM_input_Va_Vb_Vc+0x1c0>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f7fb fddf 	bl	8000590 <__aeabi_dmul>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4610      	mov	r0, r2
 80049d8:	4619      	mov	r1, r3
 80049da:	f7fb ffeb 	bl	80009b4 <__aeabi_d2f>
 80049de:	4603      	mov	r3, r0
 80049e0:	627b      	str	r3, [r7, #36]	@ 0x24
	Output.c = (-0.5f * (max+min) + v.c) * DIV_2_SQRT3; //(2.0f /SQRT3);
 80049e2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80049e6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ee:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80049f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80049fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049fe:	ee17 0a90 	vmov	r0, s15
 8004a02:	f7fb fd6d 	bl	80004e0 <__aeabi_f2d>
 8004a06:	a314      	add	r3, pc, #80	@ (adr r3, 8004a58 <SVM_input_Va_Vb_Vc+0x1c0>)
 8004a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0c:	f7fb fdc0 	bl	8000590 <__aeabi_dmul>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4610      	mov	r0, r2
 8004a16:	4619      	mov	r1, r3
 8004a18:	f7fb ffcc 	bl	80009b4 <__aeabi_d2f>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	return (Output);
 8004a20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a24:	f107 0220 	add.w	r2, r7, #32
 8004a28:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a34:	ee06 1a90 	vmov	s13, r1
 8004a38:	ee07 2a10 	vmov	s14, r2
 8004a3c:	ee07 3a90 	vmov	s15, r3
}
 8004a40:	eeb0 0a66 	vmov.f32	s0, s13
 8004a44:	eef0 0a47 	vmov.f32	s1, s14
 8004a48:	eeb0 1a67 	vmov.f32	s2, s15
 8004a4c:	3740      	adds	r7, #64	@ 0x40
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	f3af 8000 	nop.w
 8004a58:	4590331c 	.word	0x4590331c
 8004a5c:	3ff279a7 	.word	0x3ff279a7

08004a60 <Sinus_Va_Vb_Vc>:

abc_f Sinus_Va_Vb_Vc(abc_f v){
 8004a60:	b480      	push	{r7}
 8004a62:	b08f      	sub	sp, #60	@ 0x3c
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	eef0 6a40 	vmov.f32	s13, s0
 8004a6a:	eeb0 7a60 	vmov.f32	s14, s1
 8004a6e:	eef0 7a41 	vmov.f32	s15, s2
 8004a72:	edc7 6a05 	vstr	s13, [r7, #20]
 8004a76:	ed87 7a06 	vstr	s14, [r7, #24]
 8004a7a:	edc7 7a07 	vstr	s15, [r7, #28]
	abc_f Output;

	Output.a = v.a;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	623b      	str	r3, [r7, #32]
	Output.b = v.b;
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	627b      	str	r3, [r7, #36]	@ 0x24
	Output.c = v.c;
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	62bb      	str	r3, [r7, #40]	@ 0x28

	return Output;
 8004a8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a8e:	f107 0220 	add.w	r2, r7, #32
 8004a92:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004a98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9e:	ee06 1a90 	vmov	s13, r1
 8004aa2:	ee07 2a10 	vmov	s14, r2
 8004aa6:	ee07 3a90 	vmov	s15, r3
}
 8004aaa:	eeb0 0a66 	vmov.f32	s0, s13
 8004aae:	eef0 0a47 	vmov.f32	s1, s14
 8004ab2:	eeb0 1a67 	vmov.f32	s2, s15
 8004ab6:	373c      	adds	r7, #60	@ 0x3c
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <set_output_to_zero>:
	TIM1->CCR1 = pwm_output.Sa;
	TIM1->CCR2 = pwm_output.Sb;
	TIM1->CCR3 = pwm_output.Sc;
}

void set_output_to_zero(void){
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0

	TIM1->CCR1 = 0;
 8004ac4:	4b06      	ldr	r3, [pc, #24]	@ (8004ae0 <set_output_to_zero+0x20>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = 0;
 8004aca:	4b05      	ldr	r3, [pc, #20]	@ (8004ae0 <set_output_to_zero+0x20>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 8004ad0:	4b03      	ldr	r3, [pc, #12]	@ (8004ae0 <set_output_to_zero+0x20>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004ad6:	bf00      	nop
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	40012c00 	.word	0x40012c00

08004ae4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004ae8:	4b06      	ldr	r3, [pc, #24]	@ (8004b04 <SystemInit+0x20>)
 8004aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aee:	4a05      	ldr	r2, [pc, #20]	@ (8004b04 <SystemInit+0x20>)
 8004af0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004af4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004af8:	bf00      	nop
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <init_task>:
int16_t debug_signal_1, debug_signal_2, debug_signal_3, debug_signal_4, debug_counter_smo, debug_pwm_output1,debug_pwm_output2,debug_pwm_output3;
uint8_t closed_loop_token;

uint32_t operation_time_us;

void init_task(void){
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
	closed_loop_token = 0;
 8004b0c:	4b30      	ldr	r3, [pc, #192]	@ (8004bd0 <init_task+0xc8>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	701a      	strb	r2, [r3, #0]
	debug_counter_smo = 0;
 8004b12:	4b30      	ldr	r3, [pc, #192]	@ (8004bd4 <init_task+0xcc>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	801a      	strh	r2, [r3, #0]
	debug_signal_1 = 200;
 8004b18:	4b2f      	ldr	r3, [pc, #188]	@ (8004bd8 <init_task+0xd0>)
 8004b1a:	22c8      	movs	r2, #200	@ 0xc8
 8004b1c:	801a      	strh	r2, [r3, #0]
	debug_signal_2 = 4000;
 8004b1e:	4b2f      	ldr	r3, [pc, #188]	@ (8004bdc <init_task+0xd4>)
 8004b20:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8004b24:	801a      	strh	r2, [r3, #0]
	debug_signal_3 = 65000;
 8004b26:	4b2e      	ldr	r3, [pc, #184]	@ (8004be0 <init_task+0xd8>)
 8004b28:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 8004b2c:	801a      	strh	r2, [r3, #0]
	debug_signal_4 = 10000;
 8004b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8004be4 <init_task+0xdc>)
 8004b30:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004b34:	801a      	strh	r2, [r3, #0]
	test_function_counter = 0;
 8004b36:	4b2c      	ldr	r3, [pc, #176]	@ (8004be8 <init_task+0xe0>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]
	test_function_flag = 0;
 8004b3c:	4b2b      	ldr	r3, [pc, #172]	@ (8004bec <init_task+0xe4>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	701a      	strb	r2, [r3, #0]

	init_foc(&foc_values);
 8004b42:	482b      	ldr	r0, [pc, #172]	@ (8004bf0 <init_task+0xe8>)
 8004b44:	f7fd f94a 	bl	8001ddc <init_foc>
	init_control_functions();
 8004b48:	f7fc f9ec 	bl	8000f24 <init_control_functions>
	init_SVM();
 8004b4c:	f7ff fd3c 	bl	80045c8 <init_SVM>
	init_current_measurement();
 8004b50:	f7fc fdc4 	bl	80016dc <init_current_measurement>
	init_encoder();
 8004b54:	f7fd f832 	bl	8001bbc <init_encoder>
	init_communication();
 8004b58:	f7fc f912 	bl	8000d80 <init_communication>
	init_math();
 8004b5c:	f7fd fe60 	bl	8002820 <init_math>
	init_observer(&observer_values);
 8004b60:	4824      	ldr	r0, [pc, #144]	@ (8004bf4 <init_task+0xec>)
 8004b62:	f7fe ff2b 	bl	80039bc <init_observer>

	ENGINE_MODE = RUN_ENGINE;
 8004b66:	4b24      	ldr	r3, [pc, #144]	@ (8004bf8 <init_task+0xf0>)
 8004b68:	2202      	movs	r2, #2
 8004b6a:	701a      	strb	r2, [r3, #0]
	foc_values.foc_mode = FOC_CLOSELOOP;
 8004b6c:	4b20      	ldr	r3, [pc, #128]	@ (8004bf0 <init_task+0xe8>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	observer_values.state = OFF;
 8004b74:	4b1f      	ldr	r3, [pc, #124]	@ (8004bf4 <init_task+0xec>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	701a      	strb	r2, [r3, #0]
	 */

	if(DEBUG_MODE == ON){
		system_state = RUN_CLOSED_LOOP;
	}else{
		system_state = GOTO_START_POSITION;
 8004b7a:	4b20      	ldr	r3, [pc, #128]	@ (8004bfc <init_task+0xf4>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]



	// set init values

	middlespeed_task_counter 	= 0;
 8004b80:	4b1f      	ldr	r3, [pc, #124]	@ (8004c00 <init_task+0xf8>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	701a      	strb	r2, [r3, #0]
	lowspeed_task_counter		= 0;
 8004b86:	4b1f      	ldr	r3, [pc, #124]	@ (8004c04 <init_task+0xfc>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	801a      	strh	r2, [r3, #0]

	speed_rate_memory 			= 0.0f;
 8004b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c08 <init_task+0x100>)
 8004b8e:	f04f 0200 	mov.w	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]
	speed_reference 			= -500;
 8004b94:	4b1d      	ldr	r3, [pc, #116]	@ (8004c0c <init_task+0x104>)
 8004b96:	4a1e      	ldr	r2, [pc, #120]	@ (8004c10 <init_task+0x108>)
 8004b98:	601a      	str	r2, [r3, #0]
	position_reference 			= 0;
 8004b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004c14 <init_task+0x10c>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
	state_encoder 				= 0;
 8004ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8004c18 <init_task+0x110>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	701a      	strb	r2, [r3, #0]
	wait_counter 				= 0;
 8004ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c1c <init_task+0x114>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	801a      	strh	r2, [r3, #0]
	count_1 					= 0;
 8004bac:	4b1c      	ldr	r3, [pc, #112]	@ (8004c20 <init_task+0x118>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	801a      	strh	r2, [r3, #0]
	count_2 					= 0;
 8004bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8004c24 <init_task+0x11c>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	801a      	strh	r2, [r3, #0]
	openloop_counter			= 0;
 8004bb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c28 <init_task+0x120>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	801a      	strh	r2, [r3, #0]

	observer_counter 			= 0;
 8004bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8004c2c <init_task+0x124>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	801a      	strh	r2, [r3, #0]
	Iq_set 						= 0.0;
 8004bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c30 <init_task+0x128>)
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]

}
 8004bcc:	bf00      	nop
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	200007ee 	.word	0x200007ee
 8004bd4:	200007ec 	.word	0x200007ec
 8004bd8:	200007e4 	.word	0x200007e4
 8004bdc:	200007e6 	.word	0x200007e6
 8004be0:	200007e8 	.word	0x200007e8
 8004be4:	200007ea 	.word	0x200007ea
 8004be8:	200007c8 	.word	0x200007c8
 8004bec:	200007cc 	.word	0x200007cc
 8004bf0:	2000071c 	.word	0x2000071c
 8004bf4:	20000790 	.word	0x20000790
 8004bf8:	2000070c 	.word	0x2000070c
 8004bfc:	200007d4 	.word	0x200007d4
 8004c00:	20000718 	.word	0x20000718
 8004c04:	2000071a 	.word	0x2000071a
 8004c08:	200007d0 	.word	0x200007d0
 8004c0c:	20000710 	.word	0x20000710
 8004c10:	fffffe0c 	.word	0xfffffe0c
 8004c14:	20000714 	.word	0x20000714
 8004c18:	200007dc 	.word	0x200007dc
 8004c1c:	200007c2 	.word	0x200007c2
 8004c20:	200007bc 	.word	0x200007bc
 8004c24:	200007be 	.word	0x200007be
 8004c28:	200007c6 	.word	0x200007c6
 8004c2c:	200007c0 	.word	0x200007c0
 8004c30:	200007e0 	.word	0x200007e0

08004c34 <time_management>:

/*
 * time_management():	this function is triggered by the TIM1 (currently running at 10kHz)
 * 						and manages the functions in task.h.
 */
void time_management(void){
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0

//	start_time_measurement();

	calc_speed_and_position();
 8004c38:	f7fc fff4 	bl	8001c24 <calc_speed_and_position>
	execute_current_measurement(); // 9.15us
 8004c3c:	f7fc fd94 	bl	8001768 <execute_current_measurement>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8004c40:	2201      	movs	r2, #1
 8004c42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c4a:	f004 fb03 	bl	8009254 <HAL_GPIO_WritePin>
	engine_mode_observer(); // look for START/STOP interrupt
 8004c4e:	f000 f80f 	bl	8004c70 <engine_mode_observer>
	switch_state_observer();
 8004c52:	f000 f827 	bl	8004ca4 <switch_state_observer>
	highspeed_task();		// run the System (middle speed part are included)
 8004c56:	f000 f869 	bl	8004d2c <highspeed_task>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c64:	f004 faf6 	bl	8009254 <HAL_GPIO_WritePin>
	lowspeed_task();
 8004c68:	f000 face 	bl	8005208 <lowspeed_task>
//	debug_signal_1 += 1;
//	debug_signal_2 += 1;
//	debug_signal_3 += 1;
//	debug_signal_4 += 1;

}
 8004c6c:	bf00      	nop
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <engine_mode_observer>:

/*
 * engine_mode_observer():	look for START/STOP interrupt comes from the button (with the engine_mode_start_stopp function).
 */
void engine_mode_observer(void){
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
	if(ENGINE_MODE == STOPP_ENGINE){
 8004c74:	4b09      	ldr	r3, [pc, #36]	@ (8004c9c <engine_mode_observer+0x2c>)
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d102      	bne.n	8004c82 <engine_mode_observer+0x12>
		system_state = STOPP;
 8004c7c:	4b08      	ldr	r3, [pc, #32]	@ (8004ca0 <engine_mode_observer+0x30>)
 8004c7e:	22ff      	movs	r2, #255	@ 0xff
 8004c80:	701a      	strb	r2, [r3, #0]
	}
	if(ENGINE_MODE == START_ENGINE){
 8004c82:	4b06      	ldr	r3, [pc, #24]	@ (8004c9c <engine_mode_observer+0x2c>)
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d102      	bne.n	8004c90 <engine_mode_observer+0x20>
		system_state = RUN_CLOSED_LOOP;
 8004c8a:	4b05      	ldr	r3, [pc, #20]	@ (8004ca0 <engine_mode_observer+0x30>)
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	701a      	strb	r2, [r3, #0]
	}
}
 8004c90:	bf00      	nop
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	2000070c 	.word	0x2000070c
 8004ca0:	200007d4 	.word	0x200007d4

08004ca4 <switch_state_observer>:

/*
 * switch_state_observer(): look for switching state. necessary for reset counter
 */
void switch_state_observer(void){
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
	if(system_state != old_system_state){
 8004ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd4 <switch_state_observer+0x30>)
 8004caa:	781a      	ldrb	r2, [r3, #0]
 8004cac:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd8 <switch_state_observer+0x34>)
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d006      	beq.n	8004cc2 <switch_state_observer+0x1e>
	// ####### trigger these section after the system state changed #########

		openloop_counter = 0;
 8004cb4:	4b09      	ldr	r3, [pc, #36]	@ (8004cdc <switch_state_observer+0x38>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	801a      	strh	r2, [r3, #0]
		open_loop_speed_rpm = 0.0f;
 8004cba:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <switch_state_observer+0x3c>)
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]

	// ##############################################################
	}
	old_system_state = system_state;
 8004cc2:	4b04      	ldr	r3, [pc, #16]	@ (8004cd4 <switch_state_observer+0x30>)
 8004cc4:	781a      	ldrb	r2, [r3, #0]
 8004cc6:	4b04      	ldr	r3, [pc, #16]	@ (8004cd8 <switch_state_observer+0x34>)
 8004cc8:	701a      	strb	r2, [r3, #0]
}
 8004cca:	bf00      	nop
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	200007d4 	.word	0x200007d4
 8004cd8:	200007d5 	.word	0x200007d5
 8004cdc:	200007c6 	.word	0x200007c6
 8004ce0:	200007d8 	.word	0x200007d8

08004ce4 <engine_start_function>:
	}else{
		ENGINE_MODE = STOPP_ENGINE;
	}
}

void engine_start_function(void){
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0

	ENGINE_MODE = START_ENGINE;
 8004ce8:	4b03      	ldr	r3, [pc, #12]	@ (8004cf8 <engine_start_function+0x14>)
 8004cea:	2201      	movs	r2, #1
 8004cec:	701a      	strb	r2, [r3, #0]
}
 8004cee:	bf00      	nop
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	2000070c 	.word	0x2000070c

08004cfc <engine_stopp_function>:

void engine_stopp_function(void){
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
	ENGINE_MODE = STOPP_ENGINE;
 8004d00:	4b03      	ldr	r3, [pc, #12]	@ (8004d10 <engine_stopp_function+0x14>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	701a      	strb	r2, [r3, #0]
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr
 8004d10:	2000070c 	.word	0x2000070c

08004d14 <engine_init_function>:

void engine_init_function(void){
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
	system_state = GOTO_START_POSITION;
 8004d18:	4b03      	ldr	r3, [pc, #12]	@ (8004d28 <engine_init_function+0x14>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	701a      	strb	r2, [r3, #0]
}
 8004d1e:	bf00      	nop
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr
 8004d28:	200007d4 	.word	0x200007d4

08004d2c <highspeed_task>:

/*
 * highspeed_task():	executes corresponding outputs depending on system_state.
 */
uint8_t highspeed_task(void){
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08a      	sub	sp, #40	@ 0x28
 8004d30:	af00      	add	r7, sp, #0

	svm_output pwm;


	switch (system_state){
 8004d32:	4ba9      	ldr	r3, [pc, #676]	@ (8004fd8 <highspeed_task+0x2ac>)
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b06      	cmp	r3, #6
 8004d38:	dc16      	bgt.n	8004d68 <highspeed_task+0x3c>
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f2c0 81d2 	blt.w	80050e4 <highspeed_task+0x3b8>
 8004d40:	2b06      	cmp	r3, #6
 8004d42:	f200 81cf 	bhi.w	80050e4 <highspeed_task+0x3b8>
 8004d46:	a201      	add	r2, pc, #4	@ (adr r2, 8004d4c <highspeed_task+0x20>)
 8004d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4c:	08004db3 	.word	0x08004db3
 8004d50:	08004ed5 	.word	0x08004ed5
 8004d54:	08004f55 	.word	0x08004f55
 8004d58:	080050e5 	.word	0x080050e5
 8004d5c:	080050e5 	.word	0x080050e5
 8004d60:	080050e5 	.word	0x080050e5
 8004d64:	08004e89 	.word	0x08004e89
 8004d68:	2bff      	cmp	r3, #255	@ 0xff
 8004d6a:	f040 81bb 	bne.w	80050e4 <highspeed_task+0x3b8>

		case STOPP:

			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004d6e:	4b9b      	ldr	r3, [pc, #620]	@ (8004fdc <highspeed_task+0x2b0>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			observer_values.state 	= OFF;
 8004d76:	4b9a      	ldr	r3, [pc, #616]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	701a      	strb	r2, [r3, #0]

			clear_foc(&foc_values);
 8004d7c:	4897      	ldr	r0, [pc, #604]	@ (8004fdc <highspeed_task+0x2b0>)
 8004d7e:	f7fd f879 	bl	8001e74 <clear_foc>
			state_observer_reset();
 8004d82:	f7fe fe8b 	bl	8003a9c <state_observer_reset>
			reset_pi_integrator();
 8004d86:	f7fc fc89 	bl	800169c <reset_pi_integrator>

			speed_rate_memory = 0;
 8004d8a:	4b96      	ldr	r3, [pc, #600]	@ (8004fe4 <highspeed_task+0x2b8>)
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	601a      	str	r2, [r3, #0]
			foc_values.speed_rad = 0;
 8004d92:	4b92      	ldr	r3, [pc, #584]	@ (8004fdc <highspeed_task+0x2b0>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	645a      	str	r2, [r3, #68]	@ 0x44
			automatic_counter  = 0;
 8004d98:	4b93      	ldr	r3, [pc, #588]	@ (8004fe8 <highspeed_task+0x2bc>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	801a      	strh	r2, [r3, #0]


			TIM1->CCR1 = 0;
 8004d9e:	4b93      	ldr	r3, [pc, #588]	@ (8004fec <highspeed_task+0x2c0>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8004da4:	4b91      	ldr	r3, [pc, #580]	@ (8004fec <highspeed_task+0x2c0>)
 8004da6:	2200      	movs	r2, #0
 8004da8:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8004daa:	4b90      	ldr	r3, [pc, #576]	@ (8004fec <highspeed_task+0x2c0>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	63da      	str	r2, [r3, #60]	@ 0x3c

		break;
 8004db0:	e1b2      	b.n	8005118 <highspeed_task+0x3ec>
		/*
		 * GOTO_START_POSITION: move the Rotor to the q-Axis, then set the angle to zero
		 */
		case GOTO_START_POSITION:

			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004db2:	4b8a      	ldr	r3, [pc, #552]	@ (8004fdc <highspeed_task+0x2b0>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			observer_values.state 	= OFF;
 8004dba:	4b89      	ldr	r3, [pc, #548]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	701a      	strb	r2, [r3, #0]

			dq_f V;
			observer_values.theta = 0;
 8004dc0:	4b87      	ldr	r3, [pc, #540]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	819a      	strh	r2, [r3, #12]
			execute_FOC(&foc_values, Iq_set);
 8004dc6:	4b8a      	ldr	r3, [pc, #552]	@ (8004ff0 <highspeed_task+0x2c4>)
 8004dc8:	edd3 7a00 	vldr	s15, [r3]
 8004dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8004dd0:	4882      	ldr	r0, [pc, #520]	@ (8004fdc <highspeed_task+0x2b0>)
 8004dd2:	f7fd f88b 	bl	8001eec <execute_FOC>

			// here: activate 200 cycles the goto_position function, then wait 4800 cycles before go to WAIT
			if(wait_counter < 5000){
 8004dd6:	4b87      	ldr	r3, [pc, #540]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d84b      	bhi.n	8004e7a <highspeed_task+0x14e>
				if(wait_counter < 4000){
 8004de2:	4b84      	ldr	r3, [pc, #528]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8004dea:	d21e      	bcs.n	8004e2a <highspeed_task+0xfe>
					V.d = 2.0f;
 8004dec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004df0:	613b      	str	r3, [r7, #16]
					V.q = 0.0f;
 8004df2:	f04f 0300 	mov.w	r3, #0
 8004df6:	617b      	str	r3, [r7, #20]
					pwm = goto_position(V);
 8004df8:	f107 0318 	add.w	r3, r7, #24
 8004dfc:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e00:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e04:	eeb0 0a47 	vmov.f32	s0, s14
 8004e08:	eef0 0a67 	vmov.f32	s1, s15
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fd faf1 	bl	80023f4 <goto_position>
					set_encoder_to_zero(&foc_values);
 8004e12:	4872      	ldr	r0, [pc, #456]	@ (8004fdc <highspeed_task+0x2b0>)
 8004e14:	f7fc fef4 	bl	8001c00 <set_encoder_to_zero>
					TIM1->CCR1 = pwm.Sa;
 8004e18:	4a74      	ldr	r2, [pc, #464]	@ (8004fec <highspeed_task+0x2c0>)
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	6353      	str	r3, [r2, #52]	@ 0x34
					TIM1->CCR2 = pwm.Sb;
 8004e1e:	4a73      	ldr	r2, [pc, #460]	@ (8004fec <highspeed_task+0x2c0>)
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	6393      	str	r3, [r2, #56]	@ 0x38
					TIM1->CCR3 = pwm.Sc;
 8004e24:	4a71      	ldr	r2, [pc, #452]	@ (8004fec <highspeed_task+0x2c0>)
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	63d3      	str	r3, [r2, #60]	@ 0x3c

				}
				V.d = 4.0f;
 8004e2a:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8004e2e:	613b      	str	r3, [r7, #16]
				V.q = 0.0f;
 8004e30:	f04f 0300 	mov.w	r3, #0
 8004e34:	617b      	str	r3, [r7, #20]
				pwm = goto_position(V);
 8004e36:	463b      	mov	r3, r7
 8004e38:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e40:	eeb0 0a47 	vmov.f32	s0, s14
 8004e44:	eef0 0a67 	vmov.f32	s1, s15
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fd fad3 	bl	80023f4 <goto_position>
 8004e4e:	f107 0318 	add.w	r3, r7, #24
 8004e52:	463a      	mov	r2, r7
 8004e54:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e56:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				TIM1->CCR1 = pwm.Sa;
 8004e5a:	4a64      	ldr	r2, [pc, #400]	@ (8004fec <highspeed_task+0x2c0>)
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	6353      	str	r3, [r2, #52]	@ 0x34
				TIM1->CCR2 = pwm.Sb;
 8004e60:	4a62      	ldr	r2, [pc, #392]	@ (8004fec <highspeed_task+0x2c0>)
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	6393      	str	r3, [r2, #56]	@ 0x38
				TIM1->CCR3 = pwm.Sc;
 8004e66:	4a61      	ldr	r2, [pc, #388]	@ (8004fec <highspeed_task+0x2c0>)
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	63d3      	str	r3, [r2, #60]	@ 0x3c
				wait_counter += 1;
 8004e6c:	4b61      	ldr	r3, [pc, #388]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004e6e:	881b      	ldrh	r3, [r3, #0]
 8004e70:	3301      	adds	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	4b5f      	ldr	r3, [pc, #380]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004e76:	801a      	strh	r2, [r3, #0]
				}else{
					system_state = STOPP;
				}
			}

		break;
 8004e78:	e14e      	b.n	8005118 <highspeed_task+0x3ec>
				wait_counter = 0;
 8004e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	801a      	strh	r2, [r3, #0]
					system_state = STOPP;
 8004e80:	4b55      	ldr	r3, [pc, #340]	@ (8004fd8 <highspeed_task+0x2ac>)
 8004e82:	22ff      	movs	r2, #255	@ 0xff
 8004e84:	701a      	strb	r2, [r3, #0]
		break;
 8004e86:	e147      	b.n	8005118 <highspeed_task+0x3ec>
		/*
		 * WAIT: set Output to zero
		 */

		case WAIT:
			observer_values.state 	= OFF;
 8004e88:	4b55      	ldr	r3, [pc, #340]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	701a      	strb	r2, [r3, #0]
			if (wait_counter <4000){
 8004e8e:	4b59      	ldr	r3, [pc, #356]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004e90:	881b      	ldrh	r3, [r3, #0]
 8004e92:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8004e96:	d211      	bcs.n	8004ebc <highspeed_task+0x190>
				wait_counter += 1;
 8004e98:	4b56      	ldr	r3, [pc, #344]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	4b54      	ldr	r3, [pc, #336]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004ea2:	801a      	strh	r2, [r3, #0]

				set_output_to_zero();
 8004ea4:	f7ff fe0c 	bl	8004ac0 <set_output_to_zero>
				TIM1->CCR1 = 0;
 8004ea8:	4b50      	ldr	r3, [pc, #320]	@ (8004fec <highspeed_task+0x2c0>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 0;
 8004eae:	4b4f      	ldr	r3, [pc, #316]	@ (8004fec <highspeed_task+0x2c0>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	639a      	str	r2, [r3, #56]	@ 0x38
				TIM1->CCR3 = 0;
 8004eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8004fec <highspeed_task+0x2c0>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	63da      	str	r2, [r3, #60]	@ 0x3c
				reset_pi_integrator();
				foc_values.speed_rad = 0;
				ENGINE_MODE = RUN_ENGINE;
			}

		break;
 8004eba:	e12d      	b.n	8005118 <highspeed_task+0x3ec>
				wait_counter = 0;
 8004ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8004ff4 <highspeed_task+0x2c8>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	801a      	strh	r2, [r3, #0]
				reset_pi_integrator();
 8004ec2:	f7fc fbeb 	bl	800169c <reset_pi_integrator>
				foc_values.speed_rad = 0;
 8004ec6:	4b45      	ldr	r3, [pc, #276]	@ (8004fdc <highspeed_task+0x2b0>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	645a      	str	r2, [r3, #68]	@ 0x44
				ENGINE_MODE = RUN_ENGINE;
 8004ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8004ff8 <highspeed_task+0x2cc>)
 8004ece:	2202      	movs	r2, #2
 8004ed0:	701a      	strb	r2, [r3, #0]
		break;
 8004ed2:	e121      	b.n	8005118 <highspeed_task+0x3ec>
		 * 					for TIM1 using execute_SVM_matlab().
		 */

		case RUN_CLOSED_LOOP:

			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004ed4:	4b41      	ldr	r3, [pc, #260]	@ (8004fdc <highspeed_task+0x2b0>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
//			observer_values.state 	= OFF;
			observer_values.state = ON;
 8004edc:	4b40      	ldr	r3, [pc, #256]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004ede:	2201      	movs	r2, #1
 8004ee0:	701a      	strb	r2, [r3, #0]

			int16_t speedvalue 		= (int16_t)(speed_reference);
 8004ee2:	4b46      	ldr	r3, [pc, #280]	@ (8004ffc <highspeed_task+0x2d0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	84fb      	strh	r3, [r7, #38]	@ 0x26
			get_el_angle(&foc_values);
 8004ee8:	483c      	ldr	r0, [pc, #240]	@ (8004fdc <highspeed_task+0x2b0>)
 8004eea:	f7fc ff21 	bl	8001d30 <get_el_angle>
			state_observer_speed(&foc_values, FOC_FREQUENCY);
 8004eee:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8004ef2:	483a      	ldr	r0, [pc, #232]	@ (8004fdc <highspeed_task+0x2b0>)
 8004ef4:	f7fe fdf4 	bl	8003ae0 <state_observer_speed>
//			state_observer_disturbance(&foc_values, FOC_FREQUENCY);
			middlespeed_task(speedvalue);
 8004ef8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 f923 	bl	8005148 <middlespeed_task>
			execute_FOC(&foc_values, Iq_set);
 8004f02:	4b3b      	ldr	r3, [pc, #236]	@ (8004ff0 <highspeed_task+0x2c4>)
 8004f04:	edd3 7a00 	vldr	s15, [r3]
 8004f08:	eeb0 0a67 	vmov.f32	s0, s15
 8004f0c:	4833      	ldr	r0, [pc, #204]	@ (8004fdc <highspeed_task+0x2b0>)
 8004f0e:	f7fc ffed 	bl	8001eec <execute_FOC>
			pwm = execute_SVM_matlab(foc_values.v_abc);
 8004f12:	463a      	mov	r2, r7
 8004f14:	4b31      	ldr	r3, [pc, #196]	@ (8004fdc <highspeed_task+0x2b0>)
 8004f16:	edd3 6a08 	vldr	s13, [r3, #32]
 8004f1a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8004f1e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004f22:	eeb0 0a66 	vmov.f32	s0, s13
 8004f26:	eef0 0a47 	vmov.f32	s1, s14
 8004f2a:	eeb0 1a67 	vmov.f32	s2, s15
 8004f2e:	4610      	mov	r0, r2
 8004f30:	f7ff fb5c 	bl	80045ec <execute_SVM_matlab>
 8004f34:	f107 0318 	add.w	r3, r7, #24
 8004f38:	463a      	mov	r2, r7
 8004f3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

			TIM1->CCR1 = pwm.Sa;
 8004f40:	4a2a      	ldr	r2, [pc, #168]	@ (8004fec <highspeed_task+0x2c0>)
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 = pwm.Sb;
 8004f46:	4a29      	ldr	r2, [pc, #164]	@ (8004fec <highspeed_task+0x2c0>)
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 = pwm.Sc;
 8004f4c:	4a27      	ldr	r2, [pc, #156]	@ (8004fec <highspeed_task+0x2c0>)
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	63d3      	str	r3, [r2, #60]	@ 0x3c
//			Collect_And_Print_Data(foc_values.i_a,foc_values.i_b, foc_values.v_circle.d, foc_values.v_circle.q);

		break;
 8004f52:	e0e1      	b.n	8005118 <highspeed_task+0x3ec>
		/*
		 * OPENLOOP:	Run in openloop
		 */
		case OPENLOOP:

			if (closed_loop_token == 1){
 8004f54:	4b2a      	ldr	r3, [pc, #168]	@ (8005000 <highspeed_task+0x2d4>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d104      	bne.n	8004f66 <highspeed_task+0x23a>
				foc_values.foc_mode 		= FOC_OBSERVER;
 8004f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004fdc <highspeed_task+0x2b0>)
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8004f64:	e003      	b.n	8004f6e <highspeed_task+0x242>
			}else{
			foc_values.foc_mode 		= FOC_OPENLOOP;
 8004f66:	4b1d      	ldr	r3, [pc, #116]	@ (8004fdc <highspeed_task+0x2b0>)
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			observer_values.state 		= ON;
 8004f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe0 <highspeed_task+0x2b4>)
 8004f70:	2201      	movs	r2, #1
 8004f72:	701a      	strb	r2, [r3, #0]
			get_el_angle(&foc_values); // need for debug
 8004f74:	4819      	ldr	r0, [pc, #100]	@ (8004fdc <highspeed_task+0x2b0>)
 8004f76:	f7fc fedb 	bl	8001d30 <get_el_angle>

			// ############## RAMP FUNCTION #################
			if(speed_reference > 0){
 8004f7a:	4b20      	ldr	r3, [pc, #128]	@ (8004ffc <highspeed_task+0x2d0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	dd46      	ble.n	8005010 <highspeed_task+0x2e4>
				if((int16_t)open_loop_speed_rpm < speed_reference){
 8004f82:	4b20      	ldr	r3, [pc, #128]	@ (8005004 <highspeed_task+0x2d8>)
 8004f84:	edd3 7a00 	vldr	s15, [r3]
 8004f88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f8c:	ee17 3a90 	vmov	r3, s15
 8004f90:	b21b      	sxth	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	4b19      	ldr	r3, [pc, #100]	@ (8004ffc <highspeed_task+0x2d0>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	da12      	bge.n	8004fc2 <highspeed_task+0x296>
					open_loop_speed_rpm += (OPENLOOP_RAMP * (float)openloop_counter);
 8004f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005008 <highspeed_task+0x2dc>)
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	ee07 3a90 	vmov	s15, r3
 8004fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fa8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800500c <highspeed_task+0x2e0>
 8004fac:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004fb0:	4b14      	ldr	r3, [pc, #80]	@ (8005004 <highspeed_task+0x2d8>)
 8004fb2:	edd3 7a00 	vldr	s15, [r3]
 8004fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fba:	4b12      	ldr	r3, [pc, #72]	@ (8005004 <highspeed_task+0x2d8>)
 8004fbc:	edc3 7a00 	vstr	s15, [r3]
 8004fc0:	e04f      	b.n	8005062 <highspeed_task+0x336>
				}else{
					open_loop_speed_rpm = (float)speed_reference;
 8004fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ffc <highspeed_task+0x2d0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fce:	4b0d      	ldr	r3, [pc, #52]	@ (8005004 <highspeed_task+0x2d8>)
 8004fd0:	edc3 7a00 	vstr	s15, [r3]
 8004fd4:	e045      	b.n	8005062 <highspeed_task+0x336>
 8004fd6:	bf00      	nop
 8004fd8:	200007d4 	.word	0x200007d4
 8004fdc:	2000071c 	.word	0x2000071c
 8004fe0:	20000790 	.word	0x20000790
 8004fe4:	200007d0 	.word	0x200007d0
 8004fe8:	200007c4 	.word	0x200007c4
 8004fec:	40012c00 	.word	0x40012c00
 8004ff0:	200007e0 	.word	0x200007e0
 8004ff4:	200007c2 	.word	0x200007c2
 8004ff8:	2000070c 	.word	0x2000070c
 8004ffc:	20000710 	.word	0x20000710
 8005000:	200007ee 	.word	0x200007ee
 8005004:	200007d8 	.word	0x200007d8
 8005008:	200007c6 	.word	0x200007c6
 800500c:	388bcf65 	.word	0x388bcf65
				}
			}else{
				if((int16_t)open_loop_speed_rpm > speed_reference){
 8005010:	4b44      	ldr	r3, [pc, #272]	@ (8005124 <highspeed_task+0x3f8>)
 8005012:	edd3 7a00 	vldr	s15, [r3]
 8005016:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800501a:	ee17 3a90 	vmov	r3, s15
 800501e:	b21b      	sxth	r3, r3
 8005020:	461a      	mov	r2, r3
 8005022:	4b41      	ldr	r3, [pc, #260]	@ (8005128 <highspeed_task+0x3fc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	dd12      	ble.n	8005050 <highspeed_task+0x324>
					open_loop_speed_rpm -= (OPENLOOP_RAMP * (float)openloop_counter);
 800502a:	4b3e      	ldr	r3, [pc, #248]	@ (8005124 <highspeed_task+0x3f8>)
 800502c:	ed93 7a00 	vldr	s14, [r3]
 8005030:	4b3e      	ldr	r3, [pc, #248]	@ (800512c <highspeed_task+0x400>)
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	ee07 3a90 	vmov	s15, r3
 8005038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800503c:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8005130 <highspeed_task+0x404>
 8005040:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005048:	4b36      	ldr	r3, [pc, #216]	@ (8005124 <highspeed_task+0x3f8>)
 800504a:	edc3 7a00 	vstr	s15, [r3]
 800504e:	e008      	b.n	8005062 <highspeed_task+0x336>
				}else{
					open_loop_speed_rpm = (float)speed_reference;
 8005050:	4b35      	ldr	r3, [pc, #212]	@ (8005128 <highspeed_task+0x3fc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	ee07 3a90 	vmov	s15, r3
 8005058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800505c:	4b31      	ldr	r3, [pc, #196]	@ (8005124 <highspeed_task+0x3f8>)
 800505e:	edc3 7a00 	vstr	s15, [r3]
				}
			}
			// ###############################################

			generate_openloop((int16_t)open_loop_speed_rpm, &foc_values);
 8005062:	4b30      	ldr	r3, [pc, #192]	@ (8005124 <highspeed_task+0x3f8>)
 8005064:	edd3 7a00 	vldr	s15, [r3]
 8005068:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800506c:	ee17 3a90 	vmov	r3, s15
 8005070:	b21b      	sxth	r3, r3
 8005072:	4930      	ldr	r1, [pc, #192]	@ (8005134 <highspeed_task+0x408>)
 8005074:	4618      	mov	r0, r3
 8005076:	f7fd fb93 	bl	80027a0 <generate_openloop>
			//sliding_mode_observer(&foc_values,&observer_values);
			execute_FOC(&foc_values, Iq_set);
 800507a:	4b2f      	ldr	r3, [pc, #188]	@ (8005138 <highspeed_task+0x40c>)
 800507c:	edd3 7a00 	vldr	s15, [r3]
 8005080:	eeb0 0a67 	vmov.f32	s0, s15
 8005084:	482b      	ldr	r0, [pc, #172]	@ (8005134 <highspeed_task+0x408>)
 8005086:	f7fc ff31 	bl	8001eec <execute_FOC>
			pwm = execute_SVM_matlab(foc_values.v_abc);
 800508a:	463a      	mov	r2, r7
 800508c:	4b29      	ldr	r3, [pc, #164]	@ (8005134 <highspeed_task+0x408>)
 800508e:	edd3 6a08 	vldr	s13, [r3, #32]
 8005092:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005096:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800509a:	eeb0 0a66 	vmov.f32	s0, s13
 800509e:	eef0 0a47 	vmov.f32	s1, s14
 80050a2:	eeb0 1a67 	vmov.f32	s2, s15
 80050a6:	4610      	mov	r0, r2
 80050a8:	f7ff faa0 	bl	80045ec <execute_SVM_matlab>
 80050ac:	f107 0318 	add.w	r3, r7, #24
 80050b0:	463a      	mov	r2, r7
 80050b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80050b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}


			TIM1->CCR1 =pwm.Sa;
 80050b8:	4a20      	ldr	r2, [pc, #128]	@ (800513c <highspeed_task+0x410>)
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 =pwm.Sb;
 80050be:	4a1f      	ldr	r2, [pc, #124]	@ (800513c <highspeed_task+0x410>)
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 =pwm.Sc;
 80050c4:	4a1d      	ldr	r2, [pc, #116]	@ (800513c <highspeed_task+0x410>)
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	63d3      	str	r3, [r2, #60]	@ 0x3c

//			clear_control_parameter();

			if(openloop_counter< FOC_FREQUENCY) openloop_counter += 1;
 80050ca:	4b18      	ldr	r3, [pc, #96]	@ (800512c <highspeed_task+0x400>)
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d81f      	bhi.n	8005116 <highspeed_task+0x3ea>
 80050d6:	4b15      	ldr	r3, [pc, #84]	@ (800512c <highspeed_task+0x400>)
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	3301      	adds	r3, #1
 80050dc:	b29a      	uxth	r2, r3
 80050de:	4b13      	ldr	r3, [pc, #76]	@ (800512c <highspeed_task+0x400>)
 80050e0:	801a      	strh	r2, [r3, #0]
		break;
 80050e2:	e018      	b.n	8005116 <highspeed_task+0x3ea>
//			debug_pwm_output3 = pwm.Sa;

		// default state == STOPP
		default:

			clear_foc(&foc_values);
 80050e4:	4813      	ldr	r0, [pc, #76]	@ (8005134 <highspeed_task+0x408>)
 80050e6:	f7fc fec5 	bl	8001e74 <clear_foc>
			reset_pi_integrator();
 80050ea:	f7fc fad7 	bl	800169c <reset_pi_integrator>

			speed_rate_memory = 0;
 80050ee:	4b14      	ldr	r3, [pc, #80]	@ (8005140 <highspeed_task+0x414>)
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
			foc_values.speed_rad = 0;
 80050f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005134 <highspeed_task+0x408>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	645a      	str	r2, [r3, #68]	@ 0x44
			automatic_counter  = 0;
 80050fc:	4b11      	ldr	r3, [pc, #68]	@ (8005144 <highspeed_task+0x418>)
 80050fe:	2200      	movs	r2, #0
 8005100:	801a      	strh	r2, [r3, #0]


			TIM1->CCR1 = 0;
 8005102:	4b0e      	ldr	r3, [pc, #56]	@ (800513c <highspeed_task+0x410>)
 8005104:	2200      	movs	r2, #0
 8005106:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8005108:	4b0c      	ldr	r3, [pc, #48]	@ (800513c <highspeed_task+0x410>)
 800510a:	2200      	movs	r2, #0
 800510c:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 800510e:	4b0b      	ldr	r3, [pc, #44]	@ (800513c <highspeed_task+0x410>)
 8005110:	2200      	movs	r2, #0
 8005112:	63da      	str	r2, [r3, #60]	@ 0x3c


		break;
 8005114:	e000      	b.n	8005118 <highspeed_task+0x3ec>
		break;
 8005116:	bf00      	nop



	}
	return 1;
 8005118:	2301      	movs	r3, #1



}
 800511a:	4618      	mov	r0, r3
 800511c:	3728      	adds	r7, #40	@ 0x28
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	200007d8 	.word	0x200007d8
 8005128:	20000710 	.word	0x20000710
 800512c:	200007c6 	.word	0x200007c6
 8005130:	388bcf65 	.word	0x388bcf65
 8005134:	2000071c 	.word	0x2000071c
 8005138:	200007e0 	.word	0x200007e0
 800513c:	40012c00 	.word	0x40012c00
 8005140:	200007d0 	.word	0x200007d0
 8005144:	200007c4 	.word	0x200007c4

08005148 <middlespeed_task>:


/*
 * middlespeed_task: runs at a lower speed than the highspeed_task. executes the speed controller.
 */
float middlespeed_task(int16_t speed_ref){
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	80fb      	strh	r3, [r7, #6]

	if(middlespeed_task_counter < (DIVISION_M-1)){
 8005152:	4b28      	ldr	r3, [pc, #160]	@ (80051f4 <middlespeed_task+0xac>)
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b08      	cmp	r3, #8
 8005158:	d806      	bhi.n	8005168 <middlespeed_task+0x20>
			middlespeed_task_counter += 1;
 800515a:	4b26      	ldr	r3, [pc, #152]	@ (80051f4 <middlespeed_task+0xac>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	3301      	adds	r3, #1
 8005160:	b2da      	uxtb	r2, r3
 8005162:	4b24      	ldr	r3, [pc, #144]	@ (80051f4 <middlespeed_task+0xac>)
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	e03b      	b.n	80051e0 <middlespeed_task+0x98>

	}else{
		middlespeed_task_counter = 0;
 8005168:	4b22      	ldr	r3, [pc, #136]	@ (80051f4 <middlespeed_task+0xac>)
 800516a:	2200      	movs	r2, #0
 800516c:	701a      	strb	r2, [r3, #0]
	// ####### START MIDDLESPEED ########

	float speed_ref_rad;
//	state_observer_speed(&foc_values, (FOC_FREQUENCY/10));
	speed_calculation(&foc_values);
 800516e:	4822      	ldr	r0, [pc, #136]	@ (80051f8 <middlespeed_task+0xb0>)
 8005170:	f7fc fe28 	bl	8001dc4 <speed_calculation>
	test_function_speed();
 8005174:	f000 f86a 	bl	800524c <test_function_speed>
	operation_time_us = stopp_time_measurement();
 8005178:	f7fe fd68 	bl	8003c4c <stopp_time_measurement>
 800517c:	4603      	mov	r3, r0
 800517e:	4a1f      	ldr	r2, [pc, #124]	@ (80051fc <middlespeed_task+0xb4>)
 8005180:	6013      	str	r3, [r2, #0]
	start_time_measurement();
 8005182:	f7fe fd59 	bl	8003c38 <start_time_measurement>
			}
			speed_rate_memory = ref_speed_limit;

			speed_ref_rad = (ref_speed_limit * RPM_TO_RAD_S);
		}else{
			speed_ref_rad = ((float)speed_ref * RPM_TO_RAD_S);
 8005186:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800518a:	ee07 3a90 	vmov	s15, r3
 800518e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005192:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8005200 <middlespeed_task+0xb8>
 8005196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800519a:	edc7 7a03 	vstr	s15, [r7, #12]
		}
//		state_observer_speed(&foc_values,0.0f, M_FREQUENCY);
//		Iq_set = PI_speed(((float)foc_values.speed_observer_rad), speed_ref_rad, &foc_values);
		Iq_set = PI_speed(((float)foc_values.speed_observer_rad), speed_ref_rad, &foc_values);
 800519e:	4b16      	ldr	r3, [pc, #88]	@ (80051f8 <middlespeed_task+0xb0>)
 80051a0:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	@ 0x54
 80051a4:	ee07 3a90 	vmov	s15, r3
 80051a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80051b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051b4:	4910      	ldr	r1, [pc, #64]	@ (80051f8 <middlespeed_task+0xb0>)
 80051b6:	ee17 0a90 	vmov	r0, s15
 80051ba:	eeb0 0a47 	vmov.f32	s0, s14
 80051be:	f7fc f99f 	bl	8001500 <PI_speed>
 80051c2:	eef0 7a40 	vmov.f32	s15, s0
 80051c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005204 <middlespeed_task+0xbc>)
 80051c8:	edc3 7a00 	vstr	s15, [r3]
		foc_values.speed_ref = (int32_t)speed_ref_rad;
 80051cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80051d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051d4:	ee17 2a90 	vmov	r2, s15
 80051d8:	4b07      	ldr	r3, [pc, #28]	@ (80051f8 <middlespeed_task+0xb0>)
 80051da:	63da      	str	r2, [r3, #60]	@ 0x3c


		// look for connection
		automatic_switch_off();
 80051dc:	f7fb fe92 	bl	8000f04 <automatic_switch_off>


// ############# END MIDDLESPEED #########################
	}

		return 0;
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	ee07 3a90 	vmov	s15, r3
	}
 80051e8:	eeb0 0a67 	vmov.f32	s0, s15
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000718 	.word	0x20000718
 80051f8:	2000071c 	.word	0x2000071c
 80051fc:	200007f0 	.word	0x200007f0
 8005200:	3dd67750 	.word	0x3dd67750
 8005204:	200007e0 	.word	0x200007e0

08005208 <lowspeed_task>:


void lowspeed_task(void){
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
	if (lowspeed_task_counter < (DIVISION_L-1)){
 800520c:	4b0d      	ldr	r3, [pc, #52]	@ (8005244 <lowspeed_task+0x3c>)
 800520e:	881b      	ldrh	r3, [r3, #0]
 8005210:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8005214:	4293      	cmp	r3, r2
 8005216:	d806      	bhi.n	8005226 <lowspeed_task+0x1e>
		lowspeed_task_counter += 1;
 8005218:	4b0a      	ldr	r3, [pc, #40]	@ (8005244 <lowspeed_task+0x3c>)
 800521a:	881b      	ldrh	r3, [r3, #0]
 800521c:	3301      	adds	r3, #1
 800521e:	b29a      	uxth	r2, r3
 8005220:	4b08      	ldr	r3, [pc, #32]	@ (8005244 <lowspeed_task+0x3c>)
 8005222:	801a      	strh	r2, [r3, #0]
		foc_values.source_voltage = get_voltage_value();
		execute_voltage_measurement();

		// ####### END LOW SPEED ########
	}
}
 8005224:	e00b      	b.n	800523e <lowspeed_task+0x36>
		lowspeed_task_counter = 0;
 8005226:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <lowspeed_task+0x3c>)
 8005228:	2200      	movs	r2, #0
 800522a:	801a      	strh	r2, [r3, #0]
		foc_values.source_voltage = get_voltage_value();
 800522c:	f7fc fc9a 	bl	8001b64 <get_voltage_value>
 8005230:	eef0 7a40 	vmov.f32	s15, s0
 8005234:	4b04      	ldr	r3, [pc, #16]	@ (8005248 <lowspeed_task+0x40>)
 8005236:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
		execute_voltage_measurement();
 800523a:	f7fc fc85 	bl	8001b48 <execute_voltage_measurement>
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	2000071a 	.word	0x2000071a
 8005248:	2000071c 	.word	0x2000071c

0800524c <test_function_speed>:

void test_function_speed(void){
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
	switch (test_function_flag){
 8005252:	4b2f      	ldr	r3, [pc, #188]	@ (8005310 <test_function_speed+0xc4>)
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d052      	beq.n	8005300 <test_function_speed+0xb4>

	case 0:
	// nothing
	break;
	default:
		int16_t state = test_function_counter/4500;
 800525a:	4b2e      	ldr	r3, [pc, #184]	@ (8005314 <test_function_speed+0xc8>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a2e      	ldr	r2, [pc, #184]	@ (8005318 <test_function_speed+0xcc>)
 8005260:	fba2 2303 	umull	r2, r3, r2, r3
 8005264:	0b1b      	lsrs	r3, r3, #12
 8005266:	80fb      	strh	r3, [r7, #6]
		switch (state){
 8005268:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800526c:	2b07      	cmp	r3, #7
 800526e:	d83b      	bhi.n	80052e8 <test_function_speed+0x9c>
 8005270:	a201      	add	r2, pc, #4	@ (adr r2, 8005278 <test_function_speed+0x2c>)
 8005272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005276:	bf00      	nop
 8005278:	08005299 	.word	0x08005299
 800527c:	080052a3 	.word	0x080052a3
 8005280:	080052ad 	.word	0x080052ad
 8005284:	080052b7 	.word	0x080052b7
 8005288:	080052c1 	.word	0x080052c1
 800528c:	080052cb 	.word	0x080052cb
 8005290:	080052d5 	.word	0x080052d5
 8005294:	080052df 	.word	0x080052df

		case 0:
			speed_reference = 500;
 8005298:	4b20      	ldr	r3, [pc, #128]	@ (800531c <test_function_speed+0xd0>)
 800529a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800529e:	601a      	str	r2, [r3, #0]
			break;
 80052a0:	e028      	b.n	80052f4 <test_function_speed+0xa8>
		case 1:
		speed_reference = 1500;
 80052a2:	4b1e      	ldr	r3, [pc, #120]	@ (800531c <test_function_speed+0xd0>)
 80052a4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80052a8:	601a      	str	r2, [r3, #0]
		break;
 80052aa:	e023      	b.n	80052f4 <test_function_speed+0xa8>
		case 2:
			speed_reference = 2500;
 80052ac:	4b1b      	ldr	r3, [pc, #108]	@ (800531c <test_function_speed+0xd0>)
 80052ae:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80052b2:	601a      	str	r2, [r3, #0]
		break;
 80052b4:	e01e      	b.n	80052f4 <test_function_speed+0xa8>
		case 3:
			speed_reference = 3000;
 80052b6:	4b19      	ldr	r3, [pc, #100]	@ (800531c <test_function_speed+0xd0>)
 80052b8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80052bc:	601a      	str	r2, [r3, #0]
		break;
 80052be:	e019      	b.n	80052f4 <test_function_speed+0xa8>
		case 4:
			speed_reference = 3500;
 80052c0:	4b16      	ldr	r3, [pc, #88]	@ (800531c <test_function_speed+0xd0>)
 80052c2:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80052c6:	601a      	str	r2, [r3, #0]
		break;
 80052c8:	e014      	b.n	80052f4 <test_function_speed+0xa8>
		case 5:
			speed_reference = 4000;
 80052ca:	4b14      	ldr	r3, [pc, #80]	@ (800531c <test_function_speed+0xd0>)
 80052cc:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80052d0:	601a      	str	r2, [r3, #0]
		break;
 80052d2:	e00f      	b.n	80052f4 <test_function_speed+0xa8>
		case 6:
			speed_reference = 3000;
 80052d4:	4b11      	ldr	r3, [pc, #68]	@ (800531c <test_function_speed+0xd0>)
 80052d6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80052da:	601a      	str	r2, [r3, #0]
		break;
 80052dc:	e00a      	b.n	80052f4 <test_function_speed+0xa8>
		case 7:
			speed_reference = 1500;
 80052de:	4b0f      	ldr	r3, [pc, #60]	@ (800531c <test_function_speed+0xd0>)
 80052e0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80052e4:	601a      	str	r2, [r3, #0]
		break;
 80052e6:	e005      	b.n	80052f4 <test_function_speed+0xa8>
		default:
			test_function_flag = 0;
 80052e8:	4b09      	ldr	r3, [pc, #36]	@ (8005310 <test_function_speed+0xc4>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	701a      	strb	r2, [r3, #0]
			test_function_counter = 0;
 80052ee:	4b09      	ldr	r3, [pc, #36]	@ (8005314 <test_function_speed+0xc8>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]
		}

		test_function_counter += 1;
 80052f4:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <test_function_speed+0xc8>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3301      	adds	r3, #1
 80052fa:	4a06      	ldr	r2, [pc, #24]	@ (8005314 <test_function_speed+0xc8>)
 80052fc:	6013      	str	r3, [r2, #0]
	break;
 80052fe:	e000      	b.n	8005302 <test_function_speed+0xb6>
	break;
 8005300:	bf00      	nop

	}

}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	200007cc 	.word	0x200007cc
 8005314:	200007c8 	.word	0x200007c8
 8005318:	e90452d5 	.word	0xe90452d5
 800531c:	20000710 	.word	0x20000710

08005320 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005320:	480d      	ldr	r0, [pc, #52]	@ (8005358 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005322:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005324:	f7ff fbde 	bl	8004ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005328:	480c      	ldr	r0, [pc, #48]	@ (800535c <LoopForever+0x6>)
  ldr r1, =_edata
 800532a:	490d      	ldr	r1, [pc, #52]	@ (8005360 <LoopForever+0xa>)
  ldr r2, =_sidata
 800532c:	4a0d      	ldr	r2, [pc, #52]	@ (8005364 <LoopForever+0xe>)
  movs r3, #0
 800532e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005330:	e002      	b.n	8005338 <LoopCopyDataInit>

08005332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005336:	3304      	adds	r3, #4

08005338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800533a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800533c:	d3f9      	bcc.n	8005332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800533e:	4a0a      	ldr	r2, [pc, #40]	@ (8005368 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005340:	4c0a      	ldr	r4, [pc, #40]	@ (800536c <LoopForever+0x16>)
  movs r3, #0
 8005342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005344:	e001      	b.n	800534a <LoopFillZerobss>

08005346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005348:	3204      	adds	r2, #4

0800534a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800534a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800534c:	d3fb      	bcc.n	8005346 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800534e:	f007 ffed 	bl	800d32c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005352:	f7fd fce1 	bl	8002d18 <main>

08005356 <LoopForever>:

LoopForever:
    b LoopForever
 8005356:	e7fe      	b.n	8005356 <LoopForever>
  ldr   r0, =_estack
 8005358:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800535c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005360:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005364:	0800dbdc 	.word	0x0800dbdc
  ldr r2, =_sbss
 8005368:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800536c:	200007f8 	.word	0x200007f8

08005370 <CORDIC_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005370:	e7fe      	b.n	8005370 <CORDIC_IRQHandler>

08005372 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b082      	sub	sp, #8
 8005376:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005378:	2300      	movs	r3, #0
 800537a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800537c:	2003      	movs	r0, #3
 800537e:	f003 f855 	bl	800842c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005382:	200f      	movs	r0, #15
 8005384:	f000 f80e 	bl	80053a4 <HAL_InitTick>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d002      	beq.n	8005394 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	71fb      	strb	r3, [r7, #7]
 8005392:	e001      	b.n	8005398 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005394:	f7fe fc6e 	bl	8003c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005398:	79fb      	ldrb	r3, [r7, #7]

}
 800539a:	4618      	mov	r0, r3
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80053b0:	4b16      	ldr	r3, [pc, #88]	@ (800540c <HAL_InitTick+0x68>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d022      	beq.n	80053fe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80053b8:	4b15      	ldr	r3, [pc, #84]	@ (8005410 <HAL_InitTick+0x6c>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	4b13      	ldr	r3, [pc, #76]	@ (800540c <HAL_InitTick+0x68>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80053c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80053c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053cc:	4618      	mov	r0, r3
 80053ce:	f003 f860 	bl	8008492 <HAL_SYSTICK_Config>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10f      	bne.n	80053f8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b0f      	cmp	r3, #15
 80053dc:	d809      	bhi.n	80053f2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053de:	2200      	movs	r2, #0
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053e6:	f003 f82c 	bl	8008442 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80053ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005414 <HAL_InitTick+0x70>)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	e007      	b.n	8005402 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	73fb      	strb	r3, [r7, #15]
 80053f6:	e004      	b.n	8005402 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	73fb      	strb	r3, [r7, #15]
 80053fc:	e001      	b.n	8005402 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005402:	7bfb      	ldrb	r3, [r7, #15]
}
 8005404:	4618      	mov	r0, r3
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	20000008 	.word	0x20000008
 8005410:	20000000 	.word	0x20000000
 8005414:	20000004 	.word	0x20000004

08005418 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800541c:	4b05      	ldr	r3, [pc, #20]	@ (8005434 <HAL_IncTick+0x1c>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	4b05      	ldr	r3, [pc, #20]	@ (8005438 <HAL_IncTick+0x20>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4413      	add	r3, r2
 8005426:	4a03      	ldr	r2, [pc, #12]	@ (8005434 <HAL_IncTick+0x1c>)
 8005428:	6013      	str	r3, [r2, #0]
}
 800542a:	bf00      	nop
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	200007f4 	.word	0x200007f4
 8005438:	20000008 	.word	0x20000008

0800543c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800543c:	b480      	push	{r7}
 800543e:	af00      	add	r7, sp, #0
  return uwTick;
 8005440:	4b03      	ldr	r3, [pc, #12]	@ (8005450 <HAL_GetTick+0x14>)
 8005442:	681b      	ldr	r3, [r3, #0]
}
 8005444:	4618      	mov	r0, r3
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	200007f4 	.word	0x200007f4

08005454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800545c:	f7ff ffee 	bl	800543c <HAL_GetTick>
 8005460:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800546c:	d004      	beq.n	8005478 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800546e:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <HAL_Delay+0x40>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	4413      	add	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005478:	bf00      	nop
 800547a:	f7ff ffdf 	bl	800543c <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	429a      	cmp	r2, r3
 8005488:	d8f7      	bhi.n	800547a <HAL_Delay+0x26>
  {
  }
}
 800548a:	bf00      	nop
 800548c:	bf00      	nop
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	20000008 	.word	0x20000008

08005498 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	609a      	str	r2, [r3, #8]
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	431a      	orrs	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	609a      	str	r2, [r3, #8]
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005500:	b480      	push	{r7}
 8005502:	b087      	sub	sp, #28
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	3360      	adds	r3, #96	@ 0x60
 8005512:	461a      	mov	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	4b08      	ldr	r3, [pc, #32]	@ (8005544 <LL_ADC_SetOffset+0x44>)
 8005522:	4013      	ands	r3, r2
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800552a:	683a      	ldr	r2, [r7, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	4313      	orrs	r3, r2
 8005530:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005538:	bf00      	nop
 800553a:	371c      	adds	r7, #28
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	03fff000 	.word	0x03fff000

08005548 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3360      	adds	r3, #96	@ 0x60
 8005556:	461a      	mov	r2, r3
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4413      	add	r3, r2
 800555e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3360      	adds	r3, #96	@ 0x60
 8005584:	461a      	mov	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4413      	add	r3, r2
 800558c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	431a      	orrs	r2, r3
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800559e:	bf00      	nop
 80055a0:	371c      	adds	r7, #28
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b087      	sub	sp, #28
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	3360      	adds	r3, #96	@ 0x60
 80055ba:	461a      	mov	r2, r3
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80055d4:	bf00      	nop
 80055d6:	371c      	adds	r7, #28
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	3360      	adds	r3, #96	@ 0x60
 80055f0:	461a      	mov	r2, r3
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	431a      	orrs	r2, r3
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800560a:	bf00      	nop
 800560c:	371c      	adds	r7, #28
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
 800561e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	431a      	orrs	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	615a      	str	r2, [r3, #20]
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800564c:	2b00      	cmp	r3, #0
 800564e:	d101      	bne.n	8005654 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005662:	b480      	push	{r7}
 8005664:	b087      	sub	sp, #28
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	3330      	adds	r3, #48	@ 0x30
 8005672:	461a      	mov	r2, r3
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	0a1b      	lsrs	r3, r3, #8
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	f003 030c 	and.w	r3, r3, #12
 800567e:	4413      	add	r3, r2
 8005680:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	211f      	movs	r1, #31
 800568e:	fa01 f303 	lsl.w	r3, r1, r3
 8005692:	43db      	mvns	r3, r3
 8005694:	401a      	ands	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	0e9b      	lsrs	r3, r3, #26
 800569a:	f003 011f 	and.w	r1, r3, #31
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	f003 031f 	and.w	r3, r3, #31
 80056a4:	fa01 f303 	lsl.w	r3, r1, r3
 80056a8:	431a      	orrs	r2, r3
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80056ae:	bf00      	nop
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b083      	sub	sp, #12
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80056ce:	2301      	movs	r3, #1
 80056d0:	e000      	b.n	80056d4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3314      	adds	r3, #20
 80056f0:	461a      	mov	r2, r3
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	0e5b      	lsrs	r3, r3, #25
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	4413      	add	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	0d1b      	lsrs	r3, r3, #20
 8005708:	f003 031f 	and.w	r3, r3, #31
 800570c:	2107      	movs	r1, #7
 800570e:	fa01 f303 	lsl.w	r3, r1, r3
 8005712:	43db      	mvns	r3, r3
 8005714:	401a      	ands	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	0d1b      	lsrs	r3, r3, #20
 800571a:	f003 031f 	and.w	r3, r3, #31
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	fa01 f303 	lsl.w	r3, r1, r3
 8005724:	431a      	orrs	r2, r3
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800572a:	bf00      	nop
 800572c:	371c      	adds	r7, #28
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
	...

08005738 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005750:	43db      	mvns	r3, r3
 8005752:	401a      	ands	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f003 0318 	and.w	r3, r3, #24
 800575a:	4908      	ldr	r1, [pc, #32]	@ (800577c <LL_ADC_SetChannelSingleDiff+0x44>)
 800575c:	40d9      	lsrs	r1, r3
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	400b      	ands	r3, r1
 8005762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005766:	431a      	orrs	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800576e:	bf00      	nop
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	0007ffff 	.word	0x0007ffff

08005780 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 031f 	and.w	r3, r3, #31
}
 8005790:	4618      	mov	r0, r3
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80057c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	6093      	str	r3, [r2, #8]
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057f0:	d101      	bne.n	80057f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e000      	b.n	80057f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005814:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005818:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800583c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005840:	d101      	bne.n	8005846 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005842:	2301      	movs	r3, #1
 8005844:	e000      	b.n	8005848 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005864:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005868:	f043 0201 	orr.w	r2, r3, #1
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800588c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005890:	f043 0202 	orr.w	r2, r3, #2
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <LL_ADC_IsEnabled+0x18>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <LL_ADC_IsEnabled+0x1a>
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d101      	bne.n	80058e2 <LL_ADC_IsDisableOngoing+0x18>
 80058de:	2301      	movs	r3, #1
 80058e0:	e000      	b.n	80058e4 <LL_ADC_IsDisableOngoing+0x1a>
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005900:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005904:	f043 0204 	orr.w	r2, r3, #4
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b04      	cmp	r3, #4
 800592a:	d101      	bne.n	8005930 <LL_ADC_REG_IsConversionOngoing+0x18>
 800592c:	2301      	movs	r3, #1
 800592e:	e000      	b.n	8005932 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b08      	cmp	r3, #8
 8005950:	d101      	bne.n	8005956 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b089      	sub	sp, #36	@ 0x24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800596c:	2300      	movs	r3, #0
 800596e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005970:	2300      	movs	r3, #0
 8005972:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e167      	b.n	8005c4e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7fe f995 	bl	8003cbc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff ff19 	bl	80057dc <LL_ADC_IsDeepPowerDownEnabled>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d004      	beq.n	80059ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff feff 	bl	80057b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4618      	mov	r0, r3
 80059c0:	f7ff ff34 	bl	800582c <LL_ADC_IsInternalRegulatorEnabled>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d115      	bne.n	80059f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff ff18 	bl	8005804 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059d4:	4ba0      	ldr	r3, [pc, #640]	@ (8005c58 <HAL_ADC_Init+0x2f4>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	099b      	lsrs	r3, r3, #6
 80059da:	4aa0      	ldr	r2, [pc, #640]	@ (8005c5c <HAL_ADC_Init+0x2f8>)
 80059dc:	fba2 2303 	umull	r2, r3, r2, r3
 80059e0:	099b      	lsrs	r3, r3, #6
 80059e2:	3301      	adds	r3, #1
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80059e8:	e002      	b.n	80059f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	3b01      	subs	r3, #1
 80059ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1f9      	bne.n	80059ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff ff16 	bl	800582c <LL_ADC_IsInternalRegulatorEnabled>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10d      	bne.n	8005a22 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a0a:	f043 0210 	orr.w	r2, r3, #16
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a16:	f043 0201 	orr.w	r2, r3, #1
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff ff76 	bl	8005918 <LL_ADC_REG_IsConversionOngoing>
 8005a2c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a32:	f003 0310 	and.w	r3, r3, #16
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f040 8100 	bne.w	8005c3c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f040 80fc 	bne.w	8005c3c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005a4c:	f043 0202 	orr.w	r2, r3, #2
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff ff23 	bl	80058a4 <LL_ADC_IsEnabled>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d111      	bne.n	8005a88 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005a68:	f7ff ff1c 	bl	80058a4 <LL_ADC_IsEnabled>
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	487c      	ldr	r0, [pc, #496]	@ (8005c60 <HAL_ADC_Init+0x2fc>)
 8005a70:	f7ff ff18 	bl	80058a4 <LL_ADC_IsEnabled>
 8005a74:	4603      	mov	r3, r0
 8005a76:	4323      	orrs	r3, r4
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d105      	bne.n	8005a88 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	4619      	mov	r1, r3
 8005a82:	4878      	ldr	r0, [pc, #480]	@ (8005c64 <HAL_ADC_Init+0x300>)
 8005a84:	f7ff fd08 	bl	8005498 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	7f5b      	ldrb	r3, [r3, #29]
 8005a8c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a92:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005a98:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005a9e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005aa6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d106      	bne.n	8005ac4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aba:	3b01      	subs	r3, #1
 8005abc:	045b      	lsls	r3, r3, #17
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d009      	beq.n	8005ae0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005ada:	69ba      	ldr	r2, [r7, #24]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	4b60      	ldr	r3, [pc, #384]	@ (8005c68 <HAL_ADC_Init+0x304>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6812      	ldr	r2, [r2, #0]
 8005aee:	69b9      	ldr	r1, [r7, #24]
 8005af0:	430b      	orrs	r3, r1
 8005af2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff ff15 	bl	800593e <LL_ADC_INJ_IsConversionOngoing>
 8005b14:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d16d      	bne.n	8005bf8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d16a      	bne.n	8005bf8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b26:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b30:	4313      	orrs	r3, r2
 8005b32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b3e:	f023 0302 	bic.w	r3, r3, #2
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6812      	ldr	r2, [r2, #0]
 8005b46:	69b9      	ldr	r1, [r7, #24]
 8005b48:	430b      	orrs	r3, r1
 8005b4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d017      	beq.n	8005b84 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005b62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005b6c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005b70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6911      	ldr	r1, [r2, #16]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	6812      	ldr	r2, [r2, #0]
 8005b7c:	430b      	orrs	r3, r1
 8005b7e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005b82:	e013      	b.n	8005bac <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005b92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005ba4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005ba8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d118      	bne.n	8005be8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005bc0:	f023 0304 	bic.w	r3, r3, #4
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005bcc:	4311      	orrs	r1, r2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005bd2:	4311      	orrs	r1, r2
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f042 0201 	orr.w	r2, r2, #1
 8005be4:	611a      	str	r2, [r3, #16]
 8005be6:	e007      	b.n	8005bf8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691a      	ldr	r2, [r3, #16]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f022 0201 	bic.w	r2, r2, #1
 8005bf6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d10c      	bne.n	8005c1a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c06:	f023 010f 	bic.w	r1, r3, #15
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	1e5a      	subs	r2, r3, #1
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	430a      	orrs	r2, r1
 8005c16:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c18:	e007      	b.n	8005c2a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 020f 	bic.w	r2, r2, #15
 8005c28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c2e:	f023 0303 	bic.w	r3, r3, #3
 8005c32:	f043 0201 	orr.w	r2, r3, #1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c3a:	e007      	b.n	8005c4c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c40:	f043 0210 	orr.w	r2, r3, #16
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3724      	adds	r7, #36	@ 0x24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd90      	pop	{r4, r7, pc}
 8005c56:	bf00      	nop
 8005c58:	20000000 	.word	0x20000000
 8005c5c:	053e2d63 	.word	0x053e2d63
 8005c60:	50000100 	.word	0x50000100
 8005c64:	50000300 	.word	0x50000300
 8005c68:	fff04007 	.word	0xfff04007

08005c6c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c78:	4851      	ldr	r0, [pc, #324]	@ (8005dc0 <HAL_ADC_Start_DMA+0x154>)
 8005c7a:	f7ff fd81 	bl	8005780 <LL_ADC_GetMultimode>
 8005c7e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7ff fe47 	bl	8005918 <LL_ADC_REG_IsConversionOngoing>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f040 808f 	bne.w	8005db0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_ADC_Start_DMA+0x34>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	e08a      	b.n	8005db6 <HAL_ADC_Start_DMA+0x14a>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d005      	beq.n	8005cba <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	2b05      	cmp	r3, #5
 8005cb2:	d002      	beq.n	8005cba <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	2b09      	cmp	r3, #9
 8005cb8:	d173      	bne.n	8005da2 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f000 feb2 	bl	8006a24 <ADC_Enable>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005cc4:	7dfb      	ldrb	r3, [r7, #23]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d166      	bne.n	8005d98 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005cd2:	f023 0301 	bic.w	r3, r3, #1
 8005cd6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a38      	ldr	r2, [pc, #224]	@ (8005dc4 <HAL_ADC_Start_DMA+0x158>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d002      	beq.n	8005cee <HAL_ADC_Start_DMA+0x82>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	e001      	b.n	8005cf2 <HAL_ADC_Start_DMA+0x86>
 8005cee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	6812      	ldr	r2, [r2, #0]
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d002      	beq.n	8005d00 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d105      	bne.n	8005d0c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d006      	beq.n	8005d26 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1c:	f023 0206 	bic.w	r2, r3, #6
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	661a      	str	r2, [r3, #96]	@ 0x60
 8005d24:	e002      	b.n	8005d2c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d30:	4a25      	ldr	r2, [pc, #148]	@ (8005dc8 <HAL_ADC_Start_DMA+0x15c>)
 8005d32:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	4a24      	ldr	r2, [pc, #144]	@ (8005dcc <HAL_ADC_Start_DMA+0x160>)
 8005d3a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d40:	4a23      	ldr	r2, [pc, #140]	@ (8005dd0 <HAL_ADC_Start_DMA+0x164>)
 8005d42:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	221c      	movs	r2, #28
 8005d4a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0210 	orr.w	r2, r2, #16
 8005d62:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0201 	orr.w	r2, r2, #1
 8005d72:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3340      	adds	r3, #64	@ 0x40
 8005d7e:	4619      	mov	r1, r3
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f002 ff1a 	bl	8008bbc <HAL_DMA_Start_IT>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7ff fdad 	bl	80058f0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005d96:	e00d      	b.n	8005db4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005da0:	e008      	b.n	8005db4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005dae:	e001      	b.n	8005db4 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005db0:	2302      	movs	r3, #2
 8005db2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	50000300 	.word	0x50000300
 8005dc4:	50000100 	.word	0x50000100
 8005dc8:	08006bef 	.word	0x08006bef
 8005dcc:	08006cc7 	.word	0x08006cc7
 8005dd0:	08006ce3 	.word	0x08006ce3

08005dd4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b08a      	sub	sp, #40	@ 0x28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005ddc:	2300      	movs	r3, #0
 8005dde:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005df0:	4883      	ldr	r0, [pc, #524]	@ (8006000 <HAL_ADC_IRQHandler+0x22c>)
 8005df2:	f7ff fcc5 	bl	8005780 <LL_ADC_GetMultimode>
 8005df6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d017      	beq.n	8005e32 <HAL_ADC_IRQHandler+0x5e>
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d012      	beq.n	8005e32 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e10:	f003 0310 	and.w	r3, r3, #16
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d105      	bne.n	8005e24 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f001 fac3 	bl	80073b0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <HAL_ADC_IRQHandler+0x72>
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10a      	bne.n	8005e5c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 8085 	beq.w	8005f5c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	f003 0308 	and.w	r3, r3, #8
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d07f      	beq.n	8005f5c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e60:	f003 0310 	and.w	r3, r3, #16
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d105      	bne.n	8005e74 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff fbdf 	bl	800563c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d064      	beq.n	8005f4e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a5e      	ldr	r2, [pc, #376]	@ (8006004 <HAL_ADC_IRQHandler+0x230>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d002      	beq.n	8005e94 <HAL_ADC_IRQHandler+0xc0>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	e001      	b.n	8005e98 <HAL_ADC_IRQHandler+0xc4>
 8005e94:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6812      	ldr	r2, [r2, #0]
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d008      	beq.n	8005eb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d005      	beq.n	8005eb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	2b05      	cmp	r3, #5
 8005eaa:	d002      	beq.n	8005eb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	2b09      	cmp	r3, #9
 8005eb0:	d104      	bne.n	8005ebc <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	623b      	str	r3, [r7, #32]
 8005eba:	e00d      	b.n	8005ed8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a50      	ldr	r2, [pc, #320]	@ (8006004 <HAL_ADC_IRQHandler+0x230>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d002      	beq.n	8005ecc <HAL_ADC_IRQHandler+0xf8>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	e001      	b.n	8005ed0 <HAL_ADC_IRQHandler+0xfc>
 8005ecc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005ed0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005ed8:	6a3b      	ldr	r3, [r7, #32]
 8005eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d135      	bne.n	8005f4e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d12e      	bne.n	8005f4e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7ff fd0f 	bl	8005918 <LL_ADC_REG_IsConversionOngoing>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d11a      	bne.n	8005f36 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 020c 	bic.w	r2, r2, #12
 8005f0e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d112      	bne.n	8005f4e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f2c:	f043 0201 	orr.w	r2, r3, #1
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005f34:	e00b      	b.n	8005f4e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f3a:	f043 0210 	orr.w	r2, r3, #16
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f46:	f043 0201 	orr.w	r2, r3, #1
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fb fe16 	bl	8001b80 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	220c      	movs	r2, #12
 8005f5a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f003 0320 	and.w	r3, r3, #32
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d004      	beq.n	8005f70 <HAL_ADC_IRQHandler+0x19c>
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	f003 0320 	and.w	r3, r3, #32
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10b      	bne.n	8005f88 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 809e 	beq.w	80060b8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 8098 	beq.w	80060b8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f8c:	f003 0310 	and.w	r3, r3, #16
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d105      	bne.n	8005fa0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f98:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7ff fb88 	bl	80056ba <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005faa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7ff fb43 	bl	800563c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005fb6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a11      	ldr	r2, [pc, #68]	@ (8006004 <HAL_ADC_IRQHandler+0x230>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d002      	beq.n	8005fc8 <HAL_ADC_IRQHandler+0x1f4>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	e001      	b.n	8005fcc <HAL_ADC_IRQHandler+0x1f8>
 8005fc8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d008      	beq.n	8005fe6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d005      	beq.n	8005fe6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2b06      	cmp	r3, #6
 8005fde:	d002      	beq.n	8005fe6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	2b07      	cmp	r3, #7
 8005fe4:	d104      	bne.n	8005ff0 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	623b      	str	r3, [r7, #32]
 8005fee:	e011      	b.n	8006014 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a03      	ldr	r2, [pc, #12]	@ (8006004 <HAL_ADC_IRQHandler+0x230>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d006      	beq.n	8006008 <HAL_ADC_IRQHandler+0x234>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	e005      	b.n	800600c <HAL_ADC_IRQHandler+0x238>
 8006000:	50000300 	.word	0x50000300
 8006004:	50000100 	.word	0x50000100
 8006008:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800600c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d047      	beq.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800601a:	6a3b      	ldr	r3, [r7, #32]
 800601c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <HAL_ADC_IRQHandler+0x260>
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d03f      	beq.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006030:	2b00      	cmp	r3, #0
 8006032:	d13a      	bne.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800603e:	2b40      	cmp	r3, #64	@ 0x40
 8006040:	d133      	bne.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006042:	6a3b      	ldr	r3, [r7, #32]
 8006044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d12e      	bne.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff fc74 	bl	800593e <LL_ADC_INJ_IsConversionOngoing>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d11a      	bne.n	8006092 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800606a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006070:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800607c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006080:	2b00      	cmp	r3, #0
 8006082:	d112      	bne.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006088:	f043 0201 	orr.w	r2, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006090:	e00b      	b.n	80060aa <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006096:	f043 0210 	orr.w	r2, r3, #16
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a2:	f043 0201 	orr.w	r2, r3, #1
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f001 f958 	bl	8007360 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2260      	movs	r2, #96	@ 0x60
 80060b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d011      	beq.n	80060e6 <HAL_ADC_IRQHandler+0x312>
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00c      	beq.n	80060e6 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f89f 	bl	800621c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2280      	movs	r2, #128	@ 0x80
 80060e4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d012      	beq.n	8006116 <HAL_ADC_IRQHandler+0x342>
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00d      	beq.n	8006116 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f001 f93e 	bl	8007388 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006114:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800611c:	2b00      	cmp	r3, #0
 800611e:	d012      	beq.n	8006146 <HAL_ADC_IRQHandler+0x372>
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00d      	beq.n	8006146 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800612e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f001 f930 	bl	800739c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006144:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f003 0310 	and.w	r3, r3, #16
 800614c:	2b00      	cmp	r3, #0
 800614e:	d036      	beq.n	80061be <HAL_ADC_IRQHandler+0x3ea>
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	f003 0310 	and.w	r3, r3, #16
 8006156:	2b00      	cmp	r3, #0
 8006158:	d031      	beq.n	80061be <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d102      	bne.n	8006168 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8006162:	2301      	movs	r3, #1
 8006164:	627b      	str	r3, [r7, #36]	@ 0x24
 8006166:	e014      	b.n	8006192 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d008      	beq.n	8006180 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800616e:	4825      	ldr	r0, [pc, #148]	@ (8006204 <HAL_ADC_IRQHandler+0x430>)
 8006170:	f7ff fb14 	bl	800579c <LL_ADC_GetMultiDMATransfer>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800617a:	2301      	movs	r3, #1
 800617c:	627b      	str	r3, [r7, #36]	@ 0x24
 800617e:	e008      	b.n	8006192 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d001      	beq.n	8006192 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800618e:	2301      	movs	r3, #1
 8006190:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	2b01      	cmp	r3, #1
 8006196:	d10e      	bne.n	80061b6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800619c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061a8:	f043 0202 	orr.w	r2, r3, #2
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f83d 	bl	8006230 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2210      	movs	r2, #16
 80061bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d018      	beq.n	80061fa <HAL_ADC_IRQHandler+0x426>
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d013      	beq.n	80061fa <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e2:	f043 0208 	orr.w	r2, r3, #8
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80061f2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f001 f8bd 	bl	8007374 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80061fa:	bf00      	nop
 80061fc:	3728      	adds	r7, #40	@ 0x28
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	50000300 	.word	0x50000300

08006208 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b0b6      	sub	sp, #216	@ 0xd8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006254:	2300      	movs	r3, #0
 8006256:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800625e:	2b01      	cmp	r3, #1
 8006260:	d101      	bne.n	8006266 <HAL_ADC_ConfigChannel+0x22>
 8006262:	2302      	movs	r3, #2
 8006264:	e3c8      	b.n	80069f8 <HAL_ADC_ConfigChannel+0x7b4>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff fb50 	bl	8005918 <LL_ADC_REG_IsConversionOngoing>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	f040 83ad 	bne.w	80069da <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6818      	ldr	r0, [r3, #0]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	6859      	ldr	r1, [r3, #4]
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	f7ff f9e8 	bl	8005662 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff fb3e 	bl	8005918 <LL_ADC_REG_IsConversionOngoing>
 800629c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff fb4a 	bl	800593e <LL_ADC_INJ_IsConversionOngoing>
 80062aa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80062ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f040 81d9 	bne.w	800666a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80062b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f040 81d4 	bne.w	800666a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062ca:	d10f      	bne.n	80062ec <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2200      	movs	r2, #0
 80062d6:	4619      	mov	r1, r3
 80062d8:	f7ff fa02 	bl	80056e0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7ff f996 	bl	8005616 <LL_ADC_SetSamplingTimeCommonConfig>
 80062ea:	e00e      	b.n	800630a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	6819      	ldr	r1, [r3, #0]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	461a      	mov	r2, r3
 80062fa:	f7ff f9f1 	bl	80056e0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2100      	movs	r1, #0
 8006304:	4618      	mov	r0, r3
 8006306:	f7ff f986 	bl	8005616 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	695a      	ldr	r2, [r3, #20]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	08db      	lsrs	r3, r3, #3
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	fa02 f303 	lsl.w	r3, r2, r3
 8006320:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b04      	cmp	r3, #4
 800632a:	d022      	beq.n	8006372 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	6919      	ldr	r1, [r3, #16]
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800633c:	f7ff f8e0 	bl	8005500 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6818      	ldr	r0, [r3, #0]
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	6919      	ldr	r1, [r3, #16]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	461a      	mov	r2, r3
 800634e:	f7ff f92c 	bl	80055aa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6818      	ldr	r0, [r3, #0]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800635e:	2b01      	cmp	r3, #1
 8006360:	d102      	bne.n	8006368 <HAL_ADC_ConfigChannel+0x124>
 8006362:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006366:	e000      	b.n	800636a <HAL_ADC_ConfigChannel+0x126>
 8006368:	2300      	movs	r3, #0
 800636a:	461a      	mov	r2, r3
 800636c:	f7ff f938 	bl	80055e0 <LL_ADC_SetOffsetSaturation>
 8006370:	e17b      	b.n	800666a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2100      	movs	r1, #0
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff f8e5 	bl	8005548 <LL_ADC_GetOffsetChannel>
 800637e:	4603      	mov	r3, r0
 8006380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10a      	bne.n	800639e <HAL_ADC_ConfigChannel+0x15a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2100      	movs	r1, #0
 800638e:	4618      	mov	r0, r3
 8006390:	f7ff f8da 	bl	8005548 <LL_ADC_GetOffsetChannel>
 8006394:	4603      	mov	r3, r0
 8006396:	0e9b      	lsrs	r3, r3, #26
 8006398:	f003 021f 	and.w	r2, r3, #31
 800639c:	e01e      	b.n	80063dc <HAL_ADC_ConfigChannel+0x198>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2100      	movs	r1, #0
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7ff f8cf 	bl	8005548 <LL_ADC_GetOffsetChannel>
 80063aa:	4603      	mov	r3, r0
 80063ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80063b4:	fa93 f3a3 	rbit	r3, r3
 80063b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80063bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80063c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80063c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d101      	bne.n	80063d0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80063cc:	2320      	movs	r3, #32
 80063ce:	e004      	b.n	80063da <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80063d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063d4:	fab3 f383 	clz	r3, r3
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d105      	bne.n	80063f4 <HAL_ADC_ConfigChannel+0x1b0>
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	0e9b      	lsrs	r3, r3, #26
 80063ee:	f003 031f 	and.w	r3, r3, #31
 80063f2:	e018      	b.n	8006426 <HAL_ADC_ConfigChannel+0x1e2>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006400:	fa93 f3a3 	rbit	r3, r3
 8006404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006408:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800640c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006410:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006418:	2320      	movs	r3, #32
 800641a:	e004      	b.n	8006426 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800641c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006420:	fab3 f383 	clz	r3, r3
 8006424:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006426:	429a      	cmp	r2, r3
 8006428:	d106      	bne.n	8006438 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2200      	movs	r2, #0
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f7ff f89e 	bl	8005574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2101      	movs	r1, #1
 800643e:	4618      	mov	r0, r3
 8006440:	f7ff f882 	bl	8005548 <LL_ADC_GetOffsetChannel>
 8006444:	4603      	mov	r3, r0
 8006446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10a      	bne.n	8006464 <HAL_ADC_ConfigChannel+0x220>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2101      	movs	r1, #1
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff f877 	bl	8005548 <LL_ADC_GetOffsetChannel>
 800645a:	4603      	mov	r3, r0
 800645c:	0e9b      	lsrs	r3, r3, #26
 800645e:	f003 021f 	and.w	r2, r3, #31
 8006462:	e01e      	b.n	80064a2 <HAL_ADC_ConfigChannel+0x25e>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2101      	movs	r1, #1
 800646a:	4618      	mov	r0, r3
 800646c:	f7ff f86c 	bl	8005548 <LL_ADC_GetOffsetChannel>
 8006470:	4603      	mov	r3, r0
 8006472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006476:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800647a:	fa93 f3a3 	rbit	r3, r3
 800647e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006482:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006486:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800648a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800648e:	2b00      	cmp	r3, #0
 8006490:	d101      	bne.n	8006496 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006492:	2320      	movs	r3, #32
 8006494:	e004      	b.n	80064a0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800649a:	fab3 f383 	clz	r3, r3
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d105      	bne.n	80064ba <HAL_ADC_ConfigChannel+0x276>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	0e9b      	lsrs	r3, r3, #26
 80064b4:	f003 031f 	and.w	r3, r3, #31
 80064b8:	e018      	b.n	80064ec <HAL_ADC_ConfigChannel+0x2a8>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064c6:	fa93 f3a3 	rbit	r3, r3
 80064ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80064ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80064d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80064d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80064de:	2320      	movs	r3, #32
 80064e0:	e004      	b.n	80064ec <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80064e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064e6:	fab3 f383 	clz	r3, r3
 80064ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d106      	bne.n	80064fe <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2200      	movs	r2, #0
 80064f6:	2101      	movs	r1, #1
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7ff f83b 	bl	8005574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2102      	movs	r1, #2
 8006504:	4618      	mov	r0, r3
 8006506:	f7ff f81f 	bl	8005548 <LL_ADC_GetOffsetChannel>
 800650a:	4603      	mov	r3, r0
 800650c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <HAL_ADC_ConfigChannel+0x2e6>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2102      	movs	r1, #2
 800651a:	4618      	mov	r0, r3
 800651c:	f7ff f814 	bl	8005548 <LL_ADC_GetOffsetChannel>
 8006520:	4603      	mov	r3, r0
 8006522:	0e9b      	lsrs	r3, r3, #26
 8006524:	f003 021f 	and.w	r2, r3, #31
 8006528:	e01e      	b.n	8006568 <HAL_ADC_ConfigChannel+0x324>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2102      	movs	r1, #2
 8006530:	4618      	mov	r0, r3
 8006532:	f7ff f809 	bl	8005548 <LL_ADC_GetOffsetChannel>
 8006536:	4603      	mov	r3, r0
 8006538:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800653c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006540:	fa93 f3a3 	rbit	r3, r3
 8006544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800654c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006550:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006558:	2320      	movs	r3, #32
 800655a:	e004      	b.n	8006566 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800655c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006560:	fab3 f383 	clz	r3, r3
 8006564:	b2db      	uxtb	r3, r3
 8006566:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006570:	2b00      	cmp	r3, #0
 8006572:	d105      	bne.n	8006580 <HAL_ADC_ConfigChannel+0x33c>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	0e9b      	lsrs	r3, r3, #26
 800657a:	f003 031f 	and.w	r3, r3, #31
 800657e:	e016      	b.n	80065ae <HAL_ADC_ConfigChannel+0x36a>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006588:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800658c:	fa93 f3a3 	rbit	r3, r3
 8006590:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006592:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800659c:	2b00      	cmp	r3, #0
 800659e:	d101      	bne.n	80065a4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80065a0:	2320      	movs	r3, #32
 80065a2:	e004      	b.n	80065ae <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80065a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065a8:	fab3 f383 	clz	r3, r3
 80065ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d106      	bne.n	80065c0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2200      	movs	r2, #0
 80065b8:	2102      	movs	r1, #2
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7fe ffda 	bl	8005574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2103      	movs	r1, #3
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fe ffbe 	bl	8005548 <LL_ADC_GetOffsetChannel>
 80065cc:	4603      	mov	r3, r0
 80065ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10a      	bne.n	80065ec <HAL_ADC_ConfigChannel+0x3a8>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2103      	movs	r1, #3
 80065dc:	4618      	mov	r0, r3
 80065de:	f7fe ffb3 	bl	8005548 <LL_ADC_GetOffsetChannel>
 80065e2:	4603      	mov	r3, r0
 80065e4:	0e9b      	lsrs	r3, r3, #26
 80065e6:	f003 021f 	and.w	r2, r3, #31
 80065ea:	e017      	b.n	800661c <HAL_ADC_ConfigChannel+0x3d8>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2103      	movs	r1, #3
 80065f2:	4618      	mov	r0, r3
 80065f4:	f7fe ffa8 	bl	8005548 <LL_ADC_GetOffsetChannel>
 80065f8:	4603      	mov	r3, r0
 80065fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065fe:	fa93 f3a3 	rbit	r3, r3
 8006602:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006604:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006606:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006608:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800660e:	2320      	movs	r3, #32
 8006610:	e003      	b.n	800661a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006612:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006614:	fab3 f383 	clz	r3, r3
 8006618:	b2db      	uxtb	r3, r3
 800661a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006624:	2b00      	cmp	r3, #0
 8006626:	d105      	bne.n	8006634 <HAL_ADC_ConfigChannel+0x3f0>
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	0e9b      	lsrs	r3, r3, #26
 800662e:	f003 031f 	and.w	r3, r3, #31
 8006632:	e011      	b.n	8006658 <HAL_ADC_ConfigChannel+0x414>
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800663a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800663c:	fa93 f3a3 	rbit	r3, r3
 8006640:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006642:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006644:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d101      	bne.n	8006650 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800664c:	2320      	movs	r3, #32
 800664e:	e003      	b.n	8006658 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006652:	fab3 f383 	clz	r3, r3
 8006656:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006658:	429a      	cmp	r2, r3
 800665a:	d106      	bne.n	800666a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2200      	movs	r2, #0
 8006662:	2103      	movs	r1, #3
 8006664:	4618      	mov	r0, r3
 8006666:	f7fe ff85 	bl	8005574 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f7ff f918 	bl	80058a4 <LL_ADC_IsEnabled>
 8006674:	4603      	mov	r3, r0
 8006676:	2b00      	cmp	r3, #0
 8006678:	f040 8140 	bne.w	80068fc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6818      	ldr	r0, [r3, #0]
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	6819      	ldr	r1, [r3, #0]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	461a      	mov	r2, r3
 800668a:	f7ff f855 	bl	8005738 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	4a8f      	ldr	r2, [pc, #572]	@ (80068d0 <HAL_ADC_ConfigChannel+0x68c>)
 8006694:	4293      	cmp	r3, r2
 8006696:	f040 8131 	bne.w	80068fc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <HAL_ADC_ConfigChannel+0x47e>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	0e9b      	lsrs	r3, r3, #26
 80066b0:	3301      	adds	r3, #1
 80066b2:	f003 031f 	and.w	r3, r3, #31
 80066b6:	2b09      	cmp	r3, #9
 80066b8:	bf94      	ite	ls
 80066ba:	2301      	movls	r3, #1
 80066bc:	2300      	movhi	r3, #0
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	e019      	b.n	80066f6 <HAL_ADC_ConfigChannel+0x4b2>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066ca:	fa93 f3a3 	rbit	r3, r3
 80066ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80066d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066d2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80066d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80066da:	2320      	movs	r3, #32
 80066dc:	e003      	b.n	80066e6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80066de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066e0:	fab3 f383 	clz	r3, r3
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	3301      	adds	r3, #1
 80066e8:	f003 031f 	and.w	r3, r3, #31
 80066ec:	2b09      	cmp	r3, #9
 80066ee:	bf94      	ite	ls
 80066f0:	2301      	movls	r3, #1
 80066f2:	2300      	movhi	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d079      	beq.n	80067ee <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006702:	2b00      	cmp	r3, #0
 8006704:	d107      	bne.n	8006716 <HAL_ADC_ConfigChannel+0x4d2>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	0e9b      	lsrs	r3, r3, #26
 800670c:	3301      	adds	r3, #1
 800670e:	069b      	lsls	r3, r3, #26
 8006710:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006714:	e015      	b.n	8006742 <HAL_ADC_ConfigChannel+0x4fe>
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800671c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800671e:	fa93 f3a3 	rbit	r3, r3
 8006722:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006724:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006726:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800672e:	2320      	movs	r3, #32
 8006730:	e003      	b.n	800673a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006734:	fab3 f383 	clz	r3, r3
 8006738:	b2db      	uxtb	r3, r3
 800673a:	3301      	adds	r3, #1
 800673c:	069b      	lsls	r3, r3, #26
 800673e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800674a:	2b00      	cmp	r3, #0
 800674c:	d109      	bne.n	8006762 <HAL_ADC_ConfigChannel+0x51e>
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	0e9b      	lsrs	r3, r3, #26
 8006754:	3301      	adds	r3, #1
 8006756:	f003 031f 	and.w	r3, r3, #31
 800675a:	2101      	movs	r1, #1
 800675c:	fa01 f303 	lsl.w	r3, r1, r3
 8006760:	e017      	b.n	8006792 <HAL_ADC_ConfigChannel+0x54e>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676a:	fa93 f3a3 	rbit	r3, r3
 800676e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006772:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800677a:	2320      	movs	r3, #32
 800677c:	e003      	b.n	8006786 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800677e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006780:	fab3 f383 	clz	r3, r3
 8006784:	b2db      	uxtb	r3, r3
 8006786:	3301      	adds	r3, #1
 8006788:	f003 031f 	and.w	r3, r3, #31
 800678c:	2101      	movs	r1, #1
 800678e:	fa01 f303 	lsl.w	r3, r1, r3
 8006792:	ea42 0103 	orr.w	r1, r2, r3
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10a      	bne.n	80067b8 <HAL_ADC_ConfigChannel+0x574>
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	0e9b      	lsrs	r3, r3, #26
 80067a8:	3301      	adds	r3, #1
 80067aa:	f003 021f 	and.w	r2, r3, #31
 80067ae:	4613      	mov	r3, r2
 80067b0:	005b      	lsls	r3, r3, #1
 80067b2:	4413      	add	r3, r2
 80067b4:	051b      	lsls	r3, r3, #20
 80067b6:	e018      	b.n	80067ea <HAL_ADC_ConfigChannel+0x5a6>
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c0:	fa93 f3a3 	rbit	r3, r3
 80067c4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80067c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80067ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d101      	bne.n	80067d4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80067d0:	2320      	movs	r3, #32
 80067d2:	e003      	b.n	80067dc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80067d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d6:	fab3 f383 	clz	r3, r3
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	3301      	adds	r3, #1
 80067de:	f003 021f 	and.w	r2, r3, #31
 80067e2:	4613      	mov	r3, r2
 80067e4:	005b      	lsls	r3, r3, #1
 80067e6:	4413      	add	r3, r2
 80067e8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067ea:	430b      	orrs	r3, r1
 80067ec:	e081      	b.n	80068f2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d107      	bne.n	800680a <HAL_ADC_ConfigChannel+0x5c6>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	0e9b      	lsrs	r3, r3, #26
 8006800:	3301      	adds	r3, #1
 8006802:	069b      	lsls	r3, r3, #26
 8006804:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006808:	e015      	b.n	8006836 <HAL_ADC_ConfigChannel+0x5f2>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006812:	fa93 f3a3 	rbit	r3, r3
 8006816:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800681c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006822:	2320      	movs	r3, #32
 8006824:	e003      	b.n	800682e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006828:	fab3 f383 	clz	r3, r3
 800682c:	b2db      	uxtb	r3, r3
 800682e:	3301      	adds	r3, #1
 8006830:	069b      	lsls	r3, r3, #26
 8006832:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800683e:	2b00      	cmp	r3, #0
 8006840:	d109      	bne.n	8006856 <HAL_ADC_ConfigChannel+0x612>
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	0e9b      	lsrs	r3, r3, #26
 8006848:	3301      	adds	r3, #1
 800684a:	f003 031f 	and.w	r3, r3, #31
 800684e:	2101      	movs	r1, #1
 8006850:	fa01 f303 	lsl.w	r3, r1, r3
 8006854:	e017      	b.n	8006886 <HAL_ADC_ConfigChannel+0x642>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	fa93 f3a3 	rbit	r3, r3
 8006862:	61fb      	str	r3, [r7, #28]
  return result;
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800686e:	2320      	movs	r3, #32
 8006870:	e003      	b.n	800687a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006874:	fab3 f383 	clz	r3, r3
 8006878:	b2db      	uxtb	r3, r3
 800687a:	3301      	adds	r3, #1
 800687c:	f003 031f 	and.w	r3, r3, #31
 8006880:	2101      	movs	r1, #1
 8006882:	fa01 f303 	lsl.w	r3, r1, r3
 8006886:	ea42 0103 	orr.w	r1, r2, r3
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10d      	bne.n	80068b2 <HAL_ADC_ConfigChannel+0x66e>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	0e9b      	lsrs	r3, r3, #26
 800689c:	3301      	adds	r3, #1
 800689e:	f003 021f 	and.w	r2, r3, #31
 80068a2:	4613      	mov	r3, r2
 80068a4:	005b      	lsls	r3, r3, #1
 80068a6:	4413      	add	r3, r2
 80068a8:	3b1e      	subs	r3, #30
 80068aa:	051b      	lsls	r3, r3, #20
 80068ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80068b0:	e01e      	b.n	80068f0 <HAL_ADC_ConfigChannel+0x6ac>
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	fa93 f3a3 	rbit	r3, r3
 80068be:	613b      	str	r3, [r7, #16]
  return result;
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d104      	bne.n	80068d4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80068ca:	2320      	movs	r3, #32
 80068cc:	e006      	b.n	80068dc <HAL_ADC_ConfigChannel+0x698>
 80068ce:	bf00      	nop
 80068d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	fab3 f383 	clz	r3, r3
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	3301      	adds	r3, #1
 80068de:	f003 021f 	and.w	r2, r3, #31
 80068e2:	4613      	mov	r3, r2
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4413      	add	r3, r2
 80068e8:	3b1e      	subs	r3, #30
 80068ea:	051b      	lsls	r3, r3, #20
 80068ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068f6:	4619      	mov	r1, r3
 80068f8:	f7fe fef2 	bl	80056e0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	4b3f      	ldr	r3, [pc, #252]	@ (8006a00 <HAL_ADC_ConfigChannel+0x7bc>)
 8006902:	4013      	ands	r3, r2
 8006904:	2b00      	cmp	r3, #0
 8006906:	d071      	beq.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006908:	483e      	ldr	r0, [pc, #248]	@ (8006a04 <HAL_ADC_ConfigChannel+0x7c0>)
 800690a:	f7fe fdeb 	bl	80054e4 <LL_ADC_GetCommonPathInternalCh>
 800690e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a3c      	ldr	r2, [pc, #240]	@ (8006a08 <HAL_ADC_ConfigChannel+0x7c4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d004      	beq.n	8006926 <HAL_ADC_ConfigChannel+0x6e2>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a3a      	ldr	r2, [pc, #232]	@ (8006a0c <HAL_ADC_ConfigChannel+0x7c8>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d127      	bne.n	8006976 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006926:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800692a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d121      	bne.n	8006976 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800693a:	d157      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800693c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006940:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006944:	4619      	mov	r1, r3
 8006946:	482f      	ldr	r0, [pc, #188]	@ (8006a04 <HAL_ADC_ConfigChannel+0x7c0>)
 8006948:	f7fe fdb9 	bl	80054be <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800694c:	4b30      	ldr	r3, [pc, #192]	@ (8006a10 <HAL_ADC_ConfigChannel+0x7cc>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	099b      	lsrs	r3, r3, #6
 8006952:	4a30      	ldr	r2, [pc, #192]	@ (8006a14 <HAL_ADC_ConfigChannel+0x7d0>)
 8006954:	fba2 2303 	umull	r2, r3, r2, r3
 8006958:	099b      	lsrs	r3, r3, #6
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	4613      	mov	r3, r2
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	4413      	add	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006966:	e002      	b.n	800696e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	3b01      	subs	r3, #1
 800696c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1f9      	bne.n	8006968 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006974:	e03a      	b.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a27      	ldr	r2, [pc, #156]	@ (8006a18 <HAL_ADC_ConfigChannel+0x7d4>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d113      	bne.n	80069a8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006980:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006984:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10d      	bne.n	80069a8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a22      	ldr	r2, [pc, #136]	@ (8006a1c <HAL_ADC_ConfigChannel+0x7d8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d02a      	beq.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006996:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800699a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800699e:	4619      	mov	r1, r3
 80069a0:	4818      	ldr	r0, [pc, #96]	@ (8006a04 <HAL_ADC_ConfigChannel+0x7c0>)
 80069a2:	f7fe fd8c 	bl	80054be <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80069a6:	e021      	b.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006a20 <HAL_ADC_ConfigChannel+0x7dc>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d11c      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80069b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d116      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a16      	ldr	r2, [pc, #88]	@ (8006a1c <HAL_ADC_ConfigChannel+0x7d8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d011      	beq.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80069c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80069d0:	4619      	mov	r1, r3
 80069d2:	480c      	ldr	r0, [pc, #48]	@ (8006a04 <HAL_ADC_ConfigChannel+0x7c0>)
 80069d4:	f7fe fd73 	bl	80054be <LL_ADC_SetCommonPathInternalCh>
 80069d8:	e008      	b.n	80069ec <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069de:	f043 0220 	orr.w	r2, r3, #32
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80069f4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	37d8      	adds	r7, #216	@ 0xd8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	80080000 	.word	0x80080000
 8006a04:	50000300 	.word	0x50000300
 8006a08:	c3210000 	.word	0xc3210000
 8006a0c:	90c00010 	.word	0x90c00010
 8006a10:	20000000 	.word	0x20000000
 8006a14:	053e2d63 	.word	0x053e2d63
 8006a18:	c7520000 	.word	0xc7520000
 8006a1c:	50000100 	.word	0x50000100
 8006a20:	cb840000 	.word	0xcb840000

08006a24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7fe ff35 	bl	80058a4 <LL_ADC_IsEnabled>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d169      	bne.n	8006b14 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689a      	ldr	r2, [r3, #8]
 8006a46:	4b36      	ldr	r3, [pc, #216]	@ (8006b20 <ADC_Enable+0xfc>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00d      	beq.n	8006a6a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a52:	f043 0210 	orr.w	r2, r3, #16
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a5e:	f043 0201 	orr.w	r2, r3, #1
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e055      	b.n	8006b16 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fef0 	bl	8005854 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006a74:	482b      	ldr	r0, [pc, #172]	@ (8006b24 <ADC_Enable+0x100>)
 8006a76:	f7fe fd35 	bl	80054e4 <LL_ADC_GetCommonPathInternalCh>
 8006a7a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006a7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d013      	beq.n	8006aac <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a84:	4b28      	ldr	r3, [pc, #160]	@ (8006b28 <ADC_Enable+0x104>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	099b      	lsrs	r3, r3, #6
 8006a8a:	4a28      	ldr	r2, [pc, #160]	@ (8006b2c <ADC_Enable+0x108>)
 8006a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a90:	099b      	lsrs	r3, r3, #6
 8006a92:	1c5a      	adds	r2, r3, #1
 8006a94:	4613      	mov	r3, r2
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	4413      	add	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006a9e:	e002      	b.n	8006aa6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1f9      	bne.n	8006aa0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006aac:	f7fe fcc6 	bl	800543c <HAL_GetTick>
 8006ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ab2:	e028      	b.n	8006b06 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fe fef3 	bl	80058a4 <LL_ADC_IsEnabled>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d104      	bne.n	8006ace <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7fe fec3 	bl	8005854 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006ace:	f7fe fcb5 	bl	800543c <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d914      	bls.n	8006b06 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d00d      	beq.n	8006b06 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aee:	f043 0210 	orr.w	r2, r3, #16
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006afa:	f043 0201 	orr.w	r2, r3, #1
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e007      	b.n	8006b16 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d1cf      	bne.n	8006ab4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	8000003f 	.word	0x8000003f
 8006b24:	50000300 	.word	0x50000300
 8006b28:	20000000 	.word	0x20000000
 8006b2c:	053e2d63 	.word	0x053e2d63

08006b30 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7fe fec4 	bl	80058ca <LL_ADC_IsDisableOngoing>
 8006b42:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7fe feab 	bl	80058a4 <LL_ADC_IsEnabled>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d047      	beq.n	8006be4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d144      	bne.n	8006be4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	f003 030d 	and.w	r3, r3, #13
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d10c      	bne.n	8006b82 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7fe fe85 	bl	800587c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2203      	movs	r2, #3
 8006b78:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006b7a:	f7fe fc5f 	bl	800543c <HAL_GetTick>
 8006b7e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b80:	e029      	b.n	8006bd6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b86:	f043 0210 	orr.w	r2, r3, #16
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b92:	f043 0201 	orr.w	r2, r3, #1
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e023      	b.n	8006be6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006b9e:	f7fe fc4d 	bl	800543c <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d914      	bls.n	8006bd6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00d      	beq.n	8006bd6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bbe:	f043 0210 	orr.w	r2, r3, #16
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bca:	f043 0201 	orr.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e007      	b.n	8006be6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1dc      	bne.n	8006b9e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b084      	sub	sp, #16
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c00:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d14b      	bne.n	8006ca0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0308 	and.w	r3, r3, #8
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d021      	beq.n	8006c66 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fe fd08 	bl	800563c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d032      	beq.n	8006c98 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d12b      	bne.n	8006c98 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d11f      	bne.n	8006c98 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c5c:	f043 0201 	orr.w	r2, r3, #1
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c64:	e018      	b.n	8006c98 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d111      	bne.n	8006c98 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d105      	bne.n	8006c98 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c90:	f043 0201 	orr.w	r2, r3, #1
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f7fa ff71 	bl	8001b80 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006c9e:	e00e      	b.n	8006cbe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca4:	f003 0310 	and.w	r3, r3, #16
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f7ff fabf 	bl	8006230 <HAL_ADC_ErrorCallback>
}
 8006cb2:	e004      	b.n	8006cbe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	4798      	blx	r3
}
 8006cbe:	bf00      	nop
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f7ff fa97 	bl	8006208 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006cda:	bf00      	nop
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b084      	sub	sp, #16
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cf4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d00:	f043 0204 	orr.w	r2, r3, #4
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f7ff fa91 	bl	8006230 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d0e:	bf00      	nop
 8006d10:	3710      	adds	r7, #16
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <LL_ADC_SetCommonPathInternalCh>:
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
 8006d1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	609a      	str	r2, [r3, #8]
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <LL_ADC_GetCommonPathInternalCh>:
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <LL_ADC_SetOffset>:
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b087      	sub	sp, #28
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
 8006d64:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	3360      	adds	r3, #96	@ 0x60
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	4413      	add	r3, r2
 8006d72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	4b08      	ldr	r3, [pc, #32]	@ (8006d9c <LL_ADC_SetOffset+0x44>)
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	430a      	orrs	r2, r1
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	601a      	str	r2, [r3, #0]
}
 8006d90:	bf00      	nop
 8006d92:	371c      	adds	r7, #28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	03fff000 	.word	0x03fff000

08006da0 <LL_ADC_GetOffsetChannel>:
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	3360      	adds	r3, #96	@ 0x60
 8006dae:	461a      	mov	r2, r3
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3714      	adds	r7, #20
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <LL_ADC_SetOffsetState>:
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b087      	sub	sp, #28
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	3360      	adds	r3, #96	@ 0x60
 8006ddc:	461a      	mov	r2, r3
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	431a      	orrs	r2, r3
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	601a      	str	r2, [r3, #0]
}
 8006df6:	bf00      	nop
 8006df8:	371c      	adds	r7, #28
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <LL_ADC_SetOffsetSign>:
{
 8006e02:	b480      	push	{r7}
 8006e04:	b087      	sub	sp, #28
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	60f8      	str	r0, [r7, #12]
 8006e0a:	60b9      	str	r1, [r7, #8]
 8006e0c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	3360      	adds	r3, #96	@ 0x60
 8006e12:	461a      	mov	r2, r3
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	431a      	orrs	r2, r3
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	601a      	str	r2, [r3, #0]
}
 8006e2c:	bf00      	nop
 8006e2e:	371c      	adds	r7, #28
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <LL_ADC_SetOffsetSaturation>:
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b087      	sub	sp, #28
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	3360      	adds	r3, #96	@ 0x60
 8006e48:	461a      	mov	r2, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4413      	add	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	601a      	str	r2, [r3, #0]
}
 8006e62:	bf00      	nop
 8006e64:	371c      	adds	r7, #28
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8006e6e:	b480      	push	{r7}
 8006e70:	b083      	sub	sp, #12
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
 8006e76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	615a      	str	r2, [r3, #20]
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <LL_ADC_INJ_GetTrigAuto>:
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <LL_ADC_SetChannelSamplingTime>:
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b087      	sub	sp, #28
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	3314      	adds	r3, #20
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	0e5b      	lsrs	r3, r3, #25
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	f003 0304 	and.w	r3, r3, #4
 8006ecc:	4413      	add	r3, r2
 8006ece:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	0d1b      	lsrs	r3, r3, #20
 8006ed8:	f003 031f 	and.w	r3, r3, #31
 8006edc:	2107      	movs	r1, #7
 8006ede:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee2:	43db      	mvns	r3, r3
 8006ee4:	401a      	ands	r2, r3
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	0d1b      	lsrs	r3, r3, #20
 8006eea:	f003 031f 	and.w	r3, r3, #31
 8006eee:	6879      	ldr	r1, [r7, #4]
 8006ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	601a      	str	r2, [r3, #0]
}
 8006efa:	bf00      	nop
 8006efc:	371c      	adds	r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
	...

08006f08 <LL_ADC_SetChannelSingleDiff>:
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f20:	43db      	mvns	r3, r3
 8006f22:	401a      	ands	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f003 0318 	and.w	r3, r3, #24
 8006f2a:	4908      	ldr	r1, [pc, #32]	@ (8006f4c <LL_ADC_SetChannelSingleDiff+0x44>)
 8006f2c:	40d9      	lsrs	r1, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	400b      	ands	r3, r1
 8006f32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f36:	431a      	orrs	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8006f3e:	bf00      	nop
 8006f40:	3714      	adds	r7, #20
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	0007ffff 	.word	0x0007ffff

08006f50 <LL_ADC_GetMultimode>:
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 031f 	and.w	r3, r3, #31
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <LL_ADC_IsEnabled>:
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d101      	bne.n	8006f84 <LL_ADC_IsEnabled+0x18>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e000      	b.n	8006f86 <LL_ADC_IsEnabled+0x1a>
 8006f84:	2300      	movs	r3, #0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <LL_ADC_StartCalibration>:
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006fa4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	609a      	str	r2, [r3, #8]
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <LL_ADC_IsCalibrationOnGoing>:
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fd8:	d101      	bne.n	8006fde <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e000      	b.n	8006fe0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <LL_ADC_REG_IsConversionOngoing>:
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0304 	and.w	r3, r3, #4
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d101      	bne.n	8007004 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <LL_ADC_INJ_StartConversion>:
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007022:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007026:	f043 0208 	orr.w	r2, r3, #8
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	609a      	str	r2, [r3, #8]
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <LL_ADC_INJ_IsConversionOngoing>:
{
 800703a:	b480      	push	{r7}
 800703c:	b083      	sub	sp, #12
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 0308 	and.w	r3, r3, #8
 800704a:	2b08      	cmp	r3, #8
 800704c:	d101      	bne.n	8007052 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800706a:	2300      	movs	r3, #0
 800706c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007074:	2b01      	cmp	r3, #1
 8007076:	d101      	bne.n	800707c <HAL_ADCEx_Calibration_Start+0x1c>
 8007078:	2302      	movs	r3, #2
 800707a:	e04d      	b.n	8007118 <HAL_ADCEx_Calibration_Start+0xb8>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff fd53 	bl	8006b30 <ADC_Disable>
 800708a:	4603      	mov	r3, r0
 800708c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800708e:	7bfb      	ldrb	r3, [r7, #15]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d136      	bne.n	8007102 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007098:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800709c:	f023 0302 	bic.w	r3, r3, #2
 80070a0:	f043 0202 	orr.w	r2, r3, #2
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7ff ff6f 	bl	8006f92 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80070b4:	e014      	b.n	80070e0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	3301      	adds	r3, #1
 80070ba:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	4a18      	ldr	r2, [pc, #96]	@ (8007120 <HAL_ADCEx_Calibration_Start+0xc0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d90d      	bls.n	80070e0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c8:	f023 0312 	bic.w	r3, r3, #18
 80070cc:	f043 0210 	orr.w	r2, r3, #16
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e01b      	b.n	8007118 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7ff ff6d 	bl	8006fc4 <LL_ADC_IsCalibrationOnGoing>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e2      	bne.n	80070b6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070f4:	f023 0303 	bic.w	r3, r3, #3
 80070f8:	f043 0201 	orr.w	r2, r3, #1
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007100:	e005      	b.n	800710e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007106:	f043 0210 	orr.w	r2, r3, #16
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007116:	7bfb      	ldrb	r3, [r7, #15]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	0004de01 	.word	0x0004de01

08007124 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b086      	sub	sp, #24
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800712c:	486e      	ldr	r0, [pc, #440]	@ (80072e8 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800712e:	f7ff ff0f 	bl	8006f50 <LL_ADC_GetMultimode>
 8007132:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4618      	mov	r0, r3
 800713a:	f7ff ff7e 	bl	800703a <LL_ADC_INJ_IsConversionOngoing>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d001      	beq.n	8007148 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8007144:	2302      	movs	r3, #2
 8007146:	e0ca      	b.n	80072de <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007152:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800715a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10a      	bne.n	8007178 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d107      	bne.n	8007178 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716c:	f043 0220 	orr.w	r2, r3, #32
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e0b2      	b.n	80072de <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800717e:	2b01      	cmp	r3, #1
 8007180:	d101      	bne.n	8007186 <HAL_ADCEx_InjectedStart_IT+0x62>
 8007182:	2302      	movs	r3, #2
 8007184:	e0ab      	b.n	80072de <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f7ff fc48 	bl	8006a24 <ADC_Enable>
 8007194:	4603      	mov	r3, r0
 8007196:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007198:	7bfb      	ldrb	r3, [r7, #15]
 800719a:	2b00      	cmp	r3, #0
 800719c:	f040 809a 	bne.w	80072d4 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d006      	beq.n	80071ba <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071b0:	f023 0208 	bic.w	r2, r3, #8
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	661a      	str	r2, [r3, #96]	@ 0x60
 80071b8:	e002      	b.n	80071c0 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80071c8:	f023 0301 	bic.w	r3, r3, #1
 80071cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a44      	ldr	r2, [pc, #272]	@ (80072ec <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d002      	beq.n	80071e4 <HAL_ADCEx_InjectedStart_IT+0xc0>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	e001      	b.n	80071e8 <HAL_ADCEx_InjectedStart_IT+0xc4>
 80071e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d002      	beq.n	80071f6 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d105      	bne.n	8007202 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071fa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2260      	movs	r2, #96	@ 0x60
 8007208:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d007      	beq.n	8007230 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800722e:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	2b08      	cmp	r3, #8
 8007236:	d110      	bne.n	800725a <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0220 	bic.w	r2, r2, #32
 8007246:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	685a      	ldr	r2, [r3, #4]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007256:	605a      	str	r2, [r3, #4]
          break;
 8007258:	e010      	b.n	800727c <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007268:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f042 0220 	orr.w	r2, r2, #32
 8007278:	605a      	str	r2, [r3, #4]
          break;
 800727a:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a1a      	ldr	r2, [pc, #104]	@ (80072ec <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d002      	beq.n	800728c <HAL_ADCEx_InjectedStart_IT+0x168>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	e001      	b.n	8007290 <HAL_ADCEx_InjectedStart_IT+0x16c>
 800728c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	6812      	ldr	r2, [r2, #0]
 8007294:	4293      	cmp	r3, r2
 8007296:	d008      	beq.n	80072aa <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d005      	beq.n	80072aa <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	2b06      	cmp	r3, #6
 80072a2:	d002      	beq.n	80072aa <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2b07      	cmp	r3, #7
 80072a8:	d10d      	bne.n	80072c6 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7ff fdf0 	bl	8006e94 <LL_ADC_INJ_GetTrigAuto>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d110      	bne.n	80072dc <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4618      	mov	r0, r3
 80072c0:	f7ff fea7 	bl	8007012 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80072c4:	e00a      	b.n	80072dc <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80072d2:	e003      	b.n	80072dc <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80072dc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	50000300 	.word	0x50000300
 80072ec:	50000100 	.word	0x50000100

080072f0 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b085      	sub	sp, #20
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	f240 321b 	movw	r2, #795	@ 0x31b
 8007300:	4293      	cmp	r3, r2
 8007302:	d00e      	beq.n	8007322 <HAL_ADCEx_InjectedGetValue+0x32>
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 800730a:	d21c      	bcs.n	8007346 <HAL_ADCEx_InjectedGetValue+0x56>
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	f240 120f 	movw	r2, #271	@ 0x10f
 8007312:	4293      	cmp	r3, r2
 8007314:	d011      	beq.n	800733a <HAL_ADCEx_InjectedGetValue+0x4a>
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	f240 2215 	movw	r2, #533	@ 0x215
 800731c:	4293      	cmp	r3, r2
 800731e:	d006      	beq.n	800732e <HAL_ADCEx_InjectedGetValue+0x3e>
 8007320:	e011      	b.n	8007346 <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800732a:	60fb      	str	r3, [r7, #12]
      break;
 800732c:	e011      	b.n	8007352 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007336:	60fb      	str	r3, [r7, #12]
      break;
 8007338:	e00b      	b.n	8007352 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007342:	60fb      	str	r3, [r7, #12]
      break;
 8007344:	e005      	b.n	8007352 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800734e:	60fb      	str	r3, [r7, #12]
      break;
 8007350:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8007352:	68fb      	ldr	r3, [r7, #12]
}
 8007354:	4618      	mov	r0, r3
 8007356:	3714      	adds	r7, #20
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b0b6      	sub	sp, #216	@ 0xd8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80073ce:	2300      	movs	r3, #0
 80073d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80073d8:	2300      	movs	r3, #0
 80073da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d102      	bne.n	80073ee <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80073e8:	2302      	movs	r3, #2
 80073ea:	f000 bcb5 	b.w	8007d58 <HAL_ADCEx_InjectedConfigChannel+0x994>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8007402:	2b01      	cmp	r3, #1
 8007404:	d130      	bne.n	8007468 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	2b09      	cmp	r3, #9
 800740c:	d179      	bne.n	8007502 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007412:	2b00      	cmp	r3, #0
 8007414:	d010      	beq.n	8007438 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	0e9b      	lsrs	r3, r3, #26
 800741c:	025b      	lsls	r3, r3, #9
 800741e:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007426:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800742a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8007430:	4313      	orrs	r3, r2
 8007432:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007436:	e007      	b.n	8007448 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	0e9b      	lsrs	r3, r3, #26
 800743e:	025b      	lsls	r3, r3, #9
 8007440:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8007444:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800744e:	4b84      	ldr	r3, [pc, #528]	@ (8007660 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8007450:	4013      	ands	r3, r2
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800745a:	430b      	orrs	r3, r1
 800745c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007464:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8007466:	e04c      	b.n	8007502 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800746c:	2b00      	cmp	r3, #0
 800746e:	d11d      	bne.n	80074ac <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	6a1a      	ldr	r2, [r3, #32]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00d      	beq.n	80074a2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	6a1b      	ldr	r3, [r3, #32]
 800748a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007490:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8007494:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800749a:	4313      	orrs	r3, r2
 800749c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074a0:	e004      	b.n	80074ac <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	3b01      	subs	r3, #1
 80074a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	0e9b      	lsrs	r3, r3, #26
 80074b2:	f003 021f 	and.w	r2, r3, #31
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f003 031f 	and.w	r3, r3, #31
 80074be:	fa02 f303 	lsl.w	r3, r2, r3
 80074c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80074c6:	4313      	orrs	r3, r2
 80074c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074d0:	1e5a      	subs	r2, r3, #1
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80074da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80074de:	431a      	orrs	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d10a      	bne.n	8007502 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074f2:	4b5b      	ldr	r3, [pc, #364]	@ (8007660 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80074f4:	4013      	ands	r3, r2
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	6812      	ldr	r2, [r2, #0]
 80074fe:	430b      	orrs	r3, r1
 8007500:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff fd97 	bl	800703a <LL_ADC_INJ_IsConversionOngoing>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d124      	bne.n	800755c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007518:	2b00      	cmp	r3, #0
 800751a:	d112      	bne.n	8007542 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800752c:	055a      	lsls	r2, r3, #21
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007534:	051b      	lsls	r3, r3, #20
 8007536:	431a      	orrs	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	430a      	orrs	r2, r1
 800753e:	60da      	str	r2, [r3, #12]
 8007540:	e00c      	b.n	800755c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007552:	055a      	lsls	r2, r3, #21
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4618      	mov	r0, r3
 8007562:	f7ff fd43 	bl	8006fec <LL_ADC_REG_IsConversionOngoing>
 8007566:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fd63 	bl	800703a <LL_ADC_INJ_IsConversionOngoing>
 8007574:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007578:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800757c:	2b00      	cmp	r3, #0
 800757e:	f040 822e 	bne.w	80079de <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007582:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007586:	2b00      	cmp	r3, #0
 8007588:	f040 8229 	bne.w	80079de <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007598:	2b00      	cmp	r3, #0
 800759a:	d116      	bne.n	80075ca <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d108      	bne.n	80075b8 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68da      	ldr	r2, [r3, #12]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80075b4:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80075b6:	e01f      	b.n	80075f8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68da      	ldr	r2, [r3, #12]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80075c6:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80075c8:	e016      	b.n	80075f8 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d109      	bne.n	80075e8 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075d8:	f043 0220 	orr.w	r2, r3, #32
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80075e6:	e007      	b.n	80075f8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68da      	ldr	r2, [r3, #12]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80075f6:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d110      	bne.n	8007624 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	430b      	orrs	r3, r1
 8007616:	431a      	orrs	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f042 0202 	orr.w	r2, r2, #2
 8007620:	611a      	str	r2, [r3, #16]
 8007622:	e007      	b.n	8007634 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	691a      	ldr	r2, [r3, #16]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 0202 	bic.w	r2, r2, #2
 8007632:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800763c:	d112      	bne.n	8007664 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6818      	ldr	r0, [r3, #0]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2200      	movs	r2, #0
 8007648:	4619      	mov	r1, r3
 800764a:	f7ff fc31 	bl	8006eb0 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007656:	4618      	mov	r0, r3
 8007658:	f7ff fc09 	bl	8006e6e <LL_ADC_SetSamplingTimeCommonConfig>
 800765c:	e011      	b.n	8007682 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 800765e:	bf00      	nop
 8007660:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6818      	ldr	r0, [r3, #0]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8007670:	461a      	mov	r2, r3
 8007672:	f7ff fc1d 	bl	8006eb0 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2100      	movs	r1, #0
 800767c:	4618      	mov	r0, r3
 800767e:	f7ff fbf6 	bl	8006e6e <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	695a      	ldr	r2, [r3, #20]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	08db      	lsrs	r3, r3, #3
 800768e:	f003 0303 	and.w	r3, r3, #3
 8007692:	005b      	lsls	r3, r3, #1
 8007694:	fa02 f303 	lsl.w	r3, r2, r3
 8007698:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	d022      	beq.n	80076ea <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	6919      	ldr	r1, [r3, #16]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076b4:	f7ff fb50 	bl	8006d58 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	6919      	ldr	r1, [r3, #16]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	461a      	mov	r2, r3
 80076c6:	f7ff fb9c 	bl	8006e02 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d102      	bne.n	80076e0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80076da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80076de:	e000      	b.n	80076e2 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80076e0:	2300      	movs	r3, #0
 80076e2:	461a      	mov	r2, r3
 80076e4:	f7ff fba8 	bl	8006e38 <LL_ADC_SetOffsetSaturation>
 80076e8:	e179      	b.n	80079de <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2100      	movs	r1, #0
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7ff fb55 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 80076f6:	4603      	mov	r3, r0
 80076f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10a      	bne.n	8007716 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2100      	movs	r1, #0
 8007706:	4618      	mov	r0, r3
 8007708:	f7ff fb4a 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 800770c:	4603      	mov	r3, r0
 800770e:	0e9b      	lsrs	r3, r3, #26
 8007710:	f003 021f 	and.w	r2, r3, #31
 8007714:	e01e      	b.n	8007754 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2100      	movs	r1, #0
 800771c:	4618      	mov	r0, r3
 800771e:	f7ff fb3f 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 8007722:	4603      	mov	r3, r0
 8007724:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007728:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800772c:	fa93 f3a3 	rbit	r3, r3
 8007730:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8007734:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800773c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8007744:	2320      	movs	r3, #32
 8007746:	e004      	b.n	8007752 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8007748:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800774c:	fab3 f383 	clz	r3, r3
 8007750:	b2db      	uxtb	r3, r3
 8007752:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800775c:	2b00      	cmp	r3, #0
 800775e:	d105      	bne.n	800776c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	0e9b      	lsrs	r3, r3, #26
 8007766:	f003 031f 	and.w	r3, r3, #31
 800776a:	e018      	b.n	800779e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007778:	fa93 f3a3 	rbit	r3, r3
 800777c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007780:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007784:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8007788:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8007790:	2320      	movs	r3, #32
 8007792:	e004      	b.n	800779e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8007794:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007798:	fab3 f383 	clz	r3, r3
 800779c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800779e:	429a      	cmp	r2, r3
 80077a0:	d106      	bne.n	80077b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2200      	movs	r2, #0
 80077a8:	2100      	movs	r1, #0
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7ff fb0e 	bl	8006dcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2101      	movs	r1, #1
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7ff faf2 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 80077bc:	4603      	mov	r3, r0
 80077be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10a      	bne.n	80077dc <HAL_ADCEx_InjectedConfigChannel+0x418>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2101      	movs	r1, #1
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff fae7 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 80077d2:	4603      	mov	r3, r0
 80077d4:	0e9b      	lsrs	r3, r3, #26
 80077d6:	f003 021f 	and.w	r2, r3, #31
 80077da:	e01e      	b.n	800781a <HAL_ADCEx_InjectedConfigChannel+0x456>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2101      	movs	r1, #1
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7ff fadc 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 80077e8:	4603      	mov	r3, r0
 80077ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80077f2:	fa93 f3a3 	rbit	r3, r3
 80077f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80077fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8007802:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800780a:	2320      	movs	r3, #32
 800780c:	e004      	b.n	8007818 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800780e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007812:	fab3 f383 	clz	r3, r3
 8007816:	b2db      	uxtb	r3, r3
 8007818:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007822:	2b00      	cmp	r3, #0
 8007824:	d105      	bne.n	8007832 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	0e9b      	lsrs	r3, r3, #26
 800782c:	f003 031f 	and.w	r3, r3, #31
 8007830:	e018      	b.n	8007864 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800783a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800783e:	fa93 f3a3 	rbit	r3, r3
 8007842:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8007846:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800784a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800784e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007852:	2b00      	cmp	r3, #0
 8007854:	d101      	bne.n	800785a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8007856:	2320      	movs	r3, #32
 8007858:	e004      	b.n	8007864 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800785a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800785e:	fab3 f383 	clz	r3, r3
 8007862:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007864:	429a      	cmp	r2, r3
 8007866:	d106      	bne.n	8007876 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2200      	movs	r2, #0
 800786e:	2101      	movs	r1, #1
 8007870:	4618      	mov	r0, r3
 8007872:	f7ff faab 	bl	8006dcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2102      	movs	r1, #2
 800787c:	4618      	mov	r0, r3
 800787e:	f7ff fa8f 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 8007882:	4603      	mov	r3, r0
 8007884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10a      	bne.n	80078a2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2102      	movs	r1, #2
 8007892:	4618      	mov	r0, r3
 8007894:	f7ff fa84 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 8007898:	4603      	mov	r3, r0
 800789a:	0e9b      	lsrs	r3, r3, #26
 800789c:	f003 021f 	and.w	r2, r3, #31
 80078a0:	e01e      	b.n	80078e0 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2102      	movs	r1, #2
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7ff fa79 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078b8:	fa93 f3a3 	rbit	r3, r3
 80078bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80078c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80078c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80078c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80078d0:	2320      	movs	r3, #32
 80078d2:	e004      	b.n	80078de <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80078d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078d8:	fab3 f383 	clz	r3, r3
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d105      	bne.n	80078f8 <HAL_ADCEx_InjectedConfigChannel+0x534>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	0e9b      	lsrs	r3, r3, #26
 80078f2:	f003 031f 	and.w	r3, r3, #31
 80078f6:	e014      	b.n	8007922 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007900:	fa93 f3a3 	rbit	r3, r3
 8007904:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8007906:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007908:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800790c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8007914:	2320      	movs	r3, #32
 8007916:	e004      	b.n	8007922 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8007918:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800791c:	fab3 f383 	clz	r3, r3
 8007920:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007922:	429a      	cmp	r2, r3
 8007924:	d106      	bne.n	8007934 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2200      	movs	r2, #0
 800792c:	2102      	movs	r1, #2
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff fa4c 	bl	8006dcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2103      	movs	r1, #3
 800793a:	4618      	mov	r0, r3
 800793c:	f7ff fa30 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 8007940:	4603      	mov	r3, r0
 8007942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10a      	bne.n	8007960 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2103      	movs	r1, #3
 8007950:	4618      	mov	r0, r3
 8007952:	f7ff fa25 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 8007956:	4603      	mov	r3, r0
 8007958:	0e9b      	lsrs	r3, r3, #26
 800795a:	f003 021f 	and.w	r2, r3, #31
 800795e:	e017      	b.n	8007990 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2103      	movs	r1, #3
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff fa1a 	bl	8006da0 <LL_ADC_GetOffsetChannel>
 800796c:	4603      	mov	r3, r0
 800796e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007972:	fa93 f3a3 	rbit	r3, r3
 8007976:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800797a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800797c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800797e:	2b00      	cmp	r3, #0
 8007980:	d101      	bne.n	8007986 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8007982:	2320      	movs	r3, #32
 8007984:	e003      	b.n	800798e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8007986:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007988:	fab3 f383 	clz	r3, r3
 800798c:	b2db      	uxtb	r3, r3
 800798e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007998:	2b00      	cmp	r3, #0
 800799a:	d105      	bne.n	80079a8 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	0e9b      	lsrs	r3, r3, #26
 80079a2:	f003 031f 	and.w	r3, r3, #31
 80079a6:	e011      	b.n	80079cc <HAL_ADCEx_InjectedConfigChannel+0x608>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80079b0:	fa93 f3a3 	rbit	r3, r3
 80079b4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80079b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079b8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80079ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80079c0:	2320      	movs	r3, #32
 80079c2:	e003      	b.n	80079cc <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80079c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079c6:	fab3 f383 	clz	r3, r3
 80079ca:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d106      	bne.n	80079de <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2200      	movs	r2, #0
 80079d6:	2103      	movs	r1, #3
 80079d8:	4618      	mov	r0, r3
 80079da:	f7ff f9f7 	bl	8006dcc <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7ff fac2 	bl	8006f6c <LL_ADC_IsEnabled>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f040 8140 	bne.w	8007c70 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6818      	ldr	r0, [r3, #0]
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	6819      	ldr	r1, [r3, #0]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	461a      	mov	r2, r3
 80079fe:	f7ff fa83 	bl	8006f08 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	4a8f      	ldr	r2, [pc, #572]	@ (8007c44 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	f040 8131 	bne.w	8007c70 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10b      	bne.n	8007a36 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	0e9b      	lsrs	r3, r3, #26
 8007a24:	3301      	adds	r3, #1
 8007a26:	f003 031f 	and.w	r3, r3, #31
 8007a2a:	2b09      	cmp	r3, #9
 8007a2c:	bf94      	ite	ls
 8007a2e:	2301      	movls	r3, #1
 8007a30:	2300      	movhi	r3, #0
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	e019      	b.n	8007a6a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a3e:	fa93 f3a3 	rbit	r3, r3
 8007a42:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8007a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8007a48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8007a4e:	2320      	movs	r3, #32
 8007a50:	e003      	b.n	8007a5a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8007a52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a54:	fab3 f383 	clz	r3, r3
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	f003 031f 	and.w	r3, r3, #31
 8007a60:	2b09      	cmp	r3, #9
 8007a62:	bf94      	ite	ls
 8007a64:	2301      	movls	r3, #1
 8007a66:	2300      	movhi	r3, #0
 8007a68:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d079      	beq.n	8007b62 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d107      	bne.n	8007a8a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	0e9b      	lsrs	r3, r3, #26
 8007a80:	3301      	adds	r3, #1
 8007a82:	069b      	lsls	r3, r3, #26
 8007a84:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007a88:	e015      	b.n	8007ab6 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a92:	fa93 f3a3 	rbit	r3, r3
 8007a96:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8007a98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a9a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8007a9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d101      	bne.n	8007aa6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8007aa2:	2320      	movs	r3, #32
 8007aa4:	e003      	b.n	8007aae <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8007aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007aa8:	fab3 f383 	clz	r3, r3
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	3301      	adds	r3, #1
 8007ab0:	069b      	lsls	r3, r3, #26
 8007ab2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d109      	bne.n	8007ad6 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	0e9b      	lsrs	r3, r3, #26
 8007ac8:	3301      	adds	r3, #1
 8007aca:	f003 031f 	and.w	r3, r3, #31
 8007ace:	2101      	movs	r1, #1
 8007ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad4:	e017      	b.n	8007b06 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ade:	fa93 f3a3 	rbit	r3, r3
 8007ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8007ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8007ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d101      	bne.n	8007af2 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8007aee:	2320      	movs	r3, #32
 8007af0:	e003      	b.n	8007afa <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8007af2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007af4:	fab3 f383 	clz	r3, r3
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	3301      	adds	r3, #1
 8007afc:	f003 031f 	and.w	r3, r3, #31
 8007b00:	2101      	movs	r1, #1
 8007b02:	fa01 f303 	lsl.w	r3, r1, r3
 8007b06:	ea42 0103 	orr.w	r1, r2, r3
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10a      	bne.n	8007b2c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	0e9b      	lsrs	r3, r3, #26
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	f003 021f 	and.w	r2, r3, #31
 8007b22:	4613      	mov	r3, r2
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	4413      	add	r3, r2
 8007b28:	051b      	lsls	r3, r3, #20
 8007b2a:	e018      	b.n	8007b5e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b34:	fa93 f3a3 	rbit	r3, r3
 8007b38:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d101      	bne.n	8007b48 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8007b44:	2320      	movs	r3, #32
 8007b46:	e003      	b.n	8007b50 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8007b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4a:	fab3 f383 	clz	r3, r3
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	3301      	adds	r3, #1
 8007b52:	f003 021f 	and.w	r2, r3, #31
 8007b56:	4613      	mov	r3, r2
 8007b58:	005b      	lsls	r3, r3, #1
 8007b5a:	4413      	add	r3, r2
 8007b5c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007b5e:	430b      	orrs	r3, r1
 8007b60:	e081      	b.n	8007c66 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d107      	bne.n	8007b7e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	0e9b      	lsrs	r3, r3, #26
 8007b74:	3301      	adds	r3, #1
 8007b76:	069b      	lsls	r3, r3, #26
 8007b78:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007b7c:	e015      	b.n	8007baa <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	fa93 f3a3 	rbit	r3, r3
 8007b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8007b96:	2320      	movs	r3, #32
 8007b98:	e003      	b.n	8007ba2 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8007b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b9c:	fab3 f383 	clz	r3, r3
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	069b      	lsls	r3, r3, #26
 8007ba6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d109      	bne.n	8007bca <HAL_ADCEx_InjectedConfigChannel+0x806>
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	0e9b      	lsrs	r3, r3, #26
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	f003 031f 	and.w	r3, r3, #31
 8007bc2:	2101      	movs	r1, #1
 8007bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc8:	e017      	b.n	8007bfa <HAL_ADCEx_InjectedConfigChannel+0x836>
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	fa93 f3a3 	rbit	r3, r3
 8007bd6:	61bb      	str	r3, [r7, #24]
  return result;
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007bdc:	6a3b      	ldr	r3, [r7, #32]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d101      	bne.n	8007be6 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8007be2:	2320      	movs	r3, #32
 8007be4:	e003      	b.n	8007bee <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	fab3 f383 	clz	r3, r3
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	3301      	adds	r3, #1
 8007bf0:	f003 031f 	and.w	r3, r3, #31
 8007bf4:	2101      	movs	r1, #1
 8007bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfa:	ea42 0103 	orr.w	r1, r2, r3
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10d      	bne.n	8007c26 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	0e9b      	lsrs	r3, r3, #26
 8007c10:	3301      	adds	r3, #1
 8007c12:	f003 021f 	and.w	r2, r3, #31
 8007c16:	4613      	mov	r3, r2
 8007c18:	005b      	lsls	r3, r3, #1
 8007c1a:	4413      	add	r3, r2
 8007c1c:	3b1e      	subs	r3, #30
 8007c1e:	051b      	lsls	r3, r3, #20
 8007c20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c24:	e01e      	b.n	8007c64 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	fa93 f3a3 	rbit	r3, r3
 8007c32:	60fb      	str	r3, [r7, #12]
  return result;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d104      	bne.n	8007c48 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8007c3e:	2320      	movs	r3, #32
 8007c40:	e006      	b.n	8007c50 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8007c42:	bf00      	nop
 8007c44:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	fab3 f383 	clz	r3, r3
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	3301      	adds	r3, #1
 8007c52:	f003 021f 	and.w	r2, r3, #31
 8007c56:	4613      	mov	r3, r2
 8007c58:	005b      	lsls	r3, r3, #1
 8007c5a:	4413      	add	r3, r2
 8007c5c:	3b1e      	subs	r3, #30
 8007c5e:	051b      	lsls	r3, r3, #20
 8007c60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007c64:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	f7ff f920 	bl	8006eb0 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	4b3a      	ldr	r3, [pc, #232]	@ (8007d60 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8007c76:	4013      	ands	r3, r2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d067      	beq.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007c7c:	4839      	ldr	r0, [pc, #228]	@ (8007d64 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007c7e:	f7ff f85d 	bl	8006d3c <LL_ADC_GetCommonPathInternalCh>
 8007c82:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a37      	ldr	r2, [pc, #220]	@ (8007d68 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d004      	beq.n	8007c9a <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a35      	ldr	r2, [pc, #212]	@ (8007d6c <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d127      	bne.n	8007cea <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007c9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d121      	bne.n	8007cea <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cae:	d14d      	bne.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007cb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007cb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007cb8:	4619      	mov	r1, r3
 8007cba:	482a      	ldr	r0, [pc, #168]	@ (8007d64 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007cbc:	f7ff f82b 	bl	8006d16 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8007cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d70 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	099b      	lsrs	r3, r3, #6
 8007cc6:	4a2b      	ldr	r2, [pc, #172]	@ (8007d74 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8007cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ccc:	099a      	lsrs	r2, r3, #6
 8007cce:	4613      	mov	r3, r2
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	4413      	add	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8007cd8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8007cda:	e002      	b.n	8007ce2 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1f9      	bne.n	8007cdc <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007ce8:	e030      	b.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a22      	ldr	r2, [pc, #136]	@ (8007d78 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d113      	bne.n	8007d1c <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007cf4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007cf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d10d      	bne.n	8007d1c <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a1d      	ldr	r2, [pc, #116]	@ (8007d7c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d020      	beq.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d12:	4619      	mov	r1, r3
 8007d14:	4813      	ldr	r0, [pc, #76]	@ (8007d64 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007d16:	f7fe fffe 	bl	8006d16 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007d1a:	e017      	b.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a17      	ldr	r2, [pc, #92]	@ (8007d80 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d112      	bne.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007d26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10c      	bne.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a11      	ldr	r2, [pc, #68]	@ (8007d7c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d007      	beq.n	8007d4c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007d44:	4619      	mov	r1, r3
 8007d46:	4807      	ldr	r0, [pc, #28]	@ (8007d64 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007d48:	f7fe ffe5 	bl	8006d16 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007d54:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	37d8      	adds	r7, #216	@ 0xd8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	80080000 	.word	0x80080000
 8007d64:	50000300 	.word	0x50000300
 8007d68:	c3210000 	.word	0xc3210000
 8007d6c:	90c00010 	.word	0x90c00010
 8007d70:	20000000 	.word	0x20000000
 8007d74:	053e2d63 	.word	0x053e2d63
 8007d78:	c7520000 	.word	0xc7520000
 8007d7c:	50000100 	.word	0x50000100
 8007d80:	cb840000 	.word	0xcb840000

08007d84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007d84:	b590      	push	{r4, r7, lr}
 8007d86:	b0a1      	sub	sp, #132	@ 0x84
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d101      	bne.n	8007da2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e08b      	b.n	8007eba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007daa:	2300      	movs	r3, #0
 8007dac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007dae:	2300      	movs	r3, #0
 8007db0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dba:	d102      	bne.n	8007dc2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007dbc:	4b41      	ldr	r3, [pc, #260]	@ (8007ec4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007dbe:	60bb      	str	r3, [r7, #8]
 8007dc0:	e001      	b.n	8007dc6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10b      	bne.n	8007de4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dd0:	f043 0220 	orr.w	r2, r3, #32
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e06a      	b.n	8007eba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7ff f900 	bl	8006fec <LL_ADC_REG_IsConversionOngoing>
 8007dec:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7ff f8fa 	bl	8006fec <LL_ADC_REG_IsConversionOngoing>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d14c      	bne.n	8007e98 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007dfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d149      	bne.n	8007e98 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007e04:	4b30      	ldr	r3, [pc, #192]	@ (8007ec8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007e06:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d028      	beq.n	8007e62 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	6859      	ldr	r1, [r3, #4]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007e22:	035b      	lsls	r3, r3, #13
 8007e24:	430b      	orrs	r3, r1
 8007e26:	431a      	orrs	r2, r3
 8007e28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e2a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007e30:	f7ff f89c 	bl	8006f6c <LL_ADC_IsEnabled>
 8007e34:	4604      	mov	r4, r0
 8007e36:	4823      	ldr	r0, [pc, #140]	@ (8007ec4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007e38:	f7ff f898 	bl	8006f6c <LL_ADC_IsEnabled>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	4323      	orrs	r3, r4
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d133      	bne.n	8007eac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007e44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007e4c:	f023 030f 	bic.w	r3, r3, #15
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	6811      	ldr	r1, [r2, #0]
 8007e54:	683a      	ldr	r2, [r7, #0]
 8007e56:	6892      	ldr	r2, [r2, #8]
 8007e58:	430a      	orrs	r2, r1
 8007e5a:	431a      	orrs	r2, r3
 8007e5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e5e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007e60:	e024      	b.n	8007eac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007e62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e6c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e6e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007e72:	f7ff f87b 	bl	8006f6c <LL_ADC_IsEnabled>
 8007e76:	4604      	mov	r4, r0
 8007e78:	4812      	ldr	r0, [pc, #72]	@ (8007ec4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007e7a:	f7ff f877 	bl	8006f6c <LL_ADC_IsEnabled>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	4323      	orrs	r3, r4
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d112      	bne.n	8007eac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007e8e:	f023 030f 	bic.w	r3, r3, #15
 8007e92:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007e94:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007e96:	e009      	b.n	8007eac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e9c:	f043 0220 	orr.w	r2, r3, #32
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007eaa:	e000      	b.n	8007eae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007eac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007eb6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3784      	adds	r7, #132	@ 0x84
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd90      	pop	{r4, r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	50000100 	.word	0x50000100
 8007ec8:	50000300 	.word	0x50000300

08007ecc <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007ed4:	4b05      	ldr	r3, [pc, #20]	@ (8007eec <LL_EXTI_EnableIT_0_31+0x20>)
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	4904      	ldr	r1, [pc, #16]	@ (8007eec <LL_EXTI_EnableIT_0_31+0x20>)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	600b      	str	r3, [r1, #0]
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	40010400 	.word	0x40010400

08007ef0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007ef8:	4b06      	ldr	r3, [pc, #24]	@ (8007f14 <LL_EXTI_DisableIT_0_31+0x24>)
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	43db      	mvns	r3, r3
 8007f00:	4904      	ldr	r1, [pc, #16]	@ (8007f14 <LL_EXTI_DisableIT_0_31+0x24>)
 8007f02:	4013      	ands	r3, r2
 8007f04:	600b      	str	r3, [r1, #0]
}
 8007f06:	bf00      	nop
 8007f08:	370c      	adds	r7, #12
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	40010400 	.word	0x40010400

08007f18 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007f20:	4b05      	ldr	r3, [pc, #20]	@ (8007f38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007f22:	685a      	ldr	r2, [r3, #4]
 8007f24:	4904      	ldr	r1, [pc, #16]	@ (8007f38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	604b      	str	r3, [r1, #4]

}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	40010400 	.word	0x40010400

08007f3c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8007f44:	4b06      	ldr	r3, [pc, #24]	@ (8007f60 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	43db      	mvns	r3, r3
 8007f4c:	4904      	ldr	r1, [pc, #16]	@ (8007f60 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007f4e:	4013      	ands	r3, r2
 8007f50:	604b      	str	r3, [r1, #4]
}
 8007f52:	bf00      	nop
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	40010400 	.word	0x40010400

08007f64 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007f6c:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007f6e:	689a      	ldr	r2, [r3, #8]
 8007f70:	4904      	ldr	r1, [pc, #16]	@ (8007f84 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	608b      	str	r3, [r1, #8]

}
 8007f78:	bf00      	nop
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr
 8007f84:	40010400 	.word	0x40010400

08007f88 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007f90:	4b06      	ldr	r3, [pc, #24]	@ (8007fac <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007f92:	689a      	ldr	r2, [r3, #8]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	43db      	mvns	r3, r3
 8007f98:	4904      	ldr	r1, [pc, #16]	@ (8007fac <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	608b      	str	r3, [r1, #8]

}
 8007f9e:	bf00      	nop
 8007fa0:	370c      	adds	r7, #12
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr
 8007faa:	bf00      	nop
 8007fac:	40010400 	.word	0x40010400

08007fb0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007fb8:	4b05      	ldr	r3, [pc, #20]	@ (8007fd0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007fba:	68da      	ldr	r2, [r3, #12]
 8007fbc:	4904      	ldr	r1, [pc, #16]	@ (8007fd0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	60cb      	str	r3, [r1, #12]
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	40010400 	.word	0x40010400

08007fd4 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007fdc:	4b06      	ldr	r3, [pc, #24]	@ (8007ff8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	4904      	ldr	r1, [pc, #16]	@ (8007ff8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	60cb      	str	r3, [r1, #12]
}
 8007fea:	bf00      	nop
 8007fec:	370c      	adds	r7, #12
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	40010400 	.word	0x40010400

08007ffc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8008004:	4b07      	ldr	r3, [pc, #28]	@ (8008024 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8008006:	695a      	ldr	r2, [r3, #20]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	4013      	ands	r3, r2
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	429a      	cmp	r2, r3
 8008010:	d101      	bne.n	8008016 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8008012:	2301      	movs	r3, #1
 8008014:	e000      	b.n	8008018 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	370c      	adds	r7, #12
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr
 8008024:	40010400 	.word	0x40010400

08008028 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008030:	4a04      	ldr	r2, [pc, #16]	@ (8008044 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6153      	str	r3, [r2, #20]
}
 8008036:	bf00      	nop
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	40010400 	.word	0x40010400

08008048 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8008050:	2300      	movs	r3, #0
 8008052:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d102      	bne.n	8008064 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	77fb      	strb	r3, [r7, #31]
 8008062:	e0bc      	b.n	80081de <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800806e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008072:	d102      	bne.n	800807a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	77fb      	strb	r3, [r7, #31]
 8008078:	e0b1      	b.n	80081de <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	7f5b      	ldrb	r3, [r3, #29]
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b00      	cmp	r3, #0
 8008082:	d108      	bne.n	8008096 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f7fb ff11 	bl	8003eb8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080a0:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	695b      	ldr	r3, [r3, #20]
 80080b0:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80080bc:	4313      	orrs	r3, r2
 80080be:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	4b48      	ldr	r3, [pc, #288]	@ (80081e8 <HAL_COMP_Init+0x1a0>)
 80080c8:	4013      	ands	r3, r2
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	6812      	ldr	r2, [r2, #0]
 80080ce:	6979      	ldr	r1, [r7, #20]
 80080d0:	430b      	orrs	r3, r1
 80080d2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d016      	beq.n	8008110 <HAL_COMP_Init+0xc8>
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d113      	bne.n	8008110 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80080e8:	4b40      	ldr	r3, [pc, #256]	@ (80081ec <HAL_COMP_Init+0x1a4>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	099b      	lsrs	r3, r3, #6
 80080ee:	4a40      	ldr	r2, [pc, #256]	@ (80081f0 <HAL_COMP_Init+0x1a8>)
 80080f0:	fba2 2303 	umull	r2, r3, r2, r3
 80080f4:	099b      	lsrs	r3, r3, #6
 80080f6:	1c5a      	adds	r2, r3, #1
 80080f8:	4613      	mov	r3, r2
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4413      	add	r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8008102:	e002      	b.n	800810a <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3b01      	subs	r3, #1
 8008108:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1f9      	bne.n	8008104 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a37      	ldr	r2, [pc, #220]	@ (80081f4 <HAL_COMP_Init+0x1ac>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d012      	beq.n	8008140 <HAL_COMP_Init+0xf8>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a36      	ldr	r2, [pc, #216]	@ (80081f8 <HAL_COMP_Init+0x1b0>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d00a      	beq.n	800813a <HAL_COMP_Init+0xf2>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a34      	ldr	r2, [pc, #208]	@ (80081fc <HAL_COMP_Init+0x1b4>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d102      	bne.n	8008134 <HAL_COMP_Init+0xec>
 800812e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8008132:	e007      	b.n	8008144 <HAL_COMP_Init+0xfc>
 8008134:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008138:	e004      	b.n	8008144 <HAL_COMP_Init+0xfc>
 800813a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800813e:	e001      	b.n	8008144 <HAL_COMP_Init+0xfc>
 8008140:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008144:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	699b      	ldr	r3, [r3, #24]
 800814a:	f003 0303 	and.w	r3, r3, #3
 800814e:	2b00      	cmp	r3, #0
 8008150:	d037      	beq.n	80081c2 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	699b      	ldr	r3, [r3, #24]
 8008156:	f003 0310 	and.w	r3, r3, #16
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800815e:	6938      	ldr	r0, [r7, #16]
 8008160:	f7ff ff00 	bl	8007f64 <LL_EXTI_EnableRisingTrig_0_31>
 8008164:	e002      	b.n	800816c <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8008166:	6938      	ldr	r0, [r7, #16]
 8008168:	f7ff ff0e 	bl	8007f88 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	699b      	ldr	r3, [r3, #24]
 8008170:	f003 0320 	and.w	r3, r3, #32
 8008174:	2b00      	cmp	r3, #0
 8008176:	d003      	beq.n	8008180 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8008178:	6938      	ldr	r0, [r7, #16]
 800817a:	f7ff ff19 	bl	8007fb0 <LL_EXTI_EnableFallingTrig_0_31>
 800817e:	e002      	b.n	8008186 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8008180:	6938      	ldr	r0, [r7, #16]
 8008182:	f7ff ff27 	bl	8007fd4 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8008186:	6938      	ldr	r0, [r7, #16]
 8008188:	f7ff ff4e 	bl	8008028 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	f003 0302 	and.w	r3, r3, #2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d003      	beq.n	80081a0 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8008198:	6938      	ldr	r0, [r7, #16]
 800819a:	f7ff febd 	bl	8007f18 <LL_EXTI_EnableEvent_0_31>
 800819e:	e002      	b.n	80081a6 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 80081a0:	6938      	ldr	r0, [r7, #16]
 80081a2:	f7ff fecb 	bl	8007f3c <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 80081b2:	6938      	ldr	r0, [r7, #16]
 80081b4:	f7ff fe8a 	bl	8007ecc <LL_EXTI_EnableIT_0_31>
 80081b8:	e009      	b.n	80081ce <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 80081ba:	6938      	ldr	r0, [r7, #16]
 80081bc:	f7ff fe98 	bl	8007ef0 <LL_EXTI_DisableIT_0_31>
 80081c0:	e005      	b.n	80081ce <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80081c2:	6938      	ldr	r0, [r7, #16]
 80081c4:	f7ff feba 	bl	8007f3c <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80081c8:	6938      	ldr	r0, [r7, #16]
 80081ca:	f7ff fe91 	bl	8007ef0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	7f5b      	ldrb	r3, [r3, #29]
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d102      	bne.n	80081de <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80081de:	7ffb      	ldrb	r3, [r7, #31]
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3720      	adds	r7, #32
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	ff007e0f 	.word	0xff007e0f
 80081ec:	20000000 	.word	0x20000000
 80081f0:	053e2d63 	.word	0x053e2d63
 80081f4:	40010200 	.word	0x40010200
 80081f8:	40010204 	.word	0x40010204
 80081fc:	40010208 	.word	0x40010208

08008200 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a17      	ldr	r2, [pc, #92]	@ (800826c <HAL_COMP_IRQHandler+0x6c>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d012      	beq.n	8008238 <HAL_COMP_IRQHandler+0x38>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a16      	ldr	r2, [pc, #88]	@ (8008270 <HAL_COMP_IRQHandler+0x70>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d00a      	beq.n	8008232 <HAL_COMP_IRQHandler+0x32>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a14      	ldr	r2, [pc, #80]	@ (8008274 <HAL_COMP_IRQHandler+0x74>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d102      	bne.n	800822c <HAL_COMP_IRQHandler+0x2c>
 8008226:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800822a:	e007      	b.n	800823c <HAL_COMP_IRQHandler+0x3c>
 800822c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008230:	e004      	b.n	800823c <HAL_COMP_IRQHandler+0x3c>
 8008232:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008236:	e001      	b.n	800823c <HAL_COMP_IRQHandler+0x3c>
 8008238:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800823c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800823e:	2300      	movs	r3, #0
 8008240:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 8008242:	68b8      	ldr	r0, [r7, #8]
 8008244:	f7ff feda 	bl	8007ffc <LL_EXTI_IsActiveFlag_0_31>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d001      	beq.n	8008252 <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 800824e:	2301      	movs	r3, #1
 8008250:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d005      	beq.n	8008264 <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 8008258:	68b8      	ldr	r0, [r7, #8]
 800825a:	f7ff fee5 	bl	8008028 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f80a 	bl	8008278 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 8008264:	bf00      	nop
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	40010200 	.word	0x40010200
 8008270:	40010204 	.word	0x40010204
 8008274:	40010208 	.word	0x40010208

08008278 <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f003 0307 	and.w	r3, r3, #7
 800829a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800829c:	4b0c      	ldr	r3, [pc, #48]	@ (80082d0 <__NVIC_SetPriorityGrouping+0x44>)
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80082a8:	4013      	ands	r3, r2
 80082aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80082b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80082b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80082be:	4a04      	ldr	r2, [pc, #16]	@ (80082d0 <__NVIC_SetPriorityGrouping+0x44>)
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	60d3      	str	r3, [r2, #12]
}
 80082c4:	bf00      	nop
 80082c6:	3714      	adds	r7, #20
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr
 80082d0:	e000ed00 	.word	0xe000ed00

080082d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80082d4:	b480      	push	{r7}
 80082d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80082d8:	4b04      	ldr	r3, [pc, #16]	@ (80082ec <__NVIC_GetPriorityGrouping+0x18>)
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	0a1b      	lsrs	r3, r3, #8
 80082de:	f003 0307 	and.w	r3, r3, #7
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	e000ed00 	.word	0xe000ed00

080082f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	4603      	mov	r3, r0
 80082f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80082fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	db0b      	blt.n	800831a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008302:	79fb      	ldrb	r3, [r7, #7]
 8008304:	f003 021f 	and.w	r2, r3, #31
 8008308:	4907      	ldr	r1, [pc, #28]	@ (8008328 <__NVIC_EnableIRQ+0x38>)
 800830a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800830e:	095b      	lsrs	r3, r3, #5
 8008310:	2001      	movs	r0, #1
 8008312:	fa00 f202 	lsl.w	r2, r0, r2
 8008316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	e000e100 	.word	0xe000e100

0800832c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	6039      	str	r1, [r7, #0]
 8008336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800833c:	2b00      	cmp	r3, #0
 800833e:	db0a      	blt.n	8008356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	b2da      	uxtb	r2, r3
 8008344:	490c      	ldr	r1, [pc, #48]	@ (8008378 <__NVIC_SetPriority+0x4c>)
 8008346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800834a:	0112      	lsls	r2, r2, #4
 800834c:	b2d2      	uxtb	r2, r2
 800834e:	440b      	add	r3, r1
 8008350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008354:	e00a      	b.n	800836c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	b2da      	uxtb	r2, r3
 800835a:	4908      	ldr	r1, [pc, #32]	@ (800837c <__NVIC_SetPriority+0x50>)
 800835c:	79fb      	ldrb	r3, [r7, #7]
 800835e:	f003 030f 	and.w	r3, r3, #15
 8008362:	3b04      	subs	r3, #4
 8008364:	0112      	lsls	r2, r2, #4
 8008366:	b2d2      	uxtb	r2, r2
 8008368:	440b      	add	r3, r1
 800836a:	761a      	strb	r2, [r3, #24]
}
 800836c:	bf00      	nop
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr
 8008378:	e000e100 	.word	0xe000e100
 800837c:	e000ed00 	.word	0xe000ed00

08008380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008380:	b480      	push	{r7}
 8008382:	b089      	sub	sp, #36	@ 0x24
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f003 0307 	and.w	r3, r3, #7
 8008392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008394:	69fb      	ldr	r3, [r7, #28]
 8008396:	f1c3 0307 	rsb	r3, r3, #7
 800839a:	2b04      	cmp	r3, #4
 800839c:	bf28      	it	cs
 800839e:	2304      	movcs	r3, #4
 80083a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	3304      	adds	r3, #4
 80083a6:	2b06      	cmp	r3, #6
 80083a8:	d902      	bls.n	80083b0 <NVIC_EncodePriority+0x30>
 80083aa:	69fb      	ldr	r3, [r7, #28]
 80083ac:	3b03      	subs	r3, #3
 80083ae:	e000      	b.n	80083b2 <NVIC_EncodePriority+0x32>
 80083b0:	2300      	movs	r3, #0
 80083b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80083b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	fa02 f303 	lsl.w	r3, r2, r3
 80083be:	43da      	mvns	r2, r3
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	401a      	ands	r2, r3
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80083c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	fa01 f303 	lsl.w	r3, r1, r3
 80083d2:	43d9      	mvns	r1, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80083d8:	4313      	orrs	r3, r2
         );
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3724      	adds	r7, #36	@ 0x24
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
	...

080083e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	3b01      	subs	r3, #1
 80083f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083f8:	d301      	bcc.n	80083fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80083fa:	2301      	movs	r3, #1
 80083fc:	e00f      	b.n	800841e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80083fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008428 <SysTick_Config+0x40>)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	3b01      	subs	r3, #1
 8008404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008406:	210f      	movs	r1, #15
 8008408:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800840c:	f7ff ff8e 	bl	800832c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008410:	4b05      	ldr	r3, [pc, #20]	@ (8008428 <SysTick_Config+0x40>)
 8008412:	2200      	movs	r2, #0
 8008414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008416:	4b04      	ldr	r3, [pc, #16]	@ (8008428 <SysTick_Config+0x40>)
 8008418:	2207      	movs	r2, #7
 800841a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	e000e010 	.word	0xe000e010

0800842c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b082      	sub	sp, #8
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7ff ff29 	bl	800828c <__NVIC_SetPriorityGrouping>
}
 800843a:	bf00      	nop
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b086      	sub	sp, #24
 8008446:	af00      	add	r7, sp, #0
 8008448:	4603      	mov	r3, r0
 800844a:	60b9      	str	r1, [r7, #8]
 800844c:	607a      	str	r2, [r7, #4]
 800844e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008450:	f7ff ff40 	bl	80082d4 <__NVIC_GetPriorityGrouping>
 8008454:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	68b9      	ldr	r1, [r7, #8]
 800845a:	6978      	ldr	r0, [r7, #20]
 800845c:	f7ff ff90 	bl	8008380 <NVIC_EncodePriority>
 8008460:	4602      	mov	r2, r0
 8008462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008466:	4611      	mov	r1, r2
 8008468:	4618      	mov	r0, r3
 800846a:	f7ff ff5f 	bl	800832c <__NVIC_SetPriority>
}
 800846e:	bf00      	nop
 8008470:	3718      	adds	r7, #24
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b082      	sub	sp, #8
 800847a:	af00      	add	r7, sp, #0
 800847c:	4603      	mov	r3, r0
 800847e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008484:	4618      	mov	r0, r3
 8008486:	f7ff ff33 	bl	80082f0 <__NVIC_EnableIRQ>
}
 800848a:	bf00      	nop
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b082      	sub	sp, #8
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7ff ffa4 	bl	80083e8 <SysTick_Config>
 80084a0:	4603      	mov	r3, r0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b082      	sub	sp, #8
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e014      	b.n	80084e6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	791b      	ldrb	r3, [r3, #4]
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d105      	bne.n	80084d2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f7fb fd81 	bl	8003fd4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2202      	movs	r2, #2
 80084d6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e056      	b.n	80085b2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	795b      	ldrb	r3, [r3, #5]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d101      	bne.n	8008510 <HAL_DAC_Start+0x20>
 800850c:	2302      	movs	r3, #2
 800850e:	e050      	b.n	80085b2 <HAL_DAC_Start+0xc2>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2202      	movs	r2, #2
 800851a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6819      	ldr	r1, [r3, #0]
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	f003 0310 	and.w	r3, r3, #16
 8008528:	2201      	movs	r2, #1
 800852a:	409a      	lsls	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	430a      	orrs	r2, r1
 8008532:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008534:	4b22      	ldr	r3, [pc, #136]	@ (80085c0 <HAL_DAC_Start+0xd0>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	099b      	lsrs	r3, r3, #6
 800853a:	4a22      	ldr	r2, [pc, #136]	@ (80085c4 <HAL_DAC_Start+0xd4>)
 800853c:	fba2 2303 	umull	r2, r3, r2, r3
 8008540:	099b      	lsrs	r3, r3, #6
 8008542:	3301      	adds	r3, #1
 8008544:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8008546:	e002      	b.n	800854e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	3b01      	subs	r3, #1
 800854c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1f9      	bne.n	8008548 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10f      	bne.n	800857a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8008564:	2b02      	cmp	r3, #2
 8008566:	d11d      	bne.n	80085a4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 0201 	orr.w	r2, r2, #1
 8008576:	605a      	str	r2, [r3, #4]
 8008578:	e014      	b.n	80085a4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	f003 0310 	and.w	r3, r3, #16
 800858a:	2102      	movs	r1, #2
 800858c:	fa01 f303 	lsl.w	r3, r1, r3
 8008590:	429a      	cmp	r2, r3
 8008592:	d107      	bne.n	80085a4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685a      	ldr	r2, [r3, #4]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f042 0202 	orr.w	r2, r2, #2
 80085a2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3714      	adds	r7, #20
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	20000000 	.word	0x20000000
 80085c4:	053e2d63 	.word	0x053e2d63

080085c8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085de:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d01d      	beq.n	8008626 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d018      	beq.n	8008626 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2204      	movs	r2, #4
 80085f8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	691b      	ldr	r3, [r3, #16]
 80085fe:	f043 0201 	orr.w	r2, r3, #1
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800860e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800861e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 f854 	bl	80086ce <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d01d      	beq.n	800866c <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d018      	beq.n	800866c <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2204      	movs	r2, #4
 800863e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	691b      	ldr	r3, [r3, #16]
 8008644:	f043 0202 	orr.w	r2, r3, #2
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008654:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8008664:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 f9f6 	bl	8008a58 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800866c:	bf00      	nop
 800866e:	3710      	adds	r7, #16
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008674:	b480      	push	{r7}
 8008676:	b087      	sub	sp, #28
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8008682:	2300      	movs	r3, #0
 8008684:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d101      	bne.n	8008690 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e018      	b.n	80086c2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d105      	bne.n	80086ae <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	4413      	add	r3, r2
 80086a8:	3308      	adds	r3, #8
 80086aa:	617b      	str	r3, [r7, #20]
 80086ac:	e004      	b.n	80086b8 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4413      	add	r3, r2
 80086b4:	3314      	adds	r3, #20
 80086b6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	461a      	mov	r2, r3
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	371c      	adds	r7, #28
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr

080086ce <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80086ce:	b480      	push	{r7}
 80086d0:	b083      	sub	sp, #12
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80086d6:	bf00      	nop
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
	...

080086e4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b08a      	sub	sp, #40	@ 0x28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086f0:	2300      	movs	r3, #0
 80086f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d002      	beq.n	8008700 <HAL_DAC_ConfigChannel+0x1c>
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d101      	bne.n	8008704 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e1a1      	b.n	8008a48 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	795b      	ldrb	r3, [r3, #5]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d101      	bne.n	8008716 <HAL_DAC_ConfigChannel+0x32>
 8008712:	2302      	movs	r3, #2
 8008714:	e198      	b.n	8008a48 <HAL_DAC_ConfigChannel+0x364>
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2201      	movs	r2, #1
 800871a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2202      	movs	r2, #2
 8008720:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	2b04      	cmp	r3, #4
 8008728:	d17a      	bne.n	8008820 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800872a:	f7fc fe87 	bl	800543c <HAL_GetTick>
 800872e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d13d      	bne.n	80087b2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008736:	e018      	b.n	800876a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008738:	f7fc fe80 	bl	800543c <HAL_GetTick>
 800873c:	4602      	mov	r2, r0
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	2b01      	cmp	r3, #1
 8008744:	d911      	bls.n	800876a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800874c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00a      	beq.n	800876a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	f043 0208 	orr.w	r2, r3, #8
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2203      	movs	r2, #3
 8008764:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8008766:	2303      	movs	r3, #3
 8008768:	e16e      	b.n	8008a48 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008770:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1df      	bne.n	8008738 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008780:	641a      	str	r2, [r3, #64]	@ 0x40
 8008782:	e020      	b.n	80087c6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008784:	f7fc fe5a 	bl	800543c <HAL_GetTick>
 8008788:	4602      	mov	r2, r0
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	2b01      	cmp	r3, #1
 8008790:	d90f      	bls.n	80087b2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008798:	2b00      	cmp	r3, #0
 800879a:	da0a      	bge.n	80087b2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	f043 0208 	orr.w	r2, r3, #8
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2203      	movs	r2, #3
 80087ac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e14a      	b.n	8008a48 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	dbe3      	blt.n	8008784 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80087c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f003 0310 	and.w	r3, r3, #16
 80087d2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80087d6:	fa01 f303 	lsl.w	r3, r1, r3
 80087da:	43db      	mvns	r3, r3
 80087dc:	ea02 0103 	and.w	r1, r2, r3
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f003 0310 	and.w	r3, r3, #16
 80087ea:	409a      	lsls	r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f003 0310 	and.w	r3, r3, #16
 8008800:	21ff      	movs	r1, #255	@ 0xff
 8008802:	fa01 f303 	lsl.w	r3, r1, r3
 8008806:	43db      	mvns	r3, r3
 8008808:	ea02 0103 	and.w	r1, r2, r3
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f003 0310 	and.w	r3, r3, #16
 8008816:	409a      	lsls	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	430a      	orrs	r2, r1
 800881e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d11d      	bne.n	8008864 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f003 0310 	and.w	r3, r3, #16
 8008836:	221f      	movs	r2, #31
 8008838:	fa02 f303 	lsl.w	r3, r2, r3
 800883c:	43db      	mvns	r3, r3
 800883e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008840:	4013      	ands	r3, r2
 8008842:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	6a1b      	ldr	r3, [r3, #32]
 8008848:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f003 0310 	and.w	r3, r3, #16
 8008850:	697a      	ldr	r2, [r7, #20]
 8008852:	fa02 f303 	lsl.w	r3, r2, r3
 8008856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008858:	4313      	orrs	r3, r2
 800885a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008862:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f003 0310 	and.w	r3, r3, #16
 8008872:	2207      	movs	r2, #7
 8008874:	fa02 f303 	lsl.w	r3, r2, r3
 8008878:	43db      	mvns	r3, r3
 800887a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800887c:	4013      	ands	r3, r2
 800887e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d102      	bne.n	800888e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8008888:	2300      	movs	r3, #0
 800888a:	623b      	str	r3, [r7, #32]
 800888c:	e00f      	b.n	80088ae <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	2b02      	cmp	r3, #2
 8008894:	d102      	bne.n	800889c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8008896:	2301      	movs	r3, #1
 8008898:	623b      	str	r3, [r7, #32]
 800889a:	e008      	b.n	80088ae <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d102      	bne.n	80088aa <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80088a4:	2301      	movs	r3, #1
 80088a6:	623b      	str	r3, [r7, #32]
 80088a8:	e001      	b.n	80088ae <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80088aa:	2300      	movs	r3, #0
 80088ac:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	689a      	ldr	r2, [r3, #8]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	6a3a      	ldr	r2, [r7, #32]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80088c8:	fa02 f303 	lsl.w	r3, r2, r3
 80088cc:	43db      	mvns	r3, r3
 80088ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d0:	4013      	ands	r3, r2
 80088d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	791b      	ldrb	r3, [r3, #4]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d102      	bne.n	80088e2 <HAL_DAC_ConfigChannel+0x1fe>
 80088dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80088e0:	e000      	b.n	80088e4 <HAL_DAC_ConfigChannel+0x200>
 80088e2:	2300      	movs	r3, #0
 80088e4:	697a      	ldr	r2, [r7, #20]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f003 0310 	and.w	r3, r3, #16
 80088f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088f4:	fa02 f303 	lsl.w	r3, r2, r3
 80088f8:	43db      	mvns	r3, r3
 80088fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088fc:	4013      	ands	r3, r2
 80088fe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	795b      	ldrb	r3, [r3, #5]
 8008904:	2b01      	cmp	r3, #1
 8008906:	d102      	bne.n	800890e <HAL_DAC_ConfigChannel+0x22a>
 8008908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800890c:	e000      	b.n	8008910 <HAL_DAC_ConfigChannel+0x22c>
 800890e:	2300      	movs	r3, #0
 8008910:	697a      	ldr	r2, [r7, #20]
 8008912:	4313      	orrs	r3, r2
 8008914:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8008916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008918:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800891c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b02      	cmp	r3, #2
 8008924:	d114      	bne.n	8008950 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8008926:	f001 fb37 	bl	8009f98 <HAL_RCC_GetHCLKFreq>
 800892a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	4a48      	ldr	r2, [pc, #288]	@ (8008a50 <HAL_DAC_ConfigChannel+0x36c>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d904      	bls.n	800893e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800893a:	627b      	str	r3, [r7, #36]	@ 0x24
 800893c:	e00f      	b.n	800895e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	4a44      	ldr	r2, [pc, #272]	@ (8008a54 <HAL_DAC_ConfigChannel+0x370>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d90a      	bls.n	800895c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800894c:	627b      	str	r3, [r7, #36]	@ 0x24
 800894e:	e006      	b.n	800895e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008956:	4313      	orrs	r3, r2
 8008958:	627b      	str	r3, [r7, #36]	@ 0x24
 800895a:	e000      	b.n	800895e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800895c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f003 0310 	and.w	r3, r3, #16
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	fa02 f303 	lsl.w	r3, r2, r3
 800896a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800896c:	4313      	orrs	r3, r2
 800896e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008976:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	6819      	ldr	r1, [r3, #0]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f003 0310 	and.w	r3, r3, #16
 8008984:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008988:	fa02 f303 	lsl.w	r3, r2, r3
 800898c:	43da      	mvns	r2, r3
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	400a      	ands	r2, r1
 8008994:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f003 0310 	and.w	r3, r3, #16
 80089a4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80089a8:	fa02 f303 	lsl.w	r3, r2, r3
 80089ac:	43db      	mvns	r3, r3
 80089ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089b0:	4013      	ands	r3, r2
 80089b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f003 0310 	and.w	r3, r3, #16
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	fa02 f303 	lsl.w	r3, r2, r3
 80089c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089c8:	4313      	orrs	r3, r2
 80089ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089d2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6819      	ldr	r1, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f003 0310 	and.w	r3, r3, #16
 80089e0:	22c0      	movs	r2, #192	@ 0xc0
 80089e2:	fa02 f303 	lsl.w	r3, r2, r3
 80089e6:	43da      	mvns	r2, r3
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	400a      	ands	r2, r1
 80089ee:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	089b      	lsrs	r3, r3, #2
 80089f6:	f003 030f 	and.w	r3, r3, #15
 80089fa:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	089b      	lsrs	r3, r3, #2
 8008a02:	021b      	lsls	r3, r3, #8
 8008a04:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f003 0310 	and.w	r3, r3, #16
 8008a1a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a22:	43db      	mvns	r3, r3
 8008a24:	ea02 0103 	and.w	r1, r2, r3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f003 0310 	and.w	r3, r3, #16
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	409a      	lsls	r2, r3
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	430a      	orrs	r2, r1
 8008a38:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2200      	movs	r2, #0
 8008a44:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8008a46:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3728      	adds	r7, #40	@ 0x28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	09896800 	.word	0x09896800
 8008a54:	04c4b400 	.word	0x04c4b400

08008a58 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d101      	bne.n	8008a7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e08d      	b.n	8008b9a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	461a      	mov	r2, r3
 8008a84:	4b47      	ldr	r3, [pc, #284]	@ (8008ba4 <HAL_DMA_Init+0x138>)
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d80f      	bhi.n	8008aaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	4b45      	ldr	r3, [pc, #276]	@ (8008ba8 <HAL_DMA_Init+0x13c>)
 8008a92:	4413      	add	r3, r2
 8008a94:	4a45      	ldr	r2, [pc, #276]	@ (8008bac <HAL_DMA_Init+0x140>)
 8008a96:	fba2 2303 	umull	r2, r3, r2, r3
 8008a9a:	091b      	lsrs	r3, r3, #4
 8008a9c:	009a      	lsls	r2, r3, #2
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a42      	ldr	r2, [pc, #264]	@ (8008bb0 <HAL_DMA_Init+0x144>)
 8008aa6:	641a      	str	r2, [r3, #64]	@ 0x40
 8008aa8:	e00e      	b.n	8008ac8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	4b40      	ldr	r3, [pc, #256]	@ (8008bb4 <HAL_DMA_Init+0x148>)
 8008ab2:	4413      	add	r3, r2
 8008ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8008bac <HAL_DMA_Init+0x140>)
 8008ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aba:	091b      	lsrs	r3, r3, #4
 8008abc:	009a      	lsls	r2, r3, #2
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8008bb8 <HAL_DMA_Init+0x14c>)
 8008ac6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2202      	movs	r2, #2
 8008acc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ae2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f9b6 	bl	8008e8c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b28:	d102      	bne.n	8008b30 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685a      	ldr	r2, [r3, #4]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b38:	b2d2      	uxtb	r2, r2
 8008b3a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b44:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d010      	beq.n	8008b70 <HAL_DMA_Init+0x104>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	2b04      	cmp	r3, #4
 8008b54:	d80c      	bhi.n	8008b70 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f9d6 	bl	8008f08 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b60:	2200      	movs	r2, #0
 8008b62:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b6c:	605a      	str	r2, [r3, #4]
 8008b6e:	e008      	b.n	8008b82 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2200      	movs	r2, #0
 8008b94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008b98:	2300      	movs	r3, #0
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	40020407 	.word	0x40020407
 8008ba8:	bffdfff8 	.word	0xbffdfff8
 8008bac:	cccccccd 	.word	0xcccccccd
 8008bb0:	40020000 	.word	0x40020000
 8008bb4:	bffdfbf8 	.word	0xbffdfbf8
 8008bb8:	40020400 	.word	0x40020400

08008bbc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	607a      	str	r2, [r7, #4]
 8008bc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d101      	bne.n	8008bdc <HAL_DMA_Start_IT+0x20>
 8008bd8:	2302      	movs	r3, #2
 8008bda:	e066      	b.n	8008caa <HAL_DMA_Start_IT+0xee>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2201      	movs	r2, #1
 8008be0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d155      	bne.n	8008c9c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f022 0201 	bic.w	r2, r2, #1
 8008c0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	68b9      	ldr	r1, [r7, #8]
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	f000 f8fb 	bl	8008e10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d008      	beq.n	8008c34 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f042 020e 	orr.w	r2, r2, #14
 8008c30:	601a      	str	r2, [r3, #0]
 8008c32:	e00f      	b.n	8008c54 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f022 0204 	bic.w	r2, r2, #4
 8008c42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f042 020a 	orr.w	r2, r2, #10
 8008c52:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d007      	beq.n	8008c72 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c70:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d007      	beq.n	8008c8a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c88:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f042 0201 	orr.w	r2, r2, #1
 8008c98:	601a      	str	r2, [r3, #0]
 8008c9a:	e005      	b.n	8008ca8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3718      	adds	r7, #24
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	b084      	sub	sp, #16
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cce:	f003 031f 	and.w	r3, r3, #31
 8008cd2:	2204      	movs	r2, #4
 8008cd4:	409a      	lsls	r2, r3
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	4013      	ands	r3, r2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d026      	beq.n	8008d2c <HAL_DMA_IRQHandler+0x7a>
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	f003 0304 	and.w	r3, r3, #4
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d021      	beq.n	8008d2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0320 	and.w	r3, r3, #32
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d107      	bne.n	8008d06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f022 0204 	bic.w	r2, r2, #4
 8008d04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d0a:	f003 021f 	and.w	r2, r3, #31
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d12:	2104      	movs	r1, #4
 8008d14:	fa01 f202 	lsl.w	r2, r1, r2
 8008d18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d071      	beq.n	8008e06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008d2a:	e06c      	b.n	8008e06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d30:	f003 031f 	and.w	r3, r3, #31
 8008d34:	2202      	movs	r2, #2
 8008d36:	409a      	lsls	r2, r3
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d02e      	beq.n	8008d9e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f003 0302 	and.w	r3, r3, #2
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d029      	beq.n	8008d9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f003 0320 	and.w	r3, r3, #32
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d10b      	bne.n	8008d70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 020a 	bic.w	r2, r2, #10
 8008d66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d74:	f003 021f 	and.w	r2, r3, #31
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d7c:	2102      	movs	r1, #2
 8008d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8008d82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d038      	beq.n	8008e06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008d9c:	e033      	b.n	8008e06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da2:	f003 031f 	and.w	r3, r3, #31
 8008da6:	2208      	movs	r2, #8
 8008da8:	409a      	lsls	r2, r3
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	4013      	ands	r3, r2
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d02a      	beq.n	8008e08 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	f003 0308 	and.w	r3, r3, #8
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d025      	beq.n	8008e08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f022 020e 	bic.w	r2, r2, #14
 8008dca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dd0:	f003 021f 	and.w	r2, r3, #31
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd8:	2101      	movs	r1, #1
 8008dda:	fa01 f202 	lsl.w	r2, r1, r2
 8008dde:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d004      	beq.n	8008e08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008e06:	bf00      	nop
 8008e08:	bf00      	nop
}
 8008e0a:	3710      	adds	r7, #16
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
 8008e1c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e22:	68fa      	ldr	r2, [r7, #12]
 8008e24:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008e26:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d004      	beq.n	8008e3a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008e38:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e3e:	f003 021f 	and.w	r2, r3, #31
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e46:	2101      	movs	r1, #1
 8008e48:	fa01 f202 	lsl.w	r2, r1, r2
 8008e4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	683a      	ldr	r2, [r7, #0]
 8008e54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	2b10      	cmp	r3, #16
 8008e5c:	d108      	bne.n	8008e70 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68ba      	ldr	r2, [r7, #8]
 8008e6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008e6e:	e007      	b.n	8008e80 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	68ba      	ldr	r2, [r7, #8]
 8008e76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	60da      	str	r2, [r3, #12]
}
 8008e80:	bf00      	nop
 8008e82:	3714      	adds	r7, #20
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b087      	sub	sp, #28
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	461a      	mov	r2, r3
 8008e9a:	4b16      	ldr	r3, [pc, #88]	@ (8008ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d802      	bhi.n	8008ea6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008ea0:	4b15      	ldr	r3, [pc, #84]	@ (8008ef8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008ea2:	617b      	str	r3, [r7, #20]
 8008ea4:	e001      	b.n	8008eaa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8008ea6:	4b15      	ldr	r3, [pc, #84]	@ (8008efc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008ea8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	3b08      	subs	r3, #8
 8008eb6:	4a12      	ldr	r2, [pc, #72]	@ (8008f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebc:	091b      	lsrs	r3, r3, #4
 8008ebe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ec4:	089b      	lsrs	r3, r3, #2
 8008ec6:	009a      	lsls	r2, r3, #2
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	4413      	add	r3, r2
 8008ecc:	461a      	mov	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8008f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008ed6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f003 031f 	and.w	r3, r3, #31
 8008ede:	2201      	movs	r2, #1
 8008ee0:	409a      	lsls	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008ee6:	bf00      	nop
 8008ee8:	371c      	adds	r7, #28
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	40020407 	.word	0x40020407
 8008ef8:	40020800 	.word	0x40020800
 8008efc:	40020820 	.word	0x40020820
 8008f00:	cccccccd 	.word	0xcccccccd
 8008f04:	40020880 	.word	0x40020880

08008f08 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b085      	sub	sp, #20
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8008f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008f1c:	4413      	add	r3, r2
 8008f1e:	009b      	lsls	r3, r3, #2
 8008f20:	461a      	mov	r2, r3
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a08      	ldr	r2, [pc, #32]	@ (8008f4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008f2a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	f003 031f 	and.w	r3, r3, #31
 8008f34:	2201      	movs	r2, #1
 8008f36:	409a      	lsls	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008f3c:	bf00      	nop
 8008f3e:	3714      	adds	r7, #20
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr
 8008f48:	1000823f 	.word	0x1000823f
 8008f4c:	40020940 	.word	0x40020940

08008f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b087      	sub	sp, #28
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008f5e:	e15a      	b.n	8009216 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	2101      	movs	r1, #1
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	fa01 f303 	lsl.w	r3, r1, r3
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f000 814c 	beq.w	8009210 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	f003 0303 	and.w	r3, r3, #3
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d005      	beq.n	8008f90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	d130      	bne.n	8008ff2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	005b      	lsls	r3, r3, #1
 8008f9a:	2203      	movs	r2, #3
 8008f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa0:	43db      	mvns	r3, r3
 8008fa2:	693a      	ldr	r2, [r7, #16]
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	68da      	ldr	r2, [r3, #12]
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	005b      	lsls	r3, r3, #1
 8008fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	693a      	ldr	r2, [r7, #16]
 8008fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	fa02 f303 	lsl.w	r3, r2, r3
 8008fce:	43db      	mvns	r3, r3
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	091b      	lsrs	r3, r3, #4
 8008fdc:	f003 0201 	and.w	r2, r3, #1
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	693a      	ldr	r2, [r7, #16]
 8008ff0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	f003 0303 	and.w	r3, r3, #3
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d017      	beq.n	800902e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	005b      	lsls	r3, r3, #1
 8009008:	2203      	movs	r2, #3
 800900a:	fa02 f303 	lsl.w	r3, r2, r3
 800900e:	43db      	mvns	r3, r3
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	4013      	ands	r3, r2
 8009014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	689a      	ldr	r2, [r3, #8]
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	fa02 f303 	lsl.w	r3, r2, r3
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	4313      	orrs	r3, r2
 8009026:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f003 0303 	and.w	r3, r3, #3
 8009036:	2b02      	cmp	r3, #2
 8009038:	d123      	bne.n	8009082 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	08da      	lsrs	r2, r3, #3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	3208      	adds	r2, #8
 8009042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009046:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	f003 0307 	and.w	r3, r3, #7
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	220f      	movs	r2, #15
 8009052:	fa02 f303 	lsl.w	r3, r2, r3
 8009056:	43db      	mvns	r3, r3
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	4013      	ands	r3, r2
 800905c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	691a      	ldr	r2, [r3, #16]
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f003 0307 	and.w	r3, r3, #7
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	fa02 f303 	lsl.w	r3, r2, r3
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	08da      	lsrs	r2, r3, #3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	3208      	adds	r2, #8
 800907c:	6939      	ldr	r1, [r7, #16]
 800907e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	2203      	movs	r2, #3
 800908e:	fa02 f303 	lsl.w	r3, r2, r3
 8009092:	43db      	mvns	r3, r3
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	4013      	ands	r3, r2
 8009098:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f003 0203 	and.w	r2, r3, #3
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	005b      	lsls	r3, r3, #1
 80090a6:	fa02 f303 	lsl.w	r3, r2, r3
 80090aa:	693a      	ldr	r2, [r7, #16]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f000 80a6 	beq.w	8009210 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80090c4:	4b5b      	ldr	r3, [pc, #364]	@ (8009234 <HAL_GPIO_Init+0x2e4>)
 80090c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090c8:	4a5a      	ldr	r2, [pc, #360]	@ (8009234 <HAL_GPIO_Init+0x2e4>)
 80090ca:	f043 0301 	orr.w	r3, r3, #1
 80090ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80090d0:	4b58      	ldr	r3, [pc, #352]	@ (8009234 <HAL_GPIO_Init+0x2e4>)
 80090d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090d4:	f003 0301 	and.w	r3, r3, #1
 80090d8:	60bb      	str	r3, [r7, #8]
 80090da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80090dc:	4a56      	ldr	r2, [pc, #344]	@ (8009238 <HAL_GPIO_Init+0x2e8>)
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	089b      	lsrs	r3, r3, #2
 80090e2:	3302      	adds	r3, #2
 80090e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f003 0303 	and.w	r3, r3, #3
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	220f      	movs	r2, #15
 80090f4:	fa02 f303 	lsl.w	r3, r2, r3
 80090f8:	43db      	mvns	r3, r3
 80090fa:	693a      	ldr	r2, [r7, #16]
 80090fc:	4013      	ands	r3, r2
 80090fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8009106:	d01f      	beq.n	8009148 <HAL_GPIO_Init+0x1f8>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a4c      	ldr	r2, [pc, #304]	@ (800923c <HAL_GPIO_Init+0x2ec>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d019      	beq.n	8009144 <HAL_GPIO_Init+0x1f4>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a4b      	ldr	r2, [pc, #300]	@ (8009240 <HAL_GPIO_Init+0x2f0>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d013      	beq.n	8009140 <HAL_GPIO_Init+0x1f0>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a4a      	ldr	r2, [pc, #296]	@ (8009244 <HAL_GPIO_Init+0x2f4>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d00d      	beq.n	800913c <HAL_GPIO_Init+0x1ec>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a49      	ldr	r2, [pc, #292]	@ (8009248 <HAL_GPIO_Init+0x2f8>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d007      	beq.n	8009138 <HAL_GPIO_Init+0x1e8>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a48      	ldr	r2, [pc, #288]	@ (800924c <HAL_GPIO_Init+0x2fc>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d101      	bne.n	8009134 <HAL_GPIO_Init+0x1e4>
 8009130:	2305      	movs	r3, #5
 8009132:	e00a      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 8009134:	2306      	movs	r3, #6
 8009136:	e008      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 8009138:	2304      	movs	r3, #4
 800913a:	e006      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 800913c:	2303      	movs	r3, #3
 800913e:	e004      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 8009140:	2302      	movs	r3, #2
 8009142:	e002      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 8009144:	2301      	movs	r3, #1
 8009146:	e000      	b.n	800914a <HAL_GPIO_Init+0x1fa>
 8009148:	2300      	movs	r3, #0
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	f002 0203 	and.w	r2, r2, #3
 8009150:	0092      	lsls	r2, r2, #2
 8009152:	4093      	lsls	r3, r2
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	4313      	orrs	r3, r2
 8009158:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800915a:	4937      	ldr	r1, [pc, #220]	@ (8009238 <HAL_GPIO_Init+0x2e8>)
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	089b      	lsrs	r3, r3, #2
 8009160:	3302      	adds	r3, #2
 8009162:	693a      	ldr	r2, [r7, #16]
 8009164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009168:	4b39      	ldr	r3, [pc, #228]	@ (8009250 <HAL_GPIO_Init+0x300>)
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	43db      	mvns	r3, r3
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	4013      	ands	r3, r2
 8009176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d003      	beq.n	800918c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4313      	orrs	r3, r2
 800918a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800918c:	4a30      	ldr	r2, [pc, #192]	@ (8009250 <HAL_GPIO_Init+0x300>)
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009192:	4b2f      	ldr	r3, [pc, #188]	@ (8009250 <HAL_GPIO_Init+0x300>)
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	43db      	mvns	r3, r3
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	4013      	ands	r3, r2
 80091a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d003      	beq.n	80091b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80091ae:	693a      	ldr	r2, [r7, #16]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80091b6:	4a26      	ldr	r2, [pc, #152]	@ (8009250 <HAL_GPIO_Init+0x300>)
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80091bc:	4b24      	ldr	r3, [pc, #144]	@ (8009250 <HAL_GPIO_Init+0x300>)
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	43db      	mvns	r3, r3
 80091c6:	693a      	ldr	r2, [r7, #16]
 80091c8:	4013      	ands	r3, r2
 80091ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	4313      	orrs	r3, r2
 80091de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80091e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009250 <HAL_GPIO_Init+0x300>)
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80091e6:	4b1a      	ldr	r3, [pc, #104]	@ (8009250 <HAL_GPIO_Init+0x300>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	43db      	mvns	r3, r3
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	4013      	ands	r3, r2
 80091f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d003      	beq.n	800920a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009202:	693a      	ldr	r2, [r7, #16]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	4313      	orrs	r3, r2
 8009208:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800920a:	4a11      	ldr	r2, [pc, #68]	@ (8009250 <HAL_GPIO_Init+0x300>)
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	3301      	adds	r3, #1
 8009214:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	fa22 f303 	lsr.w	r3, r2, r3
 8009220:	2b00      	cmp	r3, #0
 8009222:	f47f ae9d 	bne.w	8008f60 <HAL_GPIO_Init+0x10>
  }
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	371c      	adds	r7, #28
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	40021000 	.word	0x40021000
 8009238:	40010000 	.word	0x40010000
 800923c:	48000400 	.word	0x48000400
 8009240:	48000800 	.word	0x48000800
 8009244:	48000c00 	.word	0x48000c00
 8009248:	48001000 	.word	0x48001000
 800924c:	48001400 	.word	0x48001400
 8009250:	40010400 	.word	0x40010400

08009254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	460b      	mov	r3, r1
 800925e:	807b      	strh	r3, [r7, #2]
 8009260:	4613      	mov	r3, r2
 8009262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009264:	787b      	ldrb	r3, [r7, #1]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d003      	beq.n	8009272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800926a:	887a      	ldrh	r2, [r7, #2]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009270:	e002      	b.n	8009278 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009272:	887a      	ldrh	r2, [r7, #2]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b082      	sub	sp, #8
 8009288:	af00      	add	r7, sp, #0
 800928a:	4603      	mov	r3, r0
 800928c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800928e:	4b08      	ldr	r3, [pc, #32]	@ (80092b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009290:	695a      	ldr	r2, [r3, #20]
 8009292:	88fb      	ldrh	r3, [r7, #6]
 8009294:	4013      	ands	r3, r2
 8009296:	2b00      	cmp	r3, #0
 8009298:	d006      	beq.n	80092a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800929a:	4a05      	ldr	r2, [pc, #20]	@ (80092b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800929c:	88fb      	ldrh	r3, [r7, #6]
 800929e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80092a0:	88fb      	ldrh	r3, [r7, #6]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f000 f806 	bl	80092b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80092a8:	bf00      	nop
 80092aa:	3708      	adds	r7, #8
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}
 80092b0:	40010400 	.word	0x40010400

080092b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	4603      	mov	r3, r0
 80092bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80092be:	bf00      	nop
 80092c0:	370c      	adds	r7, #12
 80092c2:	46bd      	mov	sp, r7
 80092c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c8:	4770      	bx	lr
	...

080092cc <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092d4:	2300      	movs	r3, #0
 80092d6:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d101      	bne.n	80092e2 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e0bb      	b.n	800945a <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	2b05      	cmp	r3, #5
 80092ec:	d101      	bne.n	80092f2 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e0b3      	b.n	800945a <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d101      	bne.n	8009302 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e0ab      	b.n	800945a <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009302:	4b58      	ldr	r3, [pc, #352]	@ (8009464 <HAL_OPAMP_Init+0x198>)
 8009304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009306:	4a57      	ldr	r2, [pc, #348]	@ (8009464 <HAL_OPAMP_Init+0x198>)
 8009308:	f043 0301 	orr.w	r3, r3, #1
 800930c:	6613      	str	r3, [r2, #96]	@ 0x60
 800930e:	4b55      	ldr	r3, [pc, #340]	@ (8009464 <HAL_OPAMP_Init+0x198>)
 8009310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009312:	f003 0301 	and.w	r3, r3, #1
 8009316:	60bb      	str	r3, [r7, #8]
 8009318:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009320:	b2db      	uxtb	r3, r3
 8009322:	2b00      	cmp	r3, #0
 8009324:	d103      	bne.n	800932e <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f7fa fe92 	bl	8004058 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	2b40      	cmp	r3, #64	@ 0x40
 800933a:	d003      	beq.n	8009344 <HAL_OPAMP_Init+0x78>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	2b60      	cmp	r3, #96	@ 0x60
 8009342:	d133      	bne.n	80093ac <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f023 0110 	bic.w	r1, r3, #16
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	430a      	orrs	r2, r1
 8009358:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	4b41      	ldr	r3, [pc, #260]	@ (8009468 <HAL_OPAMP_Init+0x19c>)
 8009362:	4013      	ands	r3, r2
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	6851      	ldr	r1, [r2, #4]
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	6892      	ldr	r2, [r2, #8]
 800936c:	4311      	orrs	r1, r2
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	6912      	ldr	r2, [r2, #16]
 8009372:	430a      	orrs	r2, r1
 8009374:	6879      	ldr	r1, [r7, #4]
 8009376:	7d09      	ldrb	r1, [r1, #20]
 8009378:	2901      	cmp	r1, #1
 800937a:	d102      	bne.n	8009382 <HAL_OPAMP_Init+0xb6>
 800937c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009380:	e000      	b.n	8009384 <HAL_OPAMP_Init+0xb8>
 8009382:	2100      	movs	r1, #0
 8009384:	4311      	orrs	r1, r2
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800938a:	4311      	orrs	r1, r2
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009390:	4311      	orrs	r1, r2
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009396:	04d2      	lsls	r2, r2, #19
 8009398:	4311      	orrs	r1, r2
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800939e:	0612      	lsls	r2, r2, #24
 80093a0:	4311      	orrs	r1, r2
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	6812      	ldr	r2, [r2, #0]
 80093a6:	430b      	orrs	r3, r1
 80093a8:	6013      	str	r3, [r2, #0]
 80093aa:	e035      	b.n	8009418 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f023 0110 	bic.w	r1, r3, #16
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	430a      	orrs	r2, r1
 80093c0:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	4b27      	ldr	r3, [pc, #156]	@ (8009468 <HAL_OPAMP_Init+0x19c>)
 80093ca:	4013      	ands	r3, r2
 80093cc:	687a      	ldr	r2, [r7, #4]
 80093ce:	6851      	ldr	r1, [r2, #4]
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	6892      	ldr	r2, [r2, #8]
 80093d4:	4311      	orrs	r1, r2
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	68d2      	ldr	r2, [r2, #12]
 80093da:	4311      	orrs	r1, r2
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	6912      	ldr	r2, [r2, #16]
 80093e0:	430a      	orrs	r2, r1
 80093e2:	6879      	ldr	r1, [r7, #4]
 80093e4:	7d09      	ldrb	r1, [r1, #20]
 80093e6:	2901      	cmp	r1, #1
 80093e8:	d102      	bne.n	80093f0 <HAL_OPAMP_Init+0x124>
 80093ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80093ee:	e000      	b.n	80093f2 <HAL_OPAMP_Init+0x126>
 80093f0:	2100      	movs	r1, #0
 80093f2:	4311      	orrs	r1, r2
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093f8:	4311      	orrs	r1, r2
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80093fe:	4311      	orrs	r1, r2
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009404:	04d2      	lsls	r2, r2, #19
 8009406:	4311      	orrs	r1, r2
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800940c:	0612      	lsls	r2, r2, #24
 800940e:	4311      	orrs	r1, r2
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	6812      	ldr	r2, [r2, #0]
 8009414:	430b      	orrs	r3, r1
 8009416:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699b      	ldr	r3, [r3, #24]
 800941e:	2b00      	cmp	r3, #0
 8009420:	db10      	blt.n	8009444 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	699b      	ldr	r3, [r3, #24]
 8009428:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	699a      	ldr	r2, [r3, #24]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	69db      	ldr	r3, [r3, #28]
 8009434:	431a      	orrs	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	431a      	orrs	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800944a:	b2db      	uxtb	r3, r3
 800944c:	2b00      	cmp	r3, #0
 800944e:	d103      	bne.n	8009458 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8009458:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
 8009462:	bf00      	nop
 8009464:	40021000 	.word	0x40021000
 8009468:	e0003e11 	.word	0xe0003e11

0800946c <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009474:	2300      	movs	r3, #0
 8009476:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d102      	bne.n	8009484 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	73fb      	strb	r3, [r7, #15]
 8009482:	e01d      	b.n	80094c0 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800948a:	b2db      	uxtb	r3, r3
 800948c:	2b05      	cmp	r3, #5
 800948e:	d102      	bne.n	8009496 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
 8009494:	e014      	b.n	80094c0 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800949c:	b2db      	uxtb	r3, r3
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d10c      	bne.n	80094bc <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f042 0201 	orr.w	r2, r2, #1
 80094b0:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2204      	movs	r2, #4
 80094b6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 80094ba:	e001      	b.n	80094c0 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80094bc:	2301      	movs	r3, #1
 80094be:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 80094c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3714      	adds	r7, #20
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
	...

080094d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b085      	sub	sp, #20
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d141      	bne.n	8009562 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80094de:	4b4b      	ldr	r3, [pc, #300]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80094e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094ea:	d131      	bne.n	8009550 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80094ec:	4b47      	ldr	r3, [pc, #284]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094f2:	4a46      	ldr	r2, [pc, #280]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80094fc:	4b43      	ldr	r3, [pc, #268]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009504:	4a41      	ldr	r2, [pc, #260]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800950a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800950c:	4b40      	ldr	r3, [pc, #256]	@ (8009610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2232      	movs	r2, #50	@ 0x32
 8009512:	fb02 f303 	mul.w	r3, r2, r3
 8009516:	4a3f      	ldr	r2, [pc, #252]	@ (8009614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009518:	fba2 2303 	umull	r2, r3, r2, r3
 800951c:	0c9b      	lsrs	r3, r3, #18
 800951e:	3301      	adds	r3, #1
 8009520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009522:	e002      	b.n	800952a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3b01      	subs	r3, #1
 8009528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800952a:	4b38      	ldr	r3, [pc, #224]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009536:	d102      	bne.n	800953e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1f2      	bne.n	8009524 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800953e:	4b33      	ldr	r3, [pc, #204]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800954a:	d158      	bne.n	80095fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800954c:	2303      	movs	r3, #3
 800954e:	e057      	b.n	8009600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009550:	4b2e      	ldr	r3, [pc, #184]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009556:	4a2d      	ldr	r2, [pc, #180]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800955c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009560:	e04d      	b.n	80095fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009568:	d141      	bne.n	80095ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800956a:	4b28      	ldr	r3, [pc, #160]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009576:	d131      	bne.n	80095dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009578:	4b24      	ldr	r3, [pc, #144]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800957a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800957e:	4a23      	ldr	r2, [pc, #140]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009588:	4b20      	ldr	r3, [pc, #128]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009590:	4a1e      	ldr	r2, [pc, #120]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009596:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009598:	4b1d      	ldr	r3, [pc, #116]	@ (8009610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	2232      	movs	r2, #50	@ 0x32
 800959e:	fb02 f303 	mul.w	r3, r2, r3
 80095a2:	4a1c      	ldr	r2, [pc, #112]	@ (8009614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80095a4:	fba2 2303 	umull	r2, r3, r2, r3
 80095a8:	0c9b      	lsrs	r3, r3, #18
 80095aa:	3301      	adds	r3, #1
 80095ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80095ae:	e002      	b.n	80095b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	3b01      	subs	r3, #1
 80095b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80095b6:	4b15      	ldr	r3, [pc, #84]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095b8:	695b      	ldr	r3, [r3, #20]
 80095ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095c2:	d102      	bne.n	80095ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1f2      	bne.n	80095b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80095ca:	4b10      	ldr	r3, [pc, #64]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095d6:	d112      	bne.n	80095fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80095d8:	2303      	movs	r3, #3
 80095da:	e011      	b.n	8009600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80095dc:	4b0b      	ldr	r3, [pc, #44]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095e2:	4a0a      	ldr	r2, [pc, #40]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80095ec:	e007      	b.n	80095fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80095ee:	4b07      	ldr	r3, [pc, #28]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80095f6:	4a05      	ldr	r2, [pc, #20]	@ (800960c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80095fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	40007000 	.word	0x40007000
 8009610:	20000000 	.word	0x20000000
 8009614:	431bde83 	.word	0x431bde83

08009618 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009618:	b480      	push	{r7}
 800961a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800961c:	4b05      	ldr	r3, [pc, #20]	@ (8009634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	4a04      	ldr	r2, [pc, #16]	@ (8009634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009626:	6093      	str	r3, [r2, #8]
}
 8009628:	bf00      	nop
 800962a:	46bd      	mov	sp, r7
 800962c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009630:	4770      	bx	lr
 8009632:	bf00      	nop
 8009634:	40007000 	.word	0x40007000

08009638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b088      	sub	sp, #32
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d101      	bne.n	800964a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e2fe      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	2b00      	cmp	r3, #0
 8009654:	d075      	beq.n	8009742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009656:	4b97      	ldr	r3, [pc, #604]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f003 030c 	and.w	r3, r3, #12
 800965e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009660:	4b94      	ldr	r3, [pc, #592]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	f003 0303 	and.w	r3, r3, #3
 8009668:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	2b0c      	cmp	r3, #12
 800966e:	d102      	bne.n	8009676 <HAL_RCC_OscConfig+0x3e>
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	2b03      	cmp	r3, #3
 8009674:	d002      	beq.n	800967c <HAL_RCC_OscConfig+0x44>
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	2b08      	cmp	r3, #8
 800967a:	d10b      	bne.n	8009694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800967c:	4b8d      	ldr	r3, [pc, #564]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009684:	2b00      	cmp	r3, #0
 8009686:	d05b      	beq.n	8009740 <HAL_RCC_OscConfig+0x108>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d157      	bne.n	8009740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	e2d9      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800969c:	d106      	bne.n	80096ac <HAL_RCC_OscConfig+0x74>
 800969e:	4b85      	ldr	r3, [pc, #532]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a84      	ldr	r2, [pc, #528]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	e01d      	b.n	80096e8 <HAL_RCC_OscConfig+0xb0>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80096b4:	d10c      	bne.n	80096d0 <HAL_RCC_OscConfig+0x98>
 80096b6:	4b7f      	ldr	r3, [pc, #508]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a7e      	ldr	r2, [pc, #504]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80096c0:	6013      	str	r3, [r2, #0]
 80096c2:	4b7c      	ldr	r3, [pc, #496]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a7b      	ldr	r2, [pc, #492]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096cc:	6013      	str	r3, [r2, #0]
 80096ce:	e00b      	b.n	80096e8 <HAL_RCC_OscConfig+0xb0>
 80096d0:	4b78      	ldr	r3, [pc, #480]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a77      	ldr	r2, [pc, #476]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096da:	6013      	str	r3, [r2, #0]
 80096dc:	4b75      	ldr	r3, [pc, #468]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a74      	ldr	r2, [pc, #464]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80096e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80096e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d013      	beq.n	8009718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096f0:	f7fb fea4 	bl	800543c <HAL_GetTick>
 80096f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80096f6:	e008      	b.n	800970a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80096f8:	f7fb fea0 	bl	800543c <HAL_GetTick>
 80096fc:	4602      	mov	r2, r0
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	1ad3      	subs	r3, r2, r3
 8009702:	2b64      	cmp	r3, #100	@ 0x64
 8009704:	d901      	bls.n	800970a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e29e      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800970a:	4b6a      	ldr	r3, [pc, #424]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009712:	2b00      	cmp	r3, #0
 8009714:	d0f0      	beq.n	80096f8 <HAL_RCC_OscConfig+0xc0>
 8009716:	e014      	b.n	8009742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009718:	f7fb fe90 	bl	800543c <HAL_GetTick>
 800971c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800971e:	e008      	b.n	8009732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009720:	f7fb fe8c 	bl	800543c <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	2b64      	cmp	r3, #100	@ 0x64
 800972c:	d901      	bls.n	8009732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800972e:	2303      	movs	r3, #3
 8009730:	e28a      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009732:	4b60      	ldr	r3, [pc, #384]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800973a:	2b00      	cmp	r3, #0
 800973c:	d1f0      	bne.n	8009720 <HAL_RCC_OscConfig+0xe8>
 800973e:	e000      	b.n	8009742 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f003 0302 	and.w	r3, r3, #2
 800974a:	2b00      	cmp	r3, #0
 800974c:	d075      	beq.n	800983a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800974e:	4b59      	ldr	r3, [pc, #356]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	f003 030c 	and.w	r3, r3, #12
 8009756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009758:	4b56      	ldr	r3, [pc, #344]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	f003 0303 	and.w	r3, r3, #3
 8009760:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	2b0c      	cmp	r3, #12
 8009766:	d102      	bne.n	800976e <HAL_RCC_OscConfig+0x136>
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	2b02      	cmp	r3, #2
 800976c:	d002      	beq.n	8009774 <HAL_RCC_OscConfig+0x13c>
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	2b04      	cmp	r3, #4
 8009772:	d11f      	bne.n	80097b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009774:	4b4f      	ldr	r3, [pc, #316]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800977c:	2b00      	cmp	r3, #0
 800977e:	d005      	beq.n	800978c <HAL_RCC_OscConfig+0x154>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d101      	bne.n	800978c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	e25d      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800978c:	4b49      	ldr	r3, [pc, #292]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	691b      	ldr	r3, [r3, #16]
 8009798:	061b      	lsls	r3, r3, #24
 800979a:	4946      	ldr	r1, [pc, #280]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800979c:	4313      	orrs	r3, r2
 800979e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80097a0:	4b45      	ldr	r3, [pc, #276]	@ (80098b8 <HAL_RCC_OscConfig+0x280>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7fb fdfd 	bl	80053a4 <HAL_InitTick>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d043      	beq.n	8009838 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e249      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	68db      	ldr	r3, [r3, #12]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d023      	beq.n	8009804 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80097bc:	4b3d      	ldr	r3, [pc, #244]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a3c      	ldr	r2, [pc, #240]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80097c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097c8:	f7fb fe38 	bl	800543c <HAL_GetTick>
 80097cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80097ce:	e008      	b.n	80097e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80097d0:	f7fb fe34 	bl	800543c <HAL_GetTick>
 80097d4:	4602      	mov	r2, r0
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	1ad3      	subs	r3, r2, r3
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d901      	bls.n	80097e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80097de:	2303      	movs	r3, #3
 80097e0:	e232      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80097e2:	4b34      	ldr	r3, [pc, #208]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d0f0      	beq.n	80097d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097ee:	4b31      	ldr	r3, [pc, #196]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	691b      	ldr	r3, [r3, #16]
 80097fa:	061b      	lsls	r3, r3, #24
 80097fc:	492d      	ldr	r1, [pc, #180]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 80097fe:	4313      	orrs	r3, r2
 8009800:	604b      	str	r3, [r1, #4]
 8009802:	e01a      	b.n	800983a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009804:	4b2b      	ldr	r3, [pc, #172]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a2a      	ldr	r2, [pc, #168]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800980a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800980e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009810:	f7fb fe14 	bl	800543c <HAL_GetTick>
 8009814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009816:	e008      	b.n	800982a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009818:	f7fb fe10 	bl	800543c <HAL_GetTick>
 800981c:	4602      	mov	r2, r0
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	2b02      	cmp	r3, #2
 8009824:	d901      	bls.n	800982a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009826:	2303      	movs	r3, #3
 8009828:	e20e      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800982a:	4b22      	ldr	r3, [pc, #136]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009832:	2b00      	cmp	r3, #0
 8009834:	d1f0      	bne.n	8009818 <HAL_RCC_OscConfig+0x1e0>
 8009836:	e000      	b.n	800983a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009838:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 0308 	and.w	r3, r3, #8
 8009842:	2b00      	cmp	r3, #0
 8009844:	d041      	beq.n	80098ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	695b      	ldr	r3, [r3, #20]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d01c      	beq.n	8009888 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800984e:	4b19      	ldr	r3, [pc, #100]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009854:	4a17      	ldr	r2, [pc, #92]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009856:	f043 0301 	orr.w	r3, r3, #1
 800985a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800985e:	f7fb fded 	bl	800543c <HAL_GetTick>
 8009862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009864:	e008      	b.n	8009878 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009866:	f7fb fde9 	bl	800543c <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	2b02      	cmp	r3, #2
 8009872:	d901      	bls.n	8009878 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009874:	2303      	movs	r3, #3
 8009876:	e1e7      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009878:	4b0e      	ldr	r3, [pc, #56]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800987a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800987e:	f003 0302 	and.w	r3, r3, #2
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0ef      	beq.n	8009866 <HAL_RCC_OscConfig+0x22e>
 8009886:	e020      	b.n	80098ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009888:	4b0a      	ldr	r3, [pc, #40]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 800988a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800988e:	4a09      	ldr	r2, [pc, #36]	@ (80098b4 <HAL_RCC_OscConfig+0x27c>)
 8009890:	f023 0301 	bic.w	r3, r3, #1
 8009894:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009898:	f7fb fdd0 	bl	800543c <HAL_GetTick>
 800989c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800989e:	e00d      	b.n	80098bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098a0:	f7fb fdcc 	bl	800543c <HAL_GetTick>
 80098a4:	4602      	mov	r2, r0
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	1ad3      	subs	r3, r2, r3
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d906      	bls.n	80098bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e1ca      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
 80098b2:	bf00      	nop
 80098b4:	40021000 	.word	0x40021000
 80098b8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80098bc:	4b8c      	ldr	r3, [pc, #560]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80098be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098c2:	f003 0302 	and.w	r3, r3, #2
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1ea      	bne.n	80098a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f003 0304 	and.w	r3, r3, #4
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f000 80a6 	beq.w	8009a24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098d8:	2300      	movs	r3, #0
 80098da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80098dc:	4b84      	ldr	r3, [pc, #528]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80098de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d101      	bne.n	80098ec <HAL_RCC_OscConfig+0x2b4>
 80098e8:	2301      	movs	r3, #1
 80098ea:	e000      	b.n	80098ee <HAL_RCC_OscConfig+0x2b6>
 80098ec:	2300      	movs	r3, #0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00d      	beq.n	800990e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098f2:	4b7f      	ldr	r3, [pc, #508]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80098f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098f6:	4a7e      	ldr	r2, [pc, #504]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80098f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80098fe:	4b7c      	ldr	r3, [pc, #496]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009906:	60fb      	str	r3, [r7, #12]
 8009908:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800990a:	2301      	movs	r3, #1
 800990c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800990e:	4b79      	ldr	r3, [pc, #484]	@ (8009af4 <HAL_RCC_OscConfig+0x4bc>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009916:	2b00      	cmp	r3, #0
 8009918:	d118      	bne.n	800994c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800991a:	4b76      	ldr	r3, [pc, #472]	@ (8009af4 <HAL_RCC_OscConfig+0x4bc>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a75      	ldr	r2, [pc, #468]	@ (8009af4 <HAL_RCC_OscConfig+0x4bc>)
 8009920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009926:	f7fb fd89 	bl	800543c <HAL_GetTick>
 800992a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800992c:	e008      	b.n	8009940 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800992e:	f7fb fd85 	bl	800543c <HAL_GetTick>
 8009932:	4602      	mov	r2, r0
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	1ad3      	subs	r3, r2, r3
 8009938:	2b02      	cmp	r3, #2
 800993a:	d901      	bls.n	8009940 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800993c:	2303      	movs	r3, #3
 800993e:	e183      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009940:	4b6c      	ldr	r3, [pc, #432]	@ (8009af4 <HAL_RCC_OscConfig+0x4bc>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009948:	2b00      	cmp	r3, #0
 800994a:	d0f0      	beq.n	800992e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	2b01      	cmp	r3, #1
 8009952:	d108      	bne.n	8009966 <HAL_RCC_OscConfig+0x32e>
 8009954:	4b66      	ldr	r3, [pc, #408]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800995a:	4a65      	ldr	r2, [pc, #404]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 800995c:	f043 0301 	orr.w	r3, r3, #1
 8009960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009964:	e024      	b.n	80099b0 <HAL_RCC_OscConfig+0x378>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	2b05      	cmp	r3, #5
 800996c:	d110      	bne.n	8009990 <HAL_RCC_OscConfig+0x358>
 800996e:	4b60      	ldr	r3, [pc, #384]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009974:	4a5e      	ldr	r2, [pc, #376]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009976:	f043 0304 	orr.w	r3, r3, #4
 800997a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800997e:	4b5c      	ldr	r3, [pc, #368]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009984:	4a5a      	ldr	r2, [pc, #360]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009986:	f043 0301 	orr.w	r3, r3, #1
 800998a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800998e:	e00f      	b.n	80099b0 <HAL_RCC_OscConfig+0x378>
 8009990:	4b57      	ldr	r3, [pc, #348]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009996:	4a56      	ldr	r2, [pc, #344]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009998:	f023 0301 	bic.w	r3, r3, #1
 800999c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80099a0:	4b53      	ldr	r3, [pc, #332]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80099a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099a6:	4a52      	ldr	r2, [pc, #328]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80099a8:	f023 0304 	bic.w	r3, r3, #4
 80099ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d016      	beq.n	80099e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099b8:	f7fb fd40 	bl	800543c <HAL_GetTick>
 80099bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099be:	e00a      	b.n	80099d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099c0:	f7fb fd3c 	bl	800543c <HAL_GetTick>
 80099c4:	4602      	mov	r2, r0
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d901      	bls.n	80099d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80099d2:	2303      	movs	r3, #3
 80099d4:	e138      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099d6:	4b46      	ldr	r3, [pc, #280]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 80099d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099dc:	f003 0302 	and.w	r3, r3, #2
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d0ed      	beq.n	80099c0 <HAL_RCC_OscConfig+0x388>
 80099e4:	e015      	b.n	8009a12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099e6:	f7fb fd29 	bl	800543c <HAL_GetTick>
 80099ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80099ec:	e00a      	b.n	8009a04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099ee:	f7fb fd25 	bl	800543c <HAL_GetTick>
 80099f2:	4602      	mov	r2, r0
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	1ad3      	subs	r3, r2, r3
 80099f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d901      	bls.n	8009a04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e121      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009a04:	4b3a      	ldr	r3, [pc, #232]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a0a:	f003 0302 	and.w	r3, r3, #2
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1ed      	bne.n	80099ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a12:	7ffb      	ldrb	r3, [r7, #31]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d105      	bne.n	8009a24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a18:	4b35      	ldr	r3, [pc, #212]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a1c:	4a34      	ldr	r2, [pc, #208]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f003 0320 	and.w	r3, r3, #32
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d03c      	beq.n	8009aaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	699b      	ldr	r3, [r3, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d01c      	beq.n	8009a72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009a38:	4b2d      	ldr	r3, [pc, #180]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a40:	f043 0301 	orr.w	r3, r3, #1
 8009a44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a48:	f7fb fcf8 	bl	800543c <HAL_GetTick>
 8009a4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009a4e:	e008      	b.n	8009a62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009a50:	f7fb fcf4 	bl	800543c <HAL_GetTick>
 8009a54:	4602      	mov	r2, r0
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	1ad3      	subs	r3, r2, r3
 8009a5a:	2b02      	cmp	r3, #2
 8009a5c:	d901      	bls.n	8009a62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009a5e:	2303      	movs	r3, #3
 8009a60:	e0f2      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009a62:	4b23      	ldr	r3, [pc, #140]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a68:	f003 0302 	and.w	r3, r3, #2
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d0ef      	beq.n	8009a50 <HAL_RCC_OscConfig+0x418>
 8009a70:	e01b      	b.n	8009aaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009a72:	4b1f      	ldr	r3, [pc, #124]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a78:	4a1d      	ldr	r2, [pc, #116]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a7a:	f023 0301 	bic.w	r3, r3, #1
 8009a7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a82:	f7fb fcdb 	bl	800543c <HAL_GetTick>
 8009a86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009a88:	e008      	b.n	8009a9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009a8a:	f7fb fcd7 	bl	800543c <HAL_GetTick>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	d901      	bls.n	8009a9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	e0d5      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009a9c:	4b14      	ldr	r3, [pc, #80]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009a9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009aa2:	f003 0302 	and.w	r3, r3, #2
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1ef      	bne.n	8009a8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	69db      	ldr	r3, [r3, #28]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	f000 80c9 	beq.w	8009c46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	f003 030c 	and.w	r3, r3, #12
 8009abc:	2b0c      	cmp	r3, #12
 8009abe:	f000 8083 	beq.w	8009bc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	69db      	ldr	r3, [r3, #28]
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	d15e      	bne.n	8009b88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009aca:	4b09      	ldr	r3, [pc, #36]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a08      	ldr	r2, [pc, #32]	@ (8009af0 <HAL_RCC_OscConfig+0x4b8>)
 8009ad0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ad6:	f7fb fcb1 	bl	800543c <HAL_GetTick>
 8009ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009adc:	e00c      	b.n	8009af8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ade:	f7fb fcad 	bl	800543c <HAL_GetTick>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	1ad3      	subs	r3, r2, r3
 8009ae8:	2b02      	cmp	r3, #2
 8009aea:	d905      	bls.n	8009af8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009aec:	2303      	movs	r3, #3
 8009aee:	e0ab      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
 8009af0:	40021000 	.word	0x40021000
 8009af4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009af8:	4b55      	ldr	r3, [pc, #340]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1ec      	bne.n	8009ade <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009b04:	4b52      	ldr	r3, [pc, #328]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b06:	68da      	ldr	r2, [r3, #12]
 8009b08:	4b52      	ldr	r3, [pc, #328]	@ (8009c54 <HAL_RCC_OscConfig+0x61c>)
 8009b0a:	4013      	ands	r3, r2
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	6a11      	ldr	r1, [r2, #32]
 8009b10:	687a      	ldr	r2, [r7, #4]
 8009b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009b14:	3a01      	subs	r2, #1
 8009b16:	0112      	lsls	r2, r2, #4
 8009b18:	4311      	orrs	r1, r2
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009b1e:	0212      	lsls	r2, r2, #8
 8009b20:	4311      	orrs	r1, r2
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009b26:	0852      	lsrs	r2, r2, #1
 8009b28:	3a01      	subs	r2, #1
 8009b2a:	0552      	lsls	r2, r2, #21
 8009b2c:	4311      	orrs	r1, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009b32:	0852      	lsrs	r2, r2, #1
 8009b34:	3a01      	subs	r2, #1
 8009b36:	0652      	lsls	r2, r2, #25
 8009b38:	4311      	orrs	r1, r2
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009b3e:	06d2      	lsls	r2, r2, #27
 8009b40:	430a      	orrs	r2, r1
 8009b42:	4943      	ldr	r1, [pc, #268]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b44:	4313      	orrs	r3, r2
 8009b46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b48:	4b41      	ldr	r3, [pc, #260]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a40      	ldr	r2, [pc, #256]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009b54:	4b3e      	ldr	r3, [pc, #248]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	4a3d      	ldr	r2, [pc, #244]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b60:	f7fb fc6c 	bl	800543c <HAL_GetTick>
 8009b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b66:	e008      	b.n	8009b7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b68:	f7fb fc68 	bl	800543c <HAL_GetTick>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	1ad3      	subs	r3, r2, r3
 8009b72:	2b02      	cmp	r3, #2
 8009b74:	d901      	bls.n	8009b7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e066      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b7a:	4b35      	ldr	r3, [pc, #212]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d0f0      	beq.n	8009b68 <HAL_RCC_OscConfig+0x530>
 8009b86:	e05e      	b.n	8009c46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b88:	4b31      	ldr	r3, [pc, #196]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a30      	ldr	r2, [pc, #192]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009b8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b94:	f7fb fc52 	bl	800543c <HAL_GetTick>
 8009b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b9a:	e008      	b.n	8009bae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b9c:	f7fb fc4e 	bl	800543c <HAL_GetTick>
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	1ad3      	subs	r3, r2, r3
 8009ba6:	2b02      	cmp	r3, #2
 8009ba8:	d901      	bls.n	8009bae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009baa:	2303      	movs	r3, #3
 8009bac:	e04c      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009bae:	4b28      	ldr	r3, [pc, #160]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d1f0      	bne.n	8009b9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009bba:	4b25      	ldr	r3, [pc, #148]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009bbc:	68da      	ldr	r2, [r3, #12]
 8009bbe:	4924      	ldr	r1, [pc, #144]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009bc0:	4b25      	ldr	r3, [pc, #148]	@ (8009c58 <HAL_RCC_OscConfig+0x620>)
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	60cb      	str	r3, [r1, #12]
 8009bc6:	e03e      	b.n	8009c46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	69db      	ldr	r3, [r3, #28]
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d101      	bne.n	8009bd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e039      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8009c50 <HAL_RCC_OscConfig+0x618>)
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	f003 0203 	and.w	r2, r3, #3
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a1b      	ldr	r3, [r3, #32]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d12c      	bne.n	8009c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d123      	bne.n	8009c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d11b      	bne.n	8009c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d113      	bne.n	8009c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c24:	085b      	lsrs	r3, r3, #1
 8009c26:	3b01      	subs	r3, #1
 8009c28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d109      	bne.n	8009c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c38:	085b      	lsrs	r3, r3, #1
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d001      	beq.n	8009c46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009c42:	2301      	movs	r3, #1
 8009c44:	e000      	b.n	8009c48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3720      	adds	r7, #32
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	40021000 	.word	0x40021000
 8009c54:	019f800c 	.word	0x019f800c
 8009c58:	feeefffc 	.word	0xfeeefffc

08009c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b086      	sub	sp, #24
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009c66:	2300      	movs	r3, #0
 8009c68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e11e      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009c74:	4b91      	ldr	r3, [pc, #580]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f003 030f 	and.w	r3, r3, #15
 8009c7c:	683a      	ldr	r2, [r7, #0]
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d910      	bls.n	8009ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c82:	4b8e      	ldr	r3, [pc, #568]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f023 020f 	bic.w	r2, r3, #15
 8009c8a:	498c      	ldr	r1, [pc, #560]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c92:	4b8a      	ldr	r3, [pc, #552]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f003 030f 	and.w	r3, r3, #15
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d001      	beq.n	8009ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	e106      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 0301 	and.w	r3, r3, #1
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d073      	beq.n	8009d98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	2b03      	cmp	r3, #3
 8009cb6:	d129      	bne.n	8009d0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009cb8:	4b81      	ldr	r3, [pc, #516]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e0f4      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009cc8:	f000 f99e 	bl	800a008 <RCC_GetSysClockFreqFromPLLSource>
 8009ccc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8009ec4 <HAL_RCC_ClockConfig+0x268>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d93f      	bls.n	8009d56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009cd6:	4b7a      	ldr	r3, [pc, #488]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d009      	beq.n	8009cf6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d033      	beq.n	8009d56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d12f      	bne.n	8009d56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009cf6:	4b72      	ldr	r3, [pc, #456]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009cfe:	4a70      	ldr	r2, [pc, #448]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009d06:	2380      	movs	r3, #128	@ 0x80
 8009d08:	617b      	str	r3, [r7, #20]
 8009d0a:	e024      	b.n	8009d56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	2b02      	cmp	r3, #2
 8009d12:	d107      	bne.n	8009d24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d14:	4b6a      	ldr	r3, [pc, #424]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d109      	bne.n	8009d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	e0c6      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009d24:	4b66      	ldr	r3, [pc, #408]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d101      	bne.n	8009d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	e0be      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009d34:	f000 f8ce 	bl	8009ed4 <HAL_RCC_GetSysClockFreq>
 8009d38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	4a61      	ldr	r2, [pc, #388]	@ (8009ec4 <HAL_RCC_ClockConfig+0x268>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d909      	bls.n	8009d56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009d42:	4b5f      	ldr	r3, [pc, #380]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009d52:	2380      	movs	r3, #128	@ 0x80
 8009d54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009d56:	4b5a      	ldr	r3, [pc, #360]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f023 0203 	bic.w	r2, r3, #3
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	4957      	ldr	r1, [pc, #348]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d64:	4313      	orrs	r3, r2
 8009d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d68:	f7fb fb68 	bl	800543c <HAL_GetTick>
 8009d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d6e:	e00a      	b.n	8009d86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d70:	f7fb fb64 	bl	800543c <HAL_GetTick>
 8009d74:	4602      	mov	r2, r0
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d901      	bls.n	8009d86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009d82:	2303      	movs	r3, #3
 8009d84:	e095      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d86:	4b4e      	ldr	r3, [pc, #312]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f003 020c 	and.w	r2, r3, #12
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	009b      	lsls	r3, r3, #2
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d1eb      	bne.n	8009d70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f003 0302 	and.w	r3, r3, #2
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d023      	beq.n	8009dec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 0304 	and.w	r3, r3, #4
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009db0:	4b43      	ldr	r3, [pc, #268]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	4a42      	ldr	r2, [pc, #264]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009db6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009dba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0308 	and.w	r3, r3, #8
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d007      	beq.n	8009dd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009dc8:	4b3d      	ldr	r3, [pc, #244]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009dd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009dd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009dd8:	4b39      	ldr	r3, [pc, #228]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	4936      	ldr	r1, [pc, #216]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009de6:	4313      	orrs	r3, r2
 8009de8:	608b      	str	r3, [r1, #8]
 8009dea:	e008      	b.n	8009dfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	2b80      	cmp	r3, #128	@ 0x80
 8009df0:	d105      	bne.n	8009dfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009df2:	4b33      	ldr	r3, [pc, #204]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	4a32      	ldr	r2, [pc, #200]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009df8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009dfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 030f 	and.w	r3, r3, #15
 8009e06:	683a      	ldr	r2, [r7, #0]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d21d      	bcs.n	8009e48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f023 020f 	bic.w	r2, r3, #15
 8009e14:	4929      	ldr	r1, [pc, #164]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009e1c:	f7fb fb0e 	bl	800543c <HAL_GetTick>
 8009e20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e22:	e00a      	b.n	8009e3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e24:	f7fb fb0a 	bl	800543c <HAL_GetTick>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d901      	bls.n	8009e3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009e36:	2303      	movs	r3, #3
 8009e38:	e03b      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e3a:	4b20      	ldr	r3, [pc, #128]	@ (8009ebc <HAL_RCC_ClockConfig+0x260>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f003 030f 	and.w	r3, r3, #15
 8009e42:	683a      	ldr	r2, [r7, #0]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d1ed      	bne.n	8009e24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 0304 	and.w	r3, r3, #4
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d008      	beq.n	8009e66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009e54:	4b1a      	ldr	r3, [pc, #104]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	4917      	ldr	r1, [pc, #92]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009e62:	4313      	orrs	r3, r2
 8009e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f003 0308 	and.w	r3, r3, #8
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d009      	beq.n	8009e86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009e72:	4b13      	ldr	r3, [pc, #76]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	691b      	ldr	r3, [r3, #16]
 8009e7e:	00db      	lsls	r3, r3, #3
 8009e80:	490f      	ldr	r1, [pc, #60]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009e82:	4313      	orrs	r3, r2
 8009e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009e86:	f000 f825 	bl	8009ed4 <HAL_RCC_GetSysClockFreq>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ec0 <HAL_RCC_ClockConfig+0x264>)
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	091b      	lsrs	r3, r3, #4
 8009e92:	f003 030f 	and.w	r3, r3, #15
 8009e96:	490c      	ldr	r1, [pc, #48]	@ (8009ec8 <HAL_RCC_ClockConfig+0x26c>)
 8009e98:	5ccb      	ldrb	r3, [r1, r3]
 8009e9a:	f003 031f 	and.w	r3, r3, #31
 8009e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8009ecc <HAL_RCC_ClockConfig+0x270>)
 8009ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed0 <HAL_RCC_ClockConfig+0x274>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f7fb fa7a 	bl	80053a4 <HAL_InitTick>
 8009eb0:	4603      	mov	r3, r0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	40022000 	.word	0x40022000
 8009ec0:	40021000 	.word	0x40021000
 8009ec4:	04c4b400 	.word	0x04c4b400
 8009ec8:	0800db8c 	.word	0x0800db8c
 8009ecc:	20000000 	.word	0x20000000
 8009ed0:	20000004 	.word	0x20000004

08009ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009eda:	4b2c      	ldr	r3, [pc, #176]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	f003 030c 	and.w	r3, r3, #12
 8009ee2:	2b04      	cmp	r3, #4
 8009ee4:	d102      	bne.n	8009eec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009ee8:	613b      	str	r3, [r7, #16]
 8009eea:	e047      	b.n	8009f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009eec:	4b27      	ldr	r3, [pc, #156]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	f003 030c 	and.w	r3, r3, #12
 8009ef4:	2b08      	cmp	r3, #8
 8009ef6:	d102      	bne.n	8009efe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009ef8:	4b26      	ldr	r3, [pc, #152]	@ (8009f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009efa:	613b      	str	r3, [r7, #16]
 8009efc:	e03e      	b.n	8009f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009efe:	4b23      	ldr	r3, [pc, #140]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	f003 030c 	and.w	r3, r3, #12
 8009f06:	2b0c      	cmp	r3, #12
 8009f08:	d136      	bne.n	8009f78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009f0a:	4b20      	ldr	r3, [pc, #128]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	f003 0303 	and.w	r3, r3, #3
 8009f12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009f14:	4b1d      	ldr	r3, [pc, #116]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	091b      	lsrs	r3, r3, #4
 8009f1a:	f003 030f 	and.w	r3, r3, #15
 8009f1e:	3301      	adds	r3, #1
 8009f20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	d10c      	bne.n	8009f42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f28:	4a1a      	ldr	r2, [pc, #104]	@ (8009f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f30:	4a16      	ldr	r2, [pc, #88]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f32:	68d2      	ldr	r2, [r2, #12]
 8009f34:	0a12      	lsrs	r2, r2, #8
 8009f36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f3a:	fb02 f303 	mul.w	r3, r2, r3
 8009f3e:	617b      	str	r3, [r7, #20]
      break;
 8009f40:	e00c      	b.n	8009f5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f42:	4a13      	ldr	r2, [pc, #76]	@ (8009f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f4a:	4a10      	ldr	r2, [pc, #64]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f4c:	68d2      	ldr	r2, [r2, #12]
 8009f4e:	0a12      	lsrs	r2, r2, #8
 8009f50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f54:	fb02 f303 	mul.w	r3, r2, r3
 8009f58:	617b      	str	r3, [r7, #20]
      break;
 8009f5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	0e5b      	lsrs	r3, r3, #25
 8009f62:	f003 0303 	and.w	r3, r3, #3
 8009f66:	3301      	adds	r3, #1
 8009f68:	005b      	lsls	r3, r3, #1
 8009f6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009f6c:	697a      	ldr	r2, [r7, #20]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f74:	613b      	str	r3, [r7, #16]
 8009f76:	e001      	b.n	8009f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009f7c:	693b      	ldr	r3, [r7, #16]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	371c      	adds	r7, #28
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	40021000 	.word	0x40021000
 8009f90:	00f42400 	.word	0x00f42400
 8009f94:	007a1200 	.word	0x007a1200

08009f98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009f9c:	4b03      	ldr	r3, [pc, #12]	@ (8009fac <HAL_RCC_GetHCLKFreq+0x14>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	20000000 	.word	0x20000000

08009fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009fb4:	f7ff fff0 	bl	8009f98 <HAL_RCC_GetHCLKFreq>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	4b06      	ldr	r3, [pc, #24]	@ (8009fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	0a1b      	lsrs	r3, r3, #8
 8009fc0:	f003 0307 	and.w	r3, r3, #7
 8009fc4:	4904      	ldr	r1, [pc, #16]	@ (8009fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009fc6:	5ccb      	ldrb	r3, [r1, r3]
 8009fc8:	f003 031f 	and.w	r3, r3, #31
 8009fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	40021000 	.word	0x40021000
 8009fd8:	0800db9c 	.word	0x0800db9c

08009fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009fe0:	f7ff ffda 	bl	8009f98 <HAL_RCC_GetHCLKFreq>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	4b06      	ldr	r3, [pc, #24]	@ (800a000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	0adb      	lsrs	r3, r3, #11
 8009fec:	f003 0307 	and.w	r3, r3, #7
 8009ff0:	4904      	ldr	r1, [pc, #16]	@ (800a004 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009ff2:	5ccb      	ldrb	r3, [r1, r3]
 8009ff4:	f003 031f 	and.w	r3, r3, #31
 8009ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	40021000 	.word	0x40021000
 800a004:	0800db9c 	.word	0x0800db9c

0800a008 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a008:	b480      	push	{r7}
 800a00a:	b087      	sub	sp, #28
 800a00c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a00e:	4b1e      	ldr	r3, [pc, #120]	@ (800a088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a010:	68db      	ldr	r3, [r3, #12]
 800a012:	f003 0303 	and.w	r3, r3, #3
 800a016:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a018:	4b1b      	ldr	r3, [pc, #108]	@ (800a088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	091b      	lsrs	r3, r3, #4
 800a01e:	f003 030f 	and.w	r3, r3, #15
 800a022:	3301      	adds	r3, #1
 800a024:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	2b03      	cmp	r3, #3
 800a02a:	d10c      	bne.n	800a046 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a02c:	4a17      	ldr	r2, [pc, #92]	@ (800a08c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	fbb2 f3f3 	udiv	r3, r2, r3
 800a034:	4a14      	ldr	r2, [pc, #80]	@ (800a088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a036:	68d2      	ldr	r2, [r2, #12]
 800a038:	0a12      	lsrs	r2, r2, #8
 800a03a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a03e:	fb02 f303 	mul.w	r3, r2, r3
 800a042:	617b      	str	r3, [r7, #20]
    break;
 800a044:	e00c      	b.n	800a060 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a046:	4a12      	ldr	r2, [pc, #72]	@ (800a090 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a04e:	4a0e      	ldr	r2, [pc, #56]	@ (800a088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a050:	68d2      	ldr	r2, [r2, #12]
 800a052:	0a12      	lsrs	r2, r2, #8
 800a054:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a058:	fb02 f303 	mul.w	r3, r2, r3
 800a05c:	617b      	str	r3, [r7, #20]
    break;
 800a05e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a060:	4b09      	ldr	r3, [pc, #36]	@ (800a088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	0e5b      	lsrs	r3, r3, #25
 800a066:	f003 0303 	and.w	r3, r3, #3
 800a06a:	3301      	adds	r3, #1
 800a06c:	005b      	lsls	r3, r3, #1
 800a06e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	fbb2 f3f3 	udiv	r3, r2, r3
 800a078:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a07a:	687b      	ldr	r3, [r7, #4]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	371c      	adds	r7, #28
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr
 800a088:	40021000 	.word	0x40021000
 800a08c:	007a1200 	.word	0x007a1200
 800a090:	00f42400 	.word	0x00f42400

0800a094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a09c:	2300      	movs	r3, #0
 800a09e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	f000 8098 	beq.w	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a0b6:	4b43      	ldr	r3, [pc, #268]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d10d      	bne.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a0c2:	4b40      	ldr	r3, [pc, #256]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0c6:	4a3f      	ldr	r2, [pc, #252]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0cc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0ce:	4b3d      	ldr	r3, [pc, #244]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0d6:	60bb      	str	r3, [r7, #8]
 800a0d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a0de:	4b3a      	ldr	r3, [pc, #232]	@ (800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a39      	ldr	r2, [pc, #228]	@ (800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a0e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a0ea:	f7fb f9a7 	bl	800543c <HAL_GetTick>
 800a0ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a0f0:	e009      	b.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0f2:	f7fb f9a3 	bl	800543c <HAL_GetTick>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	1ad3      	subs	r3, r2, r3
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d902      	bls.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a100:	2303      	movs	r3, #3
 800a102:	74fb      	strb	r3, [r7, #19]
        break;
 800a104:	e005      	b.n	800a112 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a106:	4b30      	ldr	r3, [pc, #192]	@ (800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d0ef      	beq.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a112:	7cfb      	ldrb	r3, [r7, #19]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d159      	bne.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a118:	4b2a      	ldr	r3, [pc, #168]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a11e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a122:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d01e      	beq.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	429a      	cmp	r2, r3
 800a132:	d019      	beq.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a134:	4b23      	ldr	r3, [pc, #140]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a13a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a13e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a140:	4b20      	ldr	r3, [pc, #128]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a146:	4a1f      	ldr	r2, [pc, #124]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a14c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a150:	4b1c      	ldr	r3, [pc, #112]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a156:	4a1b      	ldr	r2, [pc, #108]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a15c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a160:	4a18      	ldr	r2, [pc, #96]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d016      	beq.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a172:	f7fb f963 	bl	800543c <HAL_GetTick>
 800a176:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a178:	e00b      	b.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a17a:	f7fb f95f 	bl	800543c <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a188:	4293      	cmp	r3, r2
 800a18a:	d902      	bls.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a18c:	2303      	movs	r3, #3
 800a18e:	74fb      	strb	r3, [r7, #19]
            break;
 800a190:	e006      	b.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a192:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a198:	f003 0302 	and.w	r3, r3, #2
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d0ec      	beq.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a1a0:	7cfb      	ldrb	r3, [r7, #19]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d10b      	bne.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a1a6:	4b07      	ldr	r3, [pc, #28]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b4:	4903      	ldr	r1, [pc, #12]	@ (800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a1bc:	e008      	b.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a1be:	7cfb      	ldrb	r3, [r7, #19]
 800a1c0:	74bb      	strb	r3, [r7, #18]
 800a1c2:	e005      	b.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a1c4:	40021000 	.word	0x40021000
 800a1c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1cc:	7cfb      	ldrb	r3, [r7, #19]
 800a1ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a1d0:	7c7b      	ldrb	r3, [r7, #17]
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d105      	bne.n	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a1d6:	4ba6      	ldr	r3, [pc, #664]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1da:	4aa5      	ldr	r2, [pc, #660]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0301 	and.w	r3, r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00a      	beq.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a1ee:	4ba0      	ldr	r3, [pc, #640]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1f4:	f023 0203 	bic.w	r2, r3, #3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	499c      	ldr	r1, [pc, #624]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1fe:	4313      	orrs	r3, r2
 800a200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 0302 	and.w	r3, r3, #2
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00a      	beq.n	800a226 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a210:	4b97      	ldr	r3, [pc, #604]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a216:	f023 020c 	bic.w	r2, r3, #12
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	4994      	ldr	r1, [pc, #592]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a220:	4313      	orrs	r3, r2
 800a222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f003 0304 	and.w	r3, r3, #4
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00a      	beq.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a232:	4b8f      	ldr	r3, [pc, #572]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a238:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	498b      	ldr	r1, [pc, #556]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a242:	4313      	orrs	r3, r2
 800a244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f003 0308 	and.w	r3, r3, #8
 800a250:	2b00      	cmp	r3, #0
 800a252:	d00a      	beq.n	800a26a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a254:	4b86      	ldr	r3, [pc, #536]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a25a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	691b      	ldr	r3, [r3, #16]
 800a262:	4983      	ldr	r1, [pc, #524]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a264:	4313      	orrs	r3, r2
 800a266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f003 0320 	and.w	r3, r3, #32
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00a      	beq.n	800a28c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a276:	4b7e      	ldr	r3, [pc, #504]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a27c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	695b      	ldr	r3, [r3, #20]
 800a284:	497a      	ldr	r1, [pc, #488]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a286:	4313      	orrs	r3, r2
 800a288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00a      	beq.n	800a2ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a298:	4b75      	ldr	r3, [pc, #468]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a29e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	699b      	ldr	r3, [r3, #24]
 800a2a6:	4972      	ldr	r1, [pc, #456]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d00a      	beq.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a2ba:	4b6d      	ldr	r3, [pc, #436]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	69db      	ldr	r3, [r3, #28]
 800a2c8:	4969      	ldr	r1, [pc, #420]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d00a      	beq.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a2dc:	4b64      	ldr	r3, [pc, #400]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	4961      	ldr	r1, [pc, #388]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00a      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a2fe:	4b5c      	ldr	r3, [pc, #368]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a304:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a30c:	4958      	ldr	r1, [pc, #352]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a30e:	4313      	orrs	r3, r2
 800a310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d015      	beq.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a320:	4b53      	ldr	r3, [pc, #332]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a32e:	4950      	ldr	r1, [pc, #320]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a330:	4313      	orrs	r3, r2
 800a332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a33a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a33e:	d105      	bne.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a340:	4b4b      	ldr	r3, [pc, #300]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a342:	68db      	ldr	r3, [r3, #12]
 800a344:	4a4a      	ldr	r2, [pc, #296]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a34a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a354:	2b00      	cmp	r3, #0
 800a356:	d015      	beq.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a358:	4b45      	ldr	r3, [pc, #276]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a35a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a35e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a366:	4942      	ldr	r1, [pc, #264]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a368:	4313      	orrs	r3, r2
 800a36a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a372:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a376:	d105      	bne.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a378:	4b3d      	ldr	r3, [pc, #244]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	4a3c      	ldr	r2, [pc, #240]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a37e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a382:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d015      	beq.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a390:	4b37      	ldr	r3, [pc, #220]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a396:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a39e:	4934      	ldr	r1, [pc, #208]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a3ae:	d105      	bne.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3b0:	4b2f      	ldr	r3, [pc, #188]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3b2:	68db      	ldr	r3, [r3, #12]
 800a3b4:	4a2e      	ldr	r2, [pc, #184]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d015      	beq.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a3c8:	4b29      	ldr	r3, [pc, #164]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3d6:	4926      	ldr	r1, [pc, #152]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3e6:	d105      	bne.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3e8:	4b21      	ldr	r3, [pc, #132]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	4a20      	ldr	r2, [pc, #128]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d015      	beq.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a400:	4b1b      	ldr	r3, [pc, #108]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a406:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a40e:	4918      	ldr	r1, [pc, #96]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a410:	4313      	orrs	r3, r2
 800a412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a41a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a41e:	d105      	bne.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a420:	4b13      	ldr	r3, [pc, #76]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	4a12      	ldr	r2, [pc, #72]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a42a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a434:	2b00      	cmp	r3, #0
 800a436:	d015      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a438:	4b0d      	ldr	r3, [pc, #52]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a43e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a446:	490a      	ldr	r1, [pc, #40]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a448:	4313      	orrs	r3, r2
 800a44a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a452:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a456:	d105      	bne.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a458:	4b05      	ldr	r3, [pc, #20]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	4a04      	ldr	r2, [pc, #16]	@ (800a470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a45e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a462:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a464:	7cbb      	ldrb	r3, [r7, #18]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3718      	adds	r7, #24
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	40021000 	.word	0x40021000

0800a474 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b082      	sub	sp, #8
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d101      	bne.n	800a486 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	e049      	b.n	800a51a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d106      	bne.n	800a4a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7f9 fe52 	bl	8004144 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2202      	movs	r2, #2
 800a4a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	3304      	adds	r3, #4
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	4610      	mov	r0, r2
 800a4b4:	f001 f828 	bl	800b508 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2201      	movs	r2, #1
 800a4dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a518:	2300      	movs	r3, #0
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3708      	adds	r7, #8
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
	...

0800a524 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2b01      	cmp	r3, #1
 800a536:	d001      	beq.n	800a53c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a538:	2301      	movs	r3, #1
 800a53a:	e042      	b.n	800a5c2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2202      	movs	r2, #2
 800a540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a21      	ldr	r2, [pc, #132]	@ (800a5d0 <HAL_TIM_Base_Start+0xac>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d018      	beq.n	800a580 <HAL_TIM_Base_Start+0x5c>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a556:	d013      	beq.n	800a580 <HAL_TIM_Base_Start+0x5c>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a1d      	ldr	r2, [pc, #116]	@ (800a5d4 <HAL_TIM_Base_Start+0xb0>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d00e      	beq.n	800a580 <HAL_TIM_Base_Start+0x5c>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a1c      	ldr	r2, [pc, #112]	@ (800a5d8 <HAL_TIM_Base_Start+0xb4>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d009      	beq.n	800a580 <HAL_TIM_Base_Start+0x5c>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a1a      	ldr	r2, [pc, #104]	@ (800a5dc <HAL_TIM_Base_Start+0xb8>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d004      	beq.n	800a580 <HAL_TIM_Base_Start+0x5c>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a19      	ldr	r2, [pc, #100]	@ (800a5e0 <HAL_TIM_Base_Start+0xbc>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d115      	bne.n	800a5ac <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	689a      	ldr	r2, [r3, #8]
 800a586:	4b17      	ldr	r3, [pc, #92]	@ (800a5e4 <HAL_TIM_Base_Start+0xc0>)
 800a588:	4013      	ands	r3, r2
 800a58a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2b06      	cmp	r3, #6
 800a590:	d015      	beq.n	800a5be <HAL_TIM_Base_Start+0x9a>
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a598:	d011      	beq.n	800a5be <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f042 0201 	orr.w	r2, r2, #1
 800a5a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5aa:	e008      	b.n	800a5be <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f042 0201 	orr.w	r2, r2, #1
 800a5ba:	601a      	str	r2, [r3, #0]
 800a5bc:	e000      	b.n	800a5c0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3714      	adds	r7, #20
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5cc:	4770      	bx	lr
 800a5ce:	bf00      	nop
 800a5d0:	40012c00 	.word	0x40012c00
 800a5d4:	40000400 	.word	0x40000400
 800a5d8:	40000800 	.word	0x40000800
 800a5dc:	40013400 	.word	0x40013400
 800a5e0:	40014000 	.word	0x40014000
 800a5e4:	00010007 	.word	0x00010007

0800a5e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b085      	sub	sp, #20
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d001      	beq.n	800a600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e04a      	b.n	800a696 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2202      	movs	r2, #2
 800a604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68da      	ldr	r2, [r3, #12]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f042 0201 	orr.w	r2, r2, #1
 800a616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a21      	ldr	r2, [pc, #132]	@ (800a6a4 <HAL_TIM_Base_Start_IT+0xbc>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d018      	beq.n	800a654 <HAL_TIM_Base_Start_IT+0x6c>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a62a:	d013      	beq.n	800a654 <HAL_TIM_Base_Start_IT+0x6c>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a1d      	ldr	r2, [pc, #116]	@ (800a6a8 <HAL_TIM_Base_Start_IT+0xc0>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d00e      	beq.n	800a654 <HAL_TIM_Base_Start_IT+0x6c>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a1c      	ldr	r2, [pc, #112]	@ (800a6ac <HAL_TIM_Base_Start_IT+0xc4>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d009      	beq.n	800a654 <HAL_TIM_Base_Start_IT+0x6c>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a1a      	ldr	r2, [pc, #104]	@ (800a6b0 <HAL_TIM_Base_Start_IT+0xc8>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d004      	beq.n	800a654 <HAL_TIM_Base_Start_IT+0x6c>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4a19      	ldr	r2, [pc, #100]	@ (800a6b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d115      	bne.n	800a680 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689a      	ldr	r2, [r3, #8]
 800a65a:	4b17      	ldr	r3, [pc, #92]	@ (800a6b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a65c:	4013      	ands	r3, r2
 800a65e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	2b06      	cmp	r3, #6
 800a664:	d015      	beq.n	800a692 <HAL_TIM_Base_Start_IT+0xaa>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a66c:	d011      	beq.n	800a692 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f042 0201 	orr.w	r2, r2, #1
 800a67c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a67e:	e008      	b.n	800a692 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f042 0201 	orr.w	r2, r2, #1
 800a68e:	601a      	str	r2, [r3, #0]
 800a690:	e000      	b.n	800a694 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a692:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	40012c00 	.word	0x40012c00
 800a6a8:	40000400 	.word	0x40000400
 800a6ac:	40000800 	.word	0x40000800
 800a6b0:	40013400 	.word	0x40013400
 800a6b4:	40014000 	.word	0x40014000
 800a6b8:	00010007 	.word	0x00010007

0800a6bc <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d109      	bne.n	800a6e0 <HAL_TIM_OC_Start+0x24>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	bf14      	ite	ne
 800a6d8:	2301      	movne	r3, #1
 800a6da:	2300      	moveq	r3, #0
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	e03c      	b.n	800a75a <HAL_TIM_OC_Start+0x9e>
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	2b04      	cmp	r3, #4
 800a6e4:	d109      	bne.n	800a6fa <HAL_TIM_OC_Start+0x3e>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	bf14      	ite	ne
 800a6f2:	2301      	movne	r3, #1
 800a6f4:	2300      	moveq	r3, #0
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	e02f      	b.n	800a75a <HAL_TIM_OC_Start+0x9e>
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b08      	cmp	r3, #8
 800a6fe:	d109      	bne.n	800a714 <HAL_TIM_OC_Start+0x58>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b01      	cmp	r3, #1
 800a70a:	bf14      	ite	ne
 800a70c:	2301      	movne	r3, #1
 800a70e:	2300      	moveq	r3, #0
 800a710:	b2db      	uxtb	r3, r3
 800a712:	e022      	b.n	800a75a <HAL_TIM_OC_Start+0x9e>
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2b0c      	cmp	r3, #12
 800a718:	d109      	bne.n	800a72e <HAL_TIM_OC_Start+0x72>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a720:	b2db      	uxtb	r3, r3
 800a722:	2b01      	cmp	r3, #1
 800a724:	bf14      	ite	ne
 800a726:	2301      	movne	r3, #1
 800a728:	2300      	moveq	r3, #0
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	e015      	b.n	800a75a <HAL_TIM_OC_Start+0x9e>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	2b10      	cmp	r3, #16
 800a732:	d109      	bne.n	800a748 <HAL_TIM_OC_Start+0x8c>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	bf14      	ite	ne
 800a740:	2301      	movne	r3, #1
 800a742:	2300      	moveq	r3, #0
 800a744:	b2db      	uxtb	r3, r3
 800a746:	e008      	b.n	800a75a <HAL_TIM_OC_Start+0x9e>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a74e:	b2db      	uxtb	r3, r3
 800a750:	2b01      	cmp	r3, #1
 800a752:	bf14      	ite	ne
 800a754:	2301      	movne	r3, #1
 800a756:	2300      	moveq	r3, #0
 800a758:	b2db      	uxtb	r3, r3
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d001      	beq.n	800a762 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800a75e:	2301      	movs	r3, #1
 800a760:	e097      	b.n	800a892 <HAL_TIM_OC_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d104      	bne.n	800a772 <HAL_TIM_OC_Start+0xb6>
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2202      	movs	r2, #2
 800a76c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a770:	e023      	b.n	800a7ba <HAL_TIM_OC_Start+0xfe>
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	2b04      	cmp	r3, #4
 800a776:	d104      	bne.n	800a782 <HAL_TIM_OC_Start+0xc6>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2202      	movs	r2, #2
 800a77c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a780:	e01b      	b.n	800a7ba <HAL_TIM_OC_Start+0xfe>
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	2b08      	cmp	r3, #8
 800a786:	d104      	bne.n	800a792 <HAL_TIM_OC_Start+0xd6>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2202      	movs	r2, #2
 800a78c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a790:	e013      	b.n	800a7ba <HAL_TIM_OC_Start+0xfe>
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b0c      	cmp	r3, #12
 800a796:	d104      	bne.n	800a7a2 <HAL_TIM_OC_Start+0xe6>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2202      	movs	r2, #2
 800a79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a7a0:	e00b      	b.n	800a7ba <HAL_TIM_OC_Start+0xfe>
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b10      	cmp	r3, #16
 800a7a6:	d104      	bne.n	800a7b2 <HAL_TIM_OC_Start+0xf6>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2202      	movs	r2, #2
 800a7ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7b0:	e003      	b.n	800a7ba <HAL_TIM_OC_Start+0xfe>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2202      	movs	r2, #2
 800a7b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2201      	movs	r2, #1
 800a7c0:	6839      	ldr	r1, [r7, #0]
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	f001 face 	bl	800bd64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a33      	ldr	r2, [pc, #204]	@ (800a89c <HAL_TIM_OC_Start+0x1e0>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d013      	beq.n	800a7fa <HAL_TIM_OC_Start+0x13e>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4a32      	ldr	r2, [pc, #200]	@ (800a8a0 <HAL_TIM_OC_Start+0x1e4>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d00e      	beq.n	800a7fa <HAL_TIM_OC_Start+0x13e>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a30      	ldr	r2, [pc, #192]	@ (800a8a4 <HAL_TIM_OC_Start+0x1e8>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d009      	beq.n	800a7fa <HAL_TIM_OC_Start+0x13e>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	4a2f      	ldr	r2, [pc, #188]	@ (800a8a8 <HAL_TIM_OC_Start+0x1ec>)
 800a7ec:	4293      	cmp	r3, r2
 800a7ee:	d004      	beq.n	800a7fa <HAL_TIM_OC_Start+0x13e>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4a2d      	ldr	r2, [pc, #180]	@ (800a8ac <HAL_TIM_OC_Start+0x1f0>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d101      	bne.n	800a7fe <HAL_TIM_OC_Start+0x142>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e000      	b.n	800a800 <HAL_TIM_OC_Start+0x144>
 800a7fe:	2300      	movs	r3, #0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d007      	beq.n	800a814 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a812:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a20      	ldr	r2, [pc, #128]	@ (800a89c <HAL_TIM_OC_Start+0x1e0>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d018      	beq.n	800a850 <HAL_TIM_OC_Start+0x194>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a826:	d013      	beq.n	800a850 <HAL_TIM_OC_Start+0x194>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a20      	ldr	r2, [pc, #128]	@ (800a8b0 <HAL_TIM_OC_Start+0x1f4>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	d00e      	beq.n	800a850 <HAL_TIM_OC_Start+0x194>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a1f      	ldr	r2, [pc, #124]	@ (800a8b4 <HAL_TIM_OC_Start+0x1f8>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d009      	beq.n	800a850 <HAL_TIM_OC_Start+0x194>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a17      	ldr	r2, [pc, #92]	@ (800a8a0 <HAL_TIM_OC_Start+0x1e4>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d004      	beq.n	800a850 <HAL_TIM_OC_Start+0x194>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4a16      	ldr	r2, [pc, #88]	@ (800a8a4 <HAL_TIM_OC_Start+0x1e8>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d115      	bne.n	800a87c <HAL_TIM_OC_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	689a      	ldr	r2, [r3, #8]
 800a856:	4b18      	ldr	r3, [pc, #96]	@ (800a8b8 <HAL_TIM_OC_Start+0x1fc>)
 800a858:	4013      	ands	r3, r2
 800a85a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2b06      	cmp	r3, #6
 800a860:	d015      	beq.n	800a88e <HAL_TIM_OC_Start+0x1d2>
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a868:	d011      	beq.n	800a88e <HAL_TIM_OC_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f042 0201 	orr.w	r2, r2, #1
 800a878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a87a:	e008      	b.n	800a88e <HAL_TIM_OC_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	681a      	ldr	r2, [r3, #0]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f042 0201 	orr.w	r2, r2, #1
 800a88a:	601a      	str	r2, [r3, #0]
 800a88c:	e000      	b.n	800a890 <HAL_TIM_OC_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a88e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3710      	adds	r7, #16
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	40012c00 	.word	0x40012c00
 800a8a0:	40013400 	.word	0x40013400
 800a8a4:	40014000 	.word	0x40014000
 800a8a8:	40014400 	.word	0x40014400
 800a8ac:	40014800 	.word	0x40014800
 800a8b0:	40000400 	.word	0x40000400
 800a8b4:	40000800 	.word	0x40000800
 800a8b8:	00010007 	.word	0x00010007

0800a8bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d101      	bne.n	800a8ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	e049      	b.n	800a962 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d106      	bne.n	800a8e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 f841 	bl	800a96a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2202      	movs	r2, #2
 800a8ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681a      	ldr	r2, [r3, #0]
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3304      	adds	r3, #4
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	4610      	mov	r0, r2
 800a8fc:	f000 fe04 	bl	800b508 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2201      	movs	r2, #1
 800a904:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2201      	movs	r2, #1
 800a91c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2201      	movs	r2, #1
 800a92c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2201      	movs	r2, #1
 800a934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2201      	movs	r2, #1
 800a95c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3708      	adds	r7, #8
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}

0800a96a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a96a:	b480      	push	{r7}
 800a96c:	b083      	sub	sp, #12
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a972:	bf00      	nop
 800a974:	370c      	adds	r7, #12
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
	...

0800a980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d109      	bne.n	800a9a4 <HAL_TIM_PWM_Start+0x24>
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a996:	b2db      	uxtb	r3, r3
 800a998:	2b01      	cmp	r3, #1
 800a99a:	bf14      	ite	ne
 800a99c:	2301      	movne	r3, #1
 800a99e:	2300      	moveq	r3, #0
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	e03c      	b.n	800aa1e <HAL_TIM_PWM_Start+0x9e>
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	2b04      	cmp	r3, #4
 800a9a8:	d109      	bne.n	800a9be <HAL_TIM_PWM_Start+0x3e>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	bf14      	ite	ne
 800a9b6:	2301      	movne	r3, #1
 800a9b8:	2300      	moveq	r3, #0
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	e02f      	b.n	800aa1e <HAL_TIM_PWM_Start+0x9e>
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	2b08      	cmp	r3, #8
 800a9c2:	d109      	bne.n	800a9d8 <HAL_TIM_PWM_Start+0x58>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	bf14      	ite	ne
 800a9d0:	2301      	movne	r3, #1
 800a9d2:	2300      	moveq	r3, #0
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	e022      	b.n	800aa1e <HAL_TIM_PWM_Start+0x9e>
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	2b0c      	cmp	r3, #12
 800a9dc:	d109      	bne.n	800a9f2 <HAL_TIM_PWM_Start+0x72>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	bf14      	ite	ne
 800a9ea:	2301      	movne	r3, #1
 800a9ec:	2300      	moveq	r3, #0
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	e015      	b.n	800aa1e <HAL_TIM_PWM_Start+0x9e>
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	2b10      	cmp	r3, #16
 800a9f6:	d109      	bne.n	800aa0c <HAL_TIM_PWM_Start+0x8c>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	bf14      	ite	ne
 800aa04:	2301      	movne	r3, #1
 800aa06:	2300      	moveq	r3, #0
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	e008      	b.n	800aa1e <HAL_TIM_PWM_Start+0x9e>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	bf14      	ite	ne
 800aa18:	2301      	movne	r3, #1
 800aa1a:	2300      	moveq	r3, #0
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d001      	beq.n	800aa26 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	e097      	b.n	800ab56 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d104      	bne.n	800aa36 <HAL_TIM_PWM_Start+0xb6>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2202      	movs	r2, #2
 800aa30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa34:	e023      	b.n	800aa7e <HAL_TIM_PWM_Start+0xfe>
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	2b04      	cmp	r3, #4
 800aa3a:	d104      	bne.n	800aa46 <HAL_TIM_PWM_Start+0xc6>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2202      	movs	r2, #2
 800aa40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa44:	e01b      	b.n	800aa7e <HAL_TIM_PWM_Start+0xfe>
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b08      	cmp	r3, #8
 800aa4a:	d104      	bne.n	800aa56 <HAL_TIM_PWM_Start+0xd6>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa54:	e013      	b.n	800aa7e <HAL_TIM_PWM_Start+0xfe>
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b0c      	cmp	r3, #12
 800aa5a:	d104      	bne.n	800aa66 <HAL_TIM_PWM_Start+0xe6>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2202      	movs	r2, #2
 800aa60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa64:	e00b      	b.n	800aa7e <HAL_TIM_PWM_Start+0xfe>
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	2b10      	cmp	r3, #16
 800aa6a:	d104      	bne.n	800aa76 <HAL_TIM_PWM_Start+0xf6>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2202      	movs	r2, #2
 800aa70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa74:	e003      	b.n	800aa7e <HAL_TIM_PWM_Start+0xfe>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2202      	movs	r2, #2
 800aa7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2201      	movs	r2, #1
 800aa84:	6839      	ldr	r1, [r7, #0]
 800aa86:	4618      	mov	r0, r3
 800aa88:	f001 f96c 	bl	800bd64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a33      	ldr	r2, [pc, #204]	@ (800ab60 <HAL_TIM_PWM_Start+0x1e0>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d013      	beq.n	800aabe <HAL_TIM_PWM_Start+0x13e>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a32      	ldr	r2, [pc, #200]	@ (800ab64 <HAL_TIM_PWM_Start+0x1e4>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d00e      	beq.n	800aabe <HAL_TIM_PWM_Start+0x13e>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a30      	ldr	r2, [pc, #192]	@ (800ab68 <HAL_TIM_PWM_Start+0x1e8>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d009      	beq.n	800aabe <HAL_TIM_PWM_Start+0x13e>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a2f      	ldr	r2, [pc, #188]	@ (800ab6c <HAL_TIM_PWM_Start+0x1ec>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d004      	beq.n	800aabe <HAL_TIM_PWM_Start+0x13e>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a2d      	ldr	r2, [pc, #180]	@ (800ab70 <HAL_TIM_PWM_Start+0x1f0>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d101      	bne.n	800aac2 <HAL_TIM_PWM_Start+0x142>
 800aabe:	2301      	movs	r3, #1
 800aac0:	e000      	b.n	800aac4 <HAL_TIM_PWM_Start+0x144>
 800aac2:	2300      	movs	r3, #0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d007      	beq.n	800aad8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aad6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a20      	ldr	r2, [pc, #128]	@ (800ab60 <HAL_TIM_PWM_Start+0x1e0>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d018      	beq.n	800ab14 <HAL_TIM_PWM_Start+0x194>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaea:	d013      	beq.n	800ab14 <HAL_TIM_PWM_Start+0x194>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a20      	ldr	r2, [pc, #128]	@ (800ab74 <HAL_TIM_PWM_Start+0x1f4>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d00e      	beq.n	800ab14 <HAL_TIM_PWM_Start+0x194>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a1f      	ldr	r2, [pc, #124]	@ (800ab78 <HAL_TIM_PWM_Start+0x1f8>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d009      	beq.n	800ab14 <HAL_TIM_PWM_Start+0x194>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a17      	ldr	r2, [pc, #92]	@ (800ab64 <HAL_TIM_PWM_Start+0x1e4>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d004      	beq.n	800ab14 <HAL_TIM_PWM_Start+0x194>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a16      	ldr	r2, [pc, #88]	@ (800ab68 <HAL_TIM_PWM_Start+0x1e8>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d115      	bne.n	800ab40 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	689a      	ldr	r2, [r3, #8]
 800ab1a:	4b18      	ldr	r3, [pc, #96]	@ (800ab7c <HAL_TIM_PWM_Start+0x1fc>)
 800ab1c:	4013      	ands	r3, r2
 800ab1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2b06      	cmp	r3, #6
 800ab24:	d015      	beq.n	800ab52 <HAL_TIM_PWM_Start+0x1d2>
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab2c:	d011      	beq.n	800ab52 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f042 0201 	orr.w	r2, r2, #1
 800ab3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab3e:	e008      	b.n	800ab52 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f042 0201 	orr.w	r2, r2, #1
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	e000      	b.n	800ab54 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3710      	adds	r7, #16
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	40012c00 	.word	0x40012c00
 800ab64:	40013400 	.word	0x40013400
 800ab68:	40014000 	.word	0x40014000
 800ab6c:	40014400 	.word	0x40014400
 800ab70:	40014800 	.word	0x40014800
 800ab74:	40000400 	.word	0x40000400
 800ab78:	40000800 	.word	0x40000800
 800ab7c:	00010007 	.word	0x00010007

0800ab80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b086      	sub	sp, #24
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
 800ab88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d101      	bne.n	800ab94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e097      	b.n	800acc4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d106      	bne.n	800abae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7f9 fafd 	bl	80041a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2202      	movs	r2, #2
 800abb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	6812      	ldr	r2, [r2, #0]
 800abc0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800abc4:	f023 0307 	bic.w	r3, r3, #7
 800abc8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	4610      	mov	r0, r2
 800abd6:	f000 fc97 	bl	800b508 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	6a1b      	ldr	r3, [r3, #32]
 800abf0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	697a      	ldr	r2, [r7, #20]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac02:	f023 0303 	bic.w	r3, r3, #3
 800ac06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	689a      	ldr	r2, [r3, #8]
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	699b      	ldr	r3, [r3, #24]
 800ac10:	021b      	lsls	r3, r3, #8
 800ac12:	4313      	orrs	r3, r2
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	4313      	orrs	r3, r2
 800ac18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ac20:	f023 030c 	bic.w	r3, r3, #12
 800ac24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ac2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	69db      	ldr	r3, [r3, #28]
 800ac3a:	021b      	lsls	r3, r3, #8
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	693a      	ldr	r2, [r7, #16]
 800ac40:	4313      	orrs	r3, r2
 800ac42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	691b      	ldr	r3, [r3, #16]
 800ac48:	011a      	lsls	r2, r3, #4
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	6a1b      	ldr	r3, [r3, #32]
 800ac4e:	031b      	lsls	r3, r3, #12
 800ac50:	4313      	orrs	r3, r2
 800ac52:	693a      	ldr	r2, [r7, #16]
 800ac54:	4313      	orrs	r3, r2
 800ac56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ac5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ac66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	695b      	ldr	r3, [r3, #20]
 800ac70:	011b      	lsls	r3, r3, #4
 800ac72:	4313      	orrs	r3, r2
 800ac74:	68fa      	ldr	r2, [r7, #12]
 800ac76:	4313      	orrs	r3, r2
 800ac78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2201      	movs	r2, #1
 800ac96:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2201      	movs	r2, #1
 800aca6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2201      	movs	r2, #1
 800acae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2201      	movs	r2, #1
 800acb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2201      	movs	r2, #1
 800acbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3718      	adds	r7, #24
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
 800acd4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800acdc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ace4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acf4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d110      	bne.n	800ad1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800acfc:	7bfb      	ldrb	r3, [r7, #15]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d102      	bne.n	800ad08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad02:	7b7b      	ldrb	r3, [r7, #13]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d001      	beq.n	800ad0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e069      	b.n	800ade0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2202      	movs	r2, #2
 800ad10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2202      	movs	r2, #2
 800ad18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad1c:	e031      	b.n	800ad82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	2b04      	cmp	r3, #4
 800ad22:	d110      	bne.n	800ad46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad24:	7bbb      	ldrb	r3, [r7, #14]
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d102      	bne.n	800ad30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad2a:	7b3b      	ldrb	r3, [r7, #12]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d001      	beq.n	800ad34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	e055      	b.n	800ade0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2202      	movs	r2, #2
 800ad38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2202      	movs	r2, #2
 800ad40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad44:	e01d      	b.n	800ad82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad46:	7bfb      	ldrb	r3, [r7, #15]
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d108      	bne.n	800ad5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad4c:	7bbb      	ldrb	r3, [r7, #14]
 800ad4e:	2b01      	cmp	r3, #1
 800ad50:	d105      	bne.n	800ad5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad52:	7b7b      	ldrb	r3, [r7, #13]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d102      	bne.n	800ad5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad58:	7b3b      	ldrb	r3, [r7, #12]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d001      	beq.n	800ad62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ad5e:	2301      	movs	r3, #1
 800ad60:	e03e      	b.n	800ade0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2202      	movs	r2, #2
 800ad66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2202      	movs	r2, #2
 800ad6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2202      	movs	r2, #2
 800ad76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2202      	movs	r2, #2
 800ad7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d003      	beq.n	800ad90 <HAL_TIM_Encoder_Start+0xc4>
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	2b04      	cmp	r3, #4
 800ad8c:	d008      	beq.n	800ada0 <HAL_TIM_Encoder_Start+0xd4>
 800ad8e:	e00f      	b.n	800adb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2201      	movs	r2, #1
 800ad96:	2100      	movs	r1, #0
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f000 ffe3 	bl	800bd64 <TIM_CCxChannelCmd>
      break;
 800ad9e:	e016      	b.n	800adce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	2201      	movs	r2, #1
 800ada6:	2104      	movs	r1, #4
 800ada8:	4618      	mov	r0, r3
 800adaa:	f000 ffdb 	bl	800bd64 <TIM_CCxChannelCmd>
      break;
 800adae:	e00e      	b.n	800adce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2201      	movs	r2, #1
 800adb6:	2100      	movs	r1, #0
 800adb8:	4618      	mov	r0, r3
 800adba:	f000 ffd3 	bl	800bd64 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2201      	movs	r2, #1
 800adc4:	2104      	movs	r1, #4
 800adc6:	4618      	mov	r0, r3
 800adc8:	f000 ffcc 	bl	800bd64 <TIM_CCxChannelCmd>
      break;
 800adcc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f042 0201 	orr.w	r2, r2, #1
 800addc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800adde:	2300      	movs	r3, #0
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	f003 0302 	and.w	r3, r3, #2
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d020      	beq.n	800ae4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	f003 0302 	and.w	r3, r3, #2
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d01b      	beq.n	800ae4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f06f 0202 	mvn.w	r2, #2
 800ae1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2201      	movs	r2, #1
 800ae22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	699b      	ldr	r3, [r3, #24]
 800ae2a:	f003 0303 	and.w	r3, r3, #3
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d003      	beq.n	800ae3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fb4a 	bl	800b4cc <HAL_TIM_IC_CaptureCallback>
 800ae38:	e005      	b.n	800ae46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 fb3c 	bl	800b4b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 fb4d 	bl	800b4e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2200      	movs	r2, #0
 800ae4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	f003 0304 	and.w	r3, r3, #4
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d020      	beq.n	800ae98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f003 0304 	and.w	r3, r3, #4
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d01b      	beq.n	800ae98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f06f 0204 	mvn.w	r2, #4
 800ae68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2202      	movs	r2, #2
 800ae6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d003      	beq.n	800ae86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f000 fb24 	bl	800b4cc <HAL_TIM_IC_CaptureCallback>
 800ae84:	e005      	b.n	800ae92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fb16 	bl	800b4b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f000 fb27 	bl	800b4e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	f003 0308 	and.w	r3, r3, #8
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d020      	beq.n	800aee4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	f003 0308 	and.w	r3, r3, #8
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d01b      	beq.n	800aee4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f06f 0208 	mvn.w	r2, #8
 800aeb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2204      	movs	r2, #4
 800aeba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	69db      	ldr	r3, [r3, #28]
 800aec2:	f003 0303 	and.w	r3, r3, #3
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d003      	beq.n	800aed2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f000 fafe 	bl	800b4cc <HAL_TIM_IC_CaptureCallback>
 800aed0:	e005      	b.n	800aede <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 faf0 	bl	800b4b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 fb01 	bl	800b4e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	f003 0310 	and.w	r3, r3, #16
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d020      	beq.n	800af30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	f003 0310 	and.w	r3, r3, #16
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d01b      	beq.n	800af30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f06f 0210 	mvn.w	r2, #16
 800af00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2208      	movs	r2, #8
 800af06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	69db      	ldr	r3, [r3, #28]
 800af0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af12:	2b00      	cmp	r3, #0
 800af14:	d003      	beq.n	800af1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 fad8 	bl	800b4cc <HAL_TIM_IC_CaptureCallback>
 800af1c:	e005      	b.n	800af2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 faca 	bl	800b4b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fadb 	bl	800b4e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2200      	movs	r2, #0
 800af2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	f003 0301 	and.w	r3, r3, #1
 800af36:	2b00      	cmp	r3, #0
 800af38:	d00c      	beq.n	800af54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f003 0301 	and.w	r3, r3, #1
 800af40:	2b00      	cmp	r3, #0
 800af42:	d007      	beq.n	800af54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f06f 0201 	mvn.w	r2, #1
 800af4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 faa8 	bl	800b4a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d104      	bne.n	800af68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af64:	2b00      	cmp	r3, #0
 800af66:	d00c      	beq.n	800af82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d007      	beq.n	800af82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800af7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f001 f8e3 	bl	800c148 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00c      	beq.n	800afa6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af92:	2b00      	cmp	r3, #0
 800af94:	d007      	beq.n	800afa6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800af9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f001 f8db 	bl	800c15c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00c      	beq.n	800afca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d007      	beq.n	800afca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800afc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 fa95 	bl	800b4f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	f003 0320 	and.w	r3, r3, #32
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d00c      	beq.n	800afee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f003 0320 	and.w	r3, r3, #32
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d007      	beq.n	800afee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f06f 0220 	mvn.w	r2, #32
 800afe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f001 f8a3 	bl	800c134 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d00c      	beq.n	800b012 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800affe:	2b00      	cmp	r3, #0
 800b000:	d007      	beq.n	800b012 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b00a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f001 f8af 	bl	800c170 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d00c      	beq.n	800b036 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b022:	2b00      	cmp	r3, #0
 800b024:	d007      	beq.n	800b036 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b02e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f001 f8a7 	bl	800c184 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d00c      	beq.n	800b05a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b046:	2b00      	cmp	r3, #0
 800b048:	d007      	beq.n	800b05a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f001 f89f 	bl	800c198 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b060:	2b00      	cmp	r3, #0
 800b062:	d00c      	beq.n	800b07e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d007      	beq.n	800b07e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f001 f897 	bl	800c1ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b07e:	bf00      	nop
 800b080:	3710      	adds	r7, #16
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
	...

0800b088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b094:	2300      	movs	r3, #0
 800b096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d101      	bne.n	800b0a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e0ff      	b.n	800b2a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2b14      	cmp	r3, #20
 800b0b2:	f200 80f0 	bhi.w	800b296 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b0bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0bc:	0800b111 	.word	0x0800b111
 800b0c0:	0800b297 	.word	0x0800b297
 800b0c4:	0800b297 	.word	0x0800b297
 800b0c8:	0800b297 	.word	0x0800b297
 800b0cc:	0800b151 	.word	0x0800b151
 800b0d0:	0800b297 	.word	0x0800b297
 800b0d4:	0800b297 	.word	0x0800b297
 800b0d8:	0800b297 	.word	0x0800b297
 800b0dc:	0800b193 	.word	0x0800b193
 800b0e0:	0800b297 	.word	0x0800b297
 800b0e4:	0800b297 	.word	0x0800b297
 800b0e8:	0800b297 	.word	0x0800b297
 800b0ec:	0800b1d3 	.word	0x0800b1d3
 800b0f0:	0800b297 	.word	0x0800b297
 800b0f4:	0800b297 	.word	0x0800b297
 800b0f8:	0800b297 	.word	0x0800b297
 800b0fc:	0800b215 	.word	0x0800b215
 800b100:	0800b297 	.word	0x0800b297
 800b104:	0800b297 	.word	0x0800b297
 800b108:	0800b297 	.word	0x0800b297
 800b10c:	0800b255 	.word	0x0800b255
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	68b9      	ldr	r1, [r7, #8]
 800b116:	4618      	mov	r0, r3
 800b118:	f000 fa92 	bl	800b640 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	699a      	ldr	r2, [r3, #24]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f042 0208 	orr.w	r2, r2, #8
 800b12a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	699a      	ldr	r2, [r3, #24]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f022 0204 	bic.w	r2, r2, #4
 800b13a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	6999      	ldr	r1, [r3, #24]
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	691a      	ldr	r2, [r3, #16]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	430a      	orrs	r2, r1
 800b14c:	619a      	str	r2, [r3, #24]
      break;
 800b14e:	e0a5      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	68b9      	ldr	r1, [r7, #8]
 800b156:	4618      	mov	r0, r3
 800b158:	f000 fb02 	bl	800b760 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	699a      	ldr	r2, [r3, #24]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b16a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	699a      	ldr	r2, [r3, #24]
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b17a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	6999      	ldr	r1, [r3, #24]
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	691b      	ldr	r3, [r3, #16]
 800b186:	021a      	lsls	r2, r3, #8
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	430a      	orrs	r2, r1
 800b18e:	619a      	str	r2, [r3, #24]
      break;
 800b190:	e084      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	68b9      	ldr	r1, [r7, #8]
 800b198:	4618      	mov	r0, r3
 800b19a:	f000 fb6b 	bl	800b874 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	69da      	ldr	r2, [r3, #28]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f042 0208 	orr.w	r2, r2, #8
 800b1ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	69da      	ldr	r2, [r3, #28]
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f022 0204 	bic.w	r2, r2, #4
 800b1bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	69d9      	ldr	r1, [r3, #28]
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	691a      	ldr	r2, [r3, #16]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	430a      	orrs	r2, r1
 800b1ce:	61da      	str	r2, [r3, #28]
      break;
 800b1d0:	e064      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	68b9      	ldr	r1, [r7, #8]
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f000 fbd3 	bl	800b984 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	69da      	ldr	r2, [r3, #28]
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	69da      	ldr	r2, [r3, #28]
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	69d9      	ldr	r1, [r3, #28]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	691b      	ldr	r3, [r3, #16]
 800b208:	021a      	lsls	r2, r3, #8
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	430a      	orrs	r2, r1
 800b210:	61da      	str	r2, [r3, #28]
      break;
 800b212:	e043      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68b9      	ldr	r1, [r7, #8]
 800b21a:	4618      	mov	r0, r3
 800b21c:	f000 fc3c 	bl	800ba98 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f042 0208 	orr.w	r2, r2, #8
 800b22e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f022 0204 	bic.w	r2, r2, #4
 800b23e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	691a      	ldr	r2, [r3, #16]
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	430a      	orrs	r2, r1
 800b250:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b252:	e023      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	68b9      	ldr	r1, [r7, #8]
 800b25a:	4618      	mov	r0, r3
 800b25c:	f000 fc80 	bl	800bb60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b26e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b27e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	021a      	lsls	r2, r3, #8
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	430a      	orrs	r2, r1
 800b292:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b294:	e002      	b.n	800b29c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b296:	2301      	movs	r3, #1
 800b298:	75fb      	strb	r3, [r7, #23]
      break;
 800b29a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	3718      	adds	r7, #24
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop

0800b2b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d101      	bne.n	800b2cc <HAL_TIM_ConfigClockSource+0x1c>
 800b2c8:	2302      	movs	r3, #2
 800b2ca:	e0de      	b.n	800b48a <HAL_TIM_ConfigClockSource+0x1da>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2202      	movs	r2, #2
 800b2d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	689b      	ldr	r3, [r3, #8]
 800b2e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b2ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b2ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b2f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	68ba      	ldr	r2, [r7, #8]
 800b2fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a63      	ldr	r2, [pc, #396]	@ (800b494 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b306:	4293      	cmp	r3, r2
 800b308:	f000 80a9 	beq.w	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b30c:	4a61      	ldr	r2, [pc, #388]	@ (800b494 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	f200 80ae 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b314:	4a60      	ldr	r2, [pc, #384]	@ (800b498 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b316:	4293      	cmp	r3, r2
 800b318:	f000 80a1 	beq.w	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b31c:	4a5e      	ldr	r2, [pc, #376]	@ (800b498 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	f200 80a6 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b324:	4a5d      	ldr	r2, [pc, #372]	@ (800b49c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b326:	4293      	cmp	r3, r2
 800b328:	f000 8099 	beq.w	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b32c:	4a5b      	ldr	r2, [pc, #364]	@ (800b49c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	f200 809e 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b334:	4a5a      	ldr	r2, [pc, #360]	@ (800b4a0 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b336:	4293      	cmp	r3, r2
 800b338:	f000 8091 	beq.w	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b33c:	4a58      	ldr	r2, [pc, #352]	@ (800b4a0 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	f200 8096 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b344:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b348:	f000 8089 	beq.w	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b34c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b350:	f200 808e 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b358:	d03e      	beq.n	800b3d8 <HAL_TIM_ConfigClockSource+0x128>
 800b35a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b35e:	f200 8087 	bhi.w	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b366:	f000 8086 	beq.w	800b476 <HAL_TIM_ConfigClockSource+0x1c6>
 800b36a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b36e:	d87f      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b370:	2b70      	cmp	r3, #112	@ 0x70
 800b372:	d01a      	beq.n	800b3aa <HAL_TIM_ConfigClockSource+0xfa>
 800b374:	2b70      	cmp	r3, #112	@ 0x70
 800b376:	d87b      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b378:	2b60      	cmp	r3, #96	@ 0x60
 800b37a:	d050      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x16e>
 800b37c:	2b60      	cmp	r3, #96	@ 0x60
 800b37e:	d877      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b380:	2b50      	cmp	r3, #80	@ 0x50
 800b382:	d03c      	beq.n	800b3fe <HAL_TIM_ConfigClockSource+0x14e>
 800b384:	2b50      	cmp	r3, #80	@ 0x50
 800b386:	d873      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b388:	2b40      	cmp	r3, #64	@ 0x40
 800b38a:	d058      	beq.n	800b43e <HAL_TIM_ConfigClockSource+0x18e>
 800b38c:	2b40      	cmp	r3, #64	@ 0x40
 800b38e:	d86f      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b390:	2b30      	cmp	r3, #48	@ 0x30
 800b392:	d064      	beq.n	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b394:	2b30      	cmp	r3, #48	@ 0x30
 800b396:	d86b      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b398:	2b20      	cmp	r3, #32
 800b39a:	d060      	beq.n	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b39c:	2b20      	cmp	r3, #32
 800b39e:	d867      	bhi.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d05c      	beq.n	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b3a4:	2b10      	cmp	r3, #16
 800b3a6:	d05a      	beq.n	800b45e <HAL_TIM_ConfigClockSource+0x1ae>
 800b3a8:	e062      	b.n	800b470 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b3ba:	f000 fcb3 	bl	800bd24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b3cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	609a      	str	r2, [r3, #8]
      break;
 800b3d6:	e04f      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b3e8:	f000 fc9c 	bl	800bd24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	689a      	ldr	r2, [r3, #8]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3fa:	609a      	str	r2, [r3, #8]
      break;
 800b3fc:	e03c      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b40a:	461a      	mov	r2, r3
 800b40c:	f000 fc0e 	bl	800bc2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2150      	movs	r1, #80	@ 0x50
 800b416:	4618      	mov	r0, r3
 800b418:	f000 fc67 	bl	800bcea <TIM_ITRx_SetConfig>
      break;
 800b41c:	e02c      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b42a:	461a      	mov	r2, r3
 800b42c:	f000 fc2d 	bl	800bc8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2160      	movs	r1, #96	@ 0x60
 800b436:	4618      	mov	r0, r3
 800b438:	f000 fc57 	bl	800bcea <TIM_ITRx_SetConfig>
      break;
 800b43c:	e01c      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b44a:	461a      	mov	r2, r3
 800b44c:	f000 fbee 	bl	800bc2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	2140      	movs	r1, #64	@ 0x40
 800b456:	4618      	mov	r0, r3
 800b458:	f000 fc47 	bl	800bcea <TIM_ITRx_SetConfig>
      break;
 800b45c:	e00c      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4619      	mov	r1, r3
 800b468:	4610      	mov	r0, r2
 800b46a:	f000 fc3e 	bl	800bcea <TIM_ITRx_SetConfig>
      break;
 800b46e:	e003      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b470:	2301      	movs	r3, #1
 800b472:	73fb      	strb	r3, [r7, #15]
      break;
 800b474:	e000      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b476:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2201      	movs	r2, #1
 800b47c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2200      	movs	r2, #0
 800b484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b488:	7bfb      	ldrb	r3, [r7, #15]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	00100070 	.word	0x00100070
 800b498:	00100040 	.word	0x00100040
 800b49c:	00100030 	.word	0x00100030
 800b4a0:	00100020 	.word	0x00100020

0800b4a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b083      	sub	sp, #12
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b4ac:	bf00      	nop
 800b4ae:	370c      	adds	r7, #12
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b6:	4770      	bx	lr

0800b4b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b083      	sub	sp, #12
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b4c0:	bf00      	nop
 800b4c2:	370c      	adds	r7, #12
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr

0800b4cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b4d4:	bf00      	nop
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b508:	b480      	push	{r7}
 800b50a:	b085      	sub	sp, #20
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	4a42      	ldr	r2, [pc, #264]	@ (800b624 <TIM_Base_SetConfig+0x11c>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d00f      	beq.n	800b540 <TIM_Base_SetConfig+0x38>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b526:	d00b      	beq.n	800b540 <TIM_Base_SetConfig+0x38>
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	4a3f      	ldr	r2, [pc, #252]	@ (800b628 <TIM_Base_SetConfig+0x120>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d007      	beq.n	800b540 <TIM_Base_SetConfig+0x38>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	4a3e      	ldr	r2, [pc, #248]	@ (800b62c <TIM_Base_SetConfig+0x124>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d003      	beq.n	800b540 <TIM_Base_SetConfig+0x38>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4a3d      	ldr	r2, [pc, #244]	@ (800b630 <TIM_Base_SetConfig+0x128>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d108      	bne.n	800b552 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	4313      	orrs	r3, r2
 800b550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a33      	ldr	r2, [pc, #204]	@ (800b624 <TIM_Base_SetConfig+0x11c>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d01b      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b560:	d017      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a30      	ldr	r2, [pc, #192]	@ (800b628 <TIM_Base_SetConfig+0x120>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d013      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a2f      	ldr	r2, [pc, #188]	@ (800b62c <TIM_Base_SetConfig+0x124>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d00f      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	4a2e      	ldr	r2, [pc, #184]	@ (800b630 <TIM_Base_SetConfig+0x128>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d00b      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	4a2d      	ldr	r2, [pc, #180]	@ (800b634 <TIM_Base_SetConfig+0x12c>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d007      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	4a2c      	ldr	r2, [pc, #176]	@ (800b638 <TIM_Base_SetConfig+0x130>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d003      	beq.n	800b592 <TIM_Base_SetConfig+0x8a>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4a2b      	ldr	r2, [pc, #172]	@ (800b63c <TIM_Base_SetConfig+0x134>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d108      	bne.n	800b5a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	68fa      	ldr	r2, [r7, #12]
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	695b      	ldr	r3, [r3, #20]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	68fa      	ldr	r2, [r7, #12]
 800b5b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	689a      	ldr	r2, [r3, #8]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	681a      	ldr	r2, [r3, #0]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	4a16      	ldr	r2, [pc, #88]	@ (800b624 <TIM_Base_SetConfig+0x11c>)
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d00f      	beq.n	800b5f0 <TIM_Base_SetConfig+0xe8>
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	4a17      	ldr	r2, [pc, #92]	@ (800b630 <TIM_Base_SetConfig+0x128>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d00b      	beq.n	800b5f0 <TIM_Base_SetConfig+0xe8>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a16      	ldr	r2, [pc, #88]	@ (800b634 <TIM_Base_SetConfig+0x12c>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d007      	beq.n	800b5f0 <TIM_Base_SetConfig+0xe8>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a15      	ldr	r2, [pc, #84]	@ (800b638 <TIM_Base_SetConfig+0x130>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d003      	beq.n	800b5f0 <TIM_Base_SetConfig+0xe8>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a14      	ldr	r2, [pc, #80]	@ (800b63c <TIM_Base_SetConfig+0x134>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d103      	bne.n	800b5f8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	691a      	ldr	r2, [r3, #16]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	691b      	ldr	r3, [r3, #16]
 800b602:	f003 0301 	and.w	r3, r3, #1
 800b606:	2b01      	cmp	r3, #1
 800b608:	d105      	bne.n	800b616 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	691b      	ldr	r3, [r3, #16]
 800b60e:	f023 0201 	bic.w	r2, r3, #1
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	611a      	str	r2, [r3, #16]
  }
}
 800b616:	bf00      	nop
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	40012c00 	.word	0x40012c00
 800b628:	40000400 	.word	0x40000400
 800b62c:	40000800 	.word	0x40000800
 800b630:	40013400 	.word	0x40013400
 800b634:	40014000 	.word	0x40014000
 800b638:	40014400 	.word	0x40014400
 800b63c:	40014800 	.word	0x40014800

0800b640 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b640:	b480      	push	{r7}
 800b642:	b087      	sub	sp, #28
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6a1b      	ldr	r3, [r3, #32]
 800b64e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6a1b      	ldr	r3, [r3, #32]
 800b654:	f023 0201 	bic.w	r2, r3, #1
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	699b      	ldr	r3, [r3, #24]
 800b666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b66e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f023 0303 	bic.w	r3, r3, #3
 800b67a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	68fa      	ldr	r2, [r7, #12]
 800b682:	4313      	orrs	r3, r2
 800b684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b686:	697b      	ldr	r3, [r7, #20]
 800b688:	f023 0302 	bic.w	r3, r3, #2
 800b68c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	689b      	ldr	r3, [r3, #8]
 800b692:	697a      	ldr	r2, [r7, #20]
 800b694:	4313      	orrs	r3, r2
 800b696:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	4a2c      	ldr	r2, [pc, #176]	@ (800b74c <TIM_OC1_SetConfig+0x10c>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d00f      	beq.n	800b6c0 <TIM_OC1_SetConfig+0x80>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	4a2b      	ldr	r2, [pc, #172]	@ (800b750 <TIM_OC1_SetConfig+0x110>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d00b      	beq.n	800b6c0 <TIM_OC1_SetConfig+0x80>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	4a2a      	ldr	r2, [pc, #168]	@ (800b754 <TIM_OC1_SetConfig+0x114>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d007      	beq.n	800b6c0 <TIM_OC1_SetConfig+0x80>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	4a29      	ldr	r2, [pc, #164]	@ (800b758 <TIM_OC1_SetConfig+0x118>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d003      	beq.n	800b6c0 <TIM_OC1_SetConfig+0x80>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	4a28      	ldr	r2, [pc, #160]	@ (800b75c <TIM_OC1_SetConfig+0x11c>)
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d10c      	bne.n	800b6da <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	f023 0308 	bic.w	r3, r3, #8
 800b6c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f023 0304 	bic.w	r3, r3, #4
 800b6d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4a1b      	ldr	r2, [pc, #108]	@ (800b74c <TIM_OC1_SetConfig+0x10c>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00f      	beq.n	800b702 <TIM_OC1_SetConfig+0xc2>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a1a      	ldr	r2, [pc, #104]	@ (800b750 <TIM_OC1_SetConfig+0x110>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d00b      	beq.n	800b702 <TIM_OC1_SetConfig+0xc2>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4a19      	ldr	r2, [pc, #100]	@ (800b754 <TIM_OC1_SetConfig+0x114>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d007      	beq.n	800b702 <TIM_OC1_SetConfig+0xc2>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a18      	ldr	r2, [pc, #96]	@ (800b758 <TIM_OC1_SetConfig+0x118>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d003      	beq.n	800b702 <TIM_OC1_SetConfig+0xc2>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	4a17      	ldr	r2, [pc, #92]	@ (800b75c <TIM_OC1_SetConfig+0x11c>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d111      	bne.n	800b726 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b708:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b710:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	695b      	ldr	r3, [r3, #20]
 800b716:	693a      	ldr	r2, [r7, #16]
 800b718:	4313      	orrs	r3, r2
 800b71a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	699b      	ldr	r3, [r3, #24]
 800b720:	693a      	ldr	r2, [r7, #16]
 800b722:	4313      	orrs	r3, r2
 800b724:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	693a      	ldr	r2, [r7, #16]
 800b72a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	685a      	ldr	r2, [r3, #4]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	697a      	ldr	r2, [r7, #20]
 800b73e:	621a      	str	r2, [r3, #32]
}
 800b740:	bf00      	nop
 800b742:	371c      	adds	r7, #28
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr
 800b74c:	40012c00 	.word	0x40012c00
 800b750:	40013400 	.word	0x40013400
 800b754:	40014000 	.word	0x40014000
 800b758:	40014400 	.word	0x40014400
 800b75c:	40014800 	.word	0x40014800

0800b760 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b760:	b480      	push	{r7}
 800b762:	b087      	sub	sp, #28
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6a1b      	ldr	r3, [r3, #32]
 800b76e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6a1b      	ldr	r3, [r3, #32]
 800b774:	f023 0210 	bic.w	r2, r3, #16
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	699b      	ldr	r3, [r3, #24]
 800b786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b78e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b79a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	021b      	lsls	r3, r3, #8
 800b7a2:	68fa      	ldr	r2, [r7, #12]
 800b7a4:	4313      	orrs	r3, r2
 800b7a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	f023 0320 	bic.w	r3, r3, #32
 800b7ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	689b      	ldr	r3, [r3, #8]
 800b7b4:	011b      	lsls	r3, r3, #4
 800b7b6:	697a      	ldr	r2, [r7, #20]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	4a28      	ldr	r2, [pc, #160]	@ (800b860 <TIM_OC2_SetConfig+0x100>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d003      	beq.n	800b7cc <TIM_OC2_SetConfig+0x6c>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	4a27      	ldr	r2, [pc, #156]	@ (800b864 <TIM_OC2_SetConfig+0x104>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d10d      	bne.n	800b7e8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	011b      	lsls	r3, r3, #4
 800b7da:	697a      	ldr	r2, [r7, #20]
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	4a1d      	ldr	r2, [pc, #116]	@ (800b860 <TIM_OC2_SetConfig+0x100>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d00f      	beq.n	800b810 <TIM_OC2_SetConfig+0xb0>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a1c      	ldr	r2, [pc, #112]	@ (800b864 <TIM_OC2_SetConfig+0x104>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d00b      	beq.n	800b810 <TIM_OC2_SetConfig+0xb0>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a1b      	ldr	r2, [pc, #108]	@ (800b868 <TIM_OC2_SetConfig+0x108>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d007      	beq.n	800b810 <TIM_OC2_SetConfig+0xb0>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4a1a      	ldr	r2, [pc, #104]	@ (800b86c <TIM_OC2_SetConfig+0x10c>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d003      	beq.n	800b810 <TIM_OC2_SetConfig+0xb0>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	4a19      	ldr	r2, [pc, #100]	@ (800b870 <TIM_OC2_SetConfig+0x110>)
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d113      	bne.n	800b838 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b81e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	695b      	ldr	r3, [r3, #20]
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	693a      	ldr	r2, [r7, #16]
 800b828:	4313      	orrs	r3, r2
 800b82a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	699b      	ldr	r3, [r3, #24]
 800b830:	009b      	lsls	r3, r3, #2
 800b832:	693a      	ldr	r2, [r7, #16]
 800b834:	4313      	orrs	r3, r2
 800b836:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	685a      	ldr	r2, [r3, #4]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	697a      	ldr	r2, [r7, #20]
 800b850:	621a      	str	r2, [r3, #32]
}
 800b852:	bf00      	nop
 800b854:	371c      	adds	r7, #28
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	40012c00 	.word	0x40012c00
 800b864:	40013400 	.word	0x40013400
 800b868:	40014000 	.word	0x40014000
 800b86c:	40014400 	.word	0x40014400
 800b870:	40014800 	.word	0x40014800

0800b874 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b874:	b480      	push	{r7}
 800b876:	b087      	sub	sp, #28
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6a1b      	ldr	r3, [r3, #32]
 800b882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6a1b      	ldr	r3, [r3, #32]
 800b888:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	69db      	ldr	r3, [r3, #28]
 800b89a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f023 0303 	bic.w	r3, r3, #3
 800b8ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	68fa      	ldr	r2, [r7, #12]
 800b8b6:	4313      	orrs	r3, r2
 800b8b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b8c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	021b      	lsls	r3, r3, #8
 800b8c8:	697a      	ldr	r2, [r7, #20]
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	4a27      	ldr	r2, [pc, #156]	@ (800b970 <TIM_OC3_SetConfig+0xfc>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d003      	beq.n	800b8de <TIM_OC3_SetConfig+0x6a>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	4a26      	ldr	r2, [pc, #152]	@ (800b974 <TIM_OC3_SetConfig+0x100>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d10d      	bne.n	800b8fa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b8e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	68db      	ldr	r3, [r3, #12]
 800b8ea:	021b      	lsls	r3, r3, #8
 800b8ec:	697a      	ldr	r2, [r7, #20]
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b8f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	4a1c      	ldr	r2, [pc, #112]	@ (800b970 <TIM_OC3_SetConfig+0xfc>)
 800b8fe:	4293      	cmp	r3, r2
 800b900:	d00f      	beq.n	800b922 <TIM_OC3_SetConfig+0xae>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	4a1b      	ldr	r2, [pc, #108]	@ (800b974 <TIM_OC3_SetConfig+0x100>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d00b      	beq.n	800b922 <TIM_OC3_SetConfig+0xae>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	4a1a      	ldr	r2, [pc, #104]	@ (800b978 <TIM_OC3_SetConfig+0x104>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d007      	beq.n	800b922 <TIM_OC3_SetConfig+0xae>
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	4a19      	ldr	r2, [pc, #100]	@ (800b97c <TIM_OC3_SetConfig+0x108>)
 800b916:	4293      	cmp	r3, r2
 800b918:	d003      	beq.n	800b922 <TIM_OC3_SetConfig+0xae>
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	4a18      	ldr	r2, [pc, #96]	@ (800b980 <TIM_OC3_SetConfig+0x10c>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d113      	bne.n	800b94a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b928:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b930:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	695b      	ldr	r3, [r3, #20]
 800b936:	011b      	lsls	r3, r3, #4
 800b938:	693a      	ldr	r2, [r7, #16]
 800b93a:	4313      	orrs	r3, r2
 800b93c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	699b      	ldr	r3, [r3, #24]
 800b942:	011b      	lsls	r3, r3, #4
 800b944:	693a      	ldr	r2, [r7, #16]
 800b946:	4313      	orrs	r3, r2
 800b948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	693a      	ldr	r2, [r7, #16]
 800b94e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	68fa      	ldr	r2, [r7, #12]
 800b954:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	685a      	ldr	r2, [r3, #4]
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	621a      	str	r2, [r3, #32]
}
 800b964:	bf00      	nop
 800b966:	371c      	adds	r7, #28
 800b968:	46bd      	mov	sp, r7
 800b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96e:	4770      	bx	lr
 800b970:	40012c00 	.word	0x40012c00
 800b974:	40013400 	.word	0x40013400
 800b978:	40014000 	.word	0x40014000
 800b97c:	40014400 	.word	0x40014400
 800b980:	40014800 	.word	0x40014800

0800b984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b984:	b480      	push	{r7}
 800b986:	b087      	sub	sp, #28
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6a1b      	ldr	r3, [r3, #32]
 800b992:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6a1b      	ldr	r3, [r3, #32]
 800b998:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	685b      	ldr	r3, [r3, #4]
 800b9a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b9b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b9be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	021b      	lsls	r3, r3, #8
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b9d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	031b      	lsls	r3, r3, #12
 800b9da:	697a      	ldr	r2, [r7, #20]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	4a28      	ldr	r2, [pc, #160]	@ (800ba84 <TIM_OC4_SetConfig+0x100>)
 800b9e4:	4293      	cmp	r3, r2
 800b9e6:	d003      	beq.n	800b9f0 <TIM_OC4_SetConfig+0x6c>
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	4a27      	ldr	r2, [pc, #156]	@ (800ba88 <TIM_OC4_SetConfig+0x104>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d10d      	bne.n	800ba0c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b9f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	68db      	ldr	r3, [r3, #12]
 800b9fc:	031b      	lsls	r3, r3, #12
 800b9fe:	697a      	ldr	r2, [r7, #20]
 800ba00:	4313      	orrs	r3, r2
 800ba02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a1d      	ldr	r2, [pc, #116]	@ (800ba84 <TIM_OC4_SetConfig+0x100>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d00f      	beq.n	800ba34 <TIM_OC4_SetConfig+0xb0>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	4a1c      	ldr	r2, [pc, #112]	@ (800ba88 <TIM_OC4_SetConfig+0x104>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d00b      	beq.n	800ba34 <TIM_OC4_SetConfig+0xb0>
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	4a1b      	ldr	r2, [pc, #108]	@ (800ba8c <TIM_OC4_SetConfig+0x108>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d007      	beq.n	800ba34 <TIM_OC4_SetConfig+0xb0>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	4a1a      	ldr	r2, [pc, #104]	@ (800ba90 <TIM_OC4_SetConfig+0x10c>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d003      	beq.n	800ba34 <TIM_OC4_SetConfig+0xb0>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	4a19      	ldr	r2, [pc, #100]	@ (800ba94 <TIM_OC4_SetConfig+0x110>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d113      	bne.n	800ba5c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba3a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ba42:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	695b      	ldr	r3, [r3, #20]
 800ba48:	019b      	lsls	r3, r3, #6
 800ba4a:	693a      	ldr	r2, [r7, #16]
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	699b      	ldr	r3, [r3, #24]
 800ba54:	019b      	lsls	r3, r3, #6
 800ba56:	693a      	ldr	r2, [r7, #16]
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	693a      	ldr	r2, [r7, #16]
 800ba60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	68fa      	ldr	r2, [r7, #12]
 800ba66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	685a      	ldr	r2, [r3, #4]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	697a      	ldr	r2, [r7, #20]
 800ba74:	621a      	str	r2, [r3, #32]
}
 800ba76:	bf00      	nop
 800ba78:	371c      	adds	r7, #28
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	40012c00 	.word	0x40012c00
 800ba88:	40013400 	.word	0x40013400
 800ba8c:	40014000 	.word	0x40014000
 800ba90:	40014400 	.word	0x40014400
 800ba94:	40014800 	.word	0x40014800

0800ba98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ba98:	b480      	push	{r7}
 800ba9a:	b087      	sub	sp, #28
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a1b      	ldr	r3, [r3, #32]
 800baa6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6a1b      	ldr	r3, [r3, #32]
 800baac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800babe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800baca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68fa      	ldr	r2, [r7, #12]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bad6:	693b      	ldr	r3, [r7, #16]
 800bad8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800badc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	041b      	lsls	r3, r3, #16
 800bae4:	693a      	ldr	r2, [r7, #16]
 800bae6:	4313      	orrs	r3, r2
 800bae8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	4a17      	ldr	r2, [pc, #92]	@ (800bb4c <TIM_OC5_SetConfig+0xb4>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d00f      	beq.n	800bb12 <TIM_OC5_SetConfig+0x7a>
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	4a16      	ldr	r2, [pc, #88]	@ (800bb50 <TIM_OC5_SetConfig+0xb8>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d00b      	beq.n	800bb12 <TIM_OC5_SetConfig+0x7a>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	4a15      	ldr	r2, [pc, #84]	@ (800bb54 <TIM_OC5_SetConfig+0xbc>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d007      	beq.n	800bb12 <TIM_OC5_SetConfig+0x7a>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	4a14      	ldr	r2, [pc, #80]	@ (800bb58 <TIM_OC5_SetConfig+0xc0>)
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d003      	beq.n	800bb12 <TIM_OC5_SetConfig+0x7a>
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4a13      	ldr	r2, [pc, #76]	@ (800bb5c <TIM_OC5_SetConfig+0xc4>)
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d109      	bne.n	800bb26 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	695b      	ldr	r3, [r3, #20]
 800bb1e:	021b      	lsls	r3, r3, #8
 800bb20:	697a      	ldr	r2, [r7, #20]
 800bb22:	4313      	orrs	r3, r2
 800bb24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	697a      	ldr	r2, [r7, #20]
 800bb2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	68fa      	ldr	r2, [r7, #12]
 800bb30:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	685a      	ldr	r2, [r3, #4]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	693a      	ldr	r2, [r7, #16]
 800bb3e:	621a      	str	r2, [r3, #32]
}
 800bb40:	bf00      	nop
 800bb42:	371c      	adds	r7, #28
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr
 800bb4c:	40012c00 	.word	0x40012c00
 800bb50:	40013400 	.word	0x40013400
 800bb54:	40014000 	.word	0x40014000
 800bb58:	40014400 	.word	0x40014400
 800bb5c:	40014800 	.word	0x40014800

0800bb60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b087      	sub	sp, #28
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6a1b      	ldr	r3, [r3, #32]
 800bb6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6a1b      	ldr	r3, [r3, #32]
 800bb74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	021b      	lsls	r3, r3, #8
 800bb9a:	68fa      	ldr	r2, [r7, #12]
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	689b      	ldr	r3, [r3, #8]
 800bbac:	051b      	lsls	r3, r3, #20
 800bbae:	693a      	ldr	r2, [r7, #16]
 800bbb0:	4313      	orrs	r3, r2
 800bbb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	4a18      	ldr	r2, [pc, #96]	@ (800bc18 <TIM_OC6_SetConfig+0xb8>)
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d00f      	beq.n	800bbdc <TIM_OC6_SetConfig+0x7c>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	4a17      	ldr	r2, [pc, #92]	@ (800bc1c <TIM_OC6_SetConfig+0xbc>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d00b      	beq.n	800bbdc <TIM_OC6_SetConfig+0x7c>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	4a16      	ldr	r2, [pc, #88]	@ (800bc20 <TIM_OC6_SetConfig+0xc0>)
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d007      	beq.n	800bbdc <TIM_OC6_SetConfig+0x7c>
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	4a15      	ldr	r2, [pc, #84]	@ (800bc24 <TIM_OC6_SetConfig+0xc4>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d003      	beq.n	800bbdc <TIM_OC6_SetConfig+0x7c>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	4a14      	ldr	r2, [pc, #80]	@ (800bc28 <TIM_OC6_SetConfig+0xc8>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d109      	bne.n	800bbf0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bbe2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	695b      	ldr	r3, [r3, #20]
 800bbe8:	029b      	lsls	r3, r3, #10
 800bbea:	697a      	ldr	r2, [r7, #20]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	697a      	ldr	r2, [r7, #20]
 800bbf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	685a      	ldr	r2, [r3, #4]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	693a      	ldr	r2, [r7, #16]
 800bc08:	621a      	str	r2, [r3, #32]
}
 800bc0a:	bf00      	nop
 800bc0c:	371c      	adds	r7, #28
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc14:	4770      	bx	lr
 800bc16:	bf00      	nop
 800bc18:	40012c00 	.word	0x40012c00
 800bc1c:	40013400 	.word	0x40013400
 800bc20:	40014000 	.word	0x40014000
 800bc24:	40014400 	.word	0x40014400
 800bc28:	40014800 	.word	0x40014800

0800bc2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b087      	sub	sp, #28
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	6a1b      	ldr	r3, [r3, #32]
 800bc3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	6a1b      	ldr	r3, [r3, #32]
 800bc42:	f023 0201 	bic.w	r2, r3, #1
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	699b      	ldr	r3, [r3, #24]
 800bc4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	011b      	lsls	r3, r3, #4
 800bc5c:	693a      	ldr	r2, [r7, #16]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	f023 030a 	bic.w	r3, r3, #10
 800bc68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc6a:	697a      	ldr	r2, [r7, #20]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	693a      	ldr	r2, [r7, #16]
 800bc76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	697a      	ldr	r2, [r7, #20]
 800bc7c:	621a      	str	r2, [r3, #32]
}
 800bc7e:	bf00      	nop
 800bc80:	371c      	adds	r7, #28
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b087      	sub	sp, #28
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	60f8      	str	r0, [r7, #12]
 800bc92:	60b9      	str	r1, [r7, #8]
 800bc94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	6a1b      	ldr	r3, [r3, #32]
 800bc9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	6a1b      	ldr	r3, [r3, #32]
 800bca0:	f023 0210 	bic.w	r2, r3, #16
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	699b      	ldr	r3, [r3, #24]
 800bcac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bcb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	031b      	lsls	r3, r3, #12
 800bcba:	693a      	ldr	r2, [r7, #16]
 800bcbc:	4313      	orrs	r3, r2
 800bcbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bcc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	011b      	lsls	r3, r3, #4
 800bccc:	697a      	ldr	r2, [r7, #20]
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	693a      	ldr	r2, [r7, #16]
 800bcd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	621a      	str	r2, [r3, #32]
}
 800bcde:	bf00      	nop
 800bce0:	371c      	adds	r7, #28
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr

0800bcea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bcea:	b480      	push	{r7}
 800bcec:	b085      	sub	sp, #20
 800bcee:	af00      	add	r7, sp, #0
 800bcf0:	6078      	str	r0, [r7, #4]
 800bcf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	689b      	ldr	r3, [r3, #8]
 800bcf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bd00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bd06:	683a      	ldr	r2, [r7, #0]
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	f043 0307 	orr.w	r3, r3, #7
 800bd10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	68fa      	ldr	r2, [r7, #12]
 800bd16:	609a      	str	r2, [r3, #8]
}
 800bd18:	bf00      	nop
 800bd1a:	3714      	adds	r7, #20
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	60b9      	str	r1, [r7, #8]
 800bd2e:	607a      	str	r2, [r7, #4]
 800bd30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bd3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	021a      	lsls	r2, r3, #8
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	431a      	orrs	r2, r3
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	697a      	ldr	r2, [r7, #20]
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	697a      	ldr	r2, [r7, #20]
 800bd56:	609a      	str	r2, [r3, #8]
}
 800bd58:	bf00      	nop
 800bd5a:	371c      	adds	r7, #28
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd62:	4770      	bx	lr

0800bd64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bd64:	b480      	push	{r7}
 800bd66:	b087      	sub	sp, #28
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	f003 031f 	and.w	r3, r3, #31
 800bd76:	2201      	movs	r2, #1
 800bd78:	fa02 f303 	lsl.w	r3, r2, r3
 800bd7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6a1a      	ldr	r2, [r3, #32]
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	43db      	mvns	r3, r3
 800bd86:	401a      	ands	r2, r3
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	6a1a      	ldr	r2, [r3, #32]
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	f003 031f 	and.w	r3, r3, #31
 800bd96:	6879      	ldr	r1, [r7, #4]
 800bd98:	fa01 f303 	lsl.w	r3, r1, r3
 800bd9c:	431a      	orrs	r2, r3
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	621a      	str	r2, [r3, #32]
}
 800bda2:	bf00      	nop
 800bda4:	371c      	adds	r7, #28
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr
	...

0800bdb0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d109      	bne.n	800bdd4 <HAL_TIMEx_PWMN_Start+0x24>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bdc6:	b2db      	uxtb	r3, r3
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	bf14      	ite	ne
 800bdcc:	2301      	movne	r3, #1
 800bdce:	2300      	moveq	r3, #0
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	e022      	b.n	800be1a <HAL_TIMEx_PWMN_Start+0x6a>
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	2b04      	cmp	r3, #4
 800bdd8:	d109      	bne.n	800bdee <HAL_TIMEx_PWMN_Start+0x3e>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bde0:	b2db      	uxtb	r3, r3
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	bf14      	ite	ne
 800bde6:	2301      	movne	r3, #1
 800bde8:	2300      	moveq	r3, #0
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	e015      	b.n	800be1a <HAL_TIMEx_PWMN_Start+0x6a>
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	2b08      	cmp	r3, #8
 800bdf2:	d109      	bne.n	800be08 <HAL_TIMEx_PWMN_Start+0x58>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bdfa:	b2db      	uxtb	r3, r3
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	bf14      	ite	ne
 800be00:	2301      	movne	r3, #1
 800be02:	2300      	moveq	r3, #0
 800be04:	b2db      	uxtb	r3, r3
 800be06:	e008      	b.n	800be1a <HAL_TIMEx_PWMN_Start+0x6a>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800be0e:	b2db      	uxtb	r3, r3
 800be10:	2b01      	cmp	r3, #1
 800be12:	bf14      	ite	ne
 800be14:	2301      	movne	r3, #1
 800be16:	2300      	moveq	r3, #0
 800be18:	b2db      	uxtb	r3, r3
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d001      	beq.n	800be22 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800be1e:	2301      	movs	r3, #1
 800be20:	e069      	b.n	800bef6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d104      	bne.n	800be32 <HAL_TIMEx_PWMN_Start+0x82>
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2202      	movs	r2, #2
 800be2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be30:	e013      	b.n	800be5a <HAL_TIMEx_PWMN_Start+0xaa>
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	2b04      	cmp	r3, #4
 800be36:	d104      	bne.n	800be42 <HAL_TIMEx_PWMN_Start+0x92>
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2202      	movs	r2, #2
 800be3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be40:	e00b      	b.n	800be5a <HAL_TIMEx_PWMN_Start+0xaa>
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	2b08      	cmp	r3, #8
 800be46:	d104      	bne.n	800be52 <HAL_TIMEx_PWMN_Start+0xa2>
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2202      	movs	r2, #2
 800be4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800be50:	e003      	b.n	800be5a <HAL_TIMEx_PWMN_Start+0xaa>
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2202      	movs	r2, #2
 800be56:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	2204      	movs	r2, #4
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	4618      	mov	r0, r3
 800be64:	f000 f9ac 	bl	800c1c0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be76:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	4a20      	ldr	r2, [pc, #128]	@ (800bf00 <HAL_TIMEx_PWMN_Start+0x150>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d018      	beq.n	800beb4 <HAL_TIMEx_PWMN_Start+0x104>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be8a:	d013      	beq.n	800beb4 <HAL_TIMEx_PWMN_Start+0x104>
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a1c      	ldr	r2, [pc, #112]	@ (800bf04 <HAL_TIMEx_PWMN_Start+0x154>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d00e      	beq.n	800beb4 <HAL_TIMEx_PWMN_Start+0x104>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a1b      	ldr	r2, [pc, #108]	@ (800bf08 <HAL_TIMEx_PWMN_Start+0x158>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d009      	beq.n	800beb4 <HAL_TIMEx_PWMN_Start+0x104>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a19      	ldr	r2, [pc, #100]	@ (800bf0c <HAL_TIMEx_PWMN_Start+0x15c>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d004      	beq.n	800beb4 <HAL_TIMEx_PWMN_Start+0x104>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	4a18      	ldr	r2, [pc, #96]	@ (800bf10 <HAL_TIMEx_PWMN_Start+0x160>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d115      	bne.n	800bee0 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	689a      	ldr	r2, [r3, #8]
 800beba:	4b16      	ldr	r3, [pc, #88]	@ (800bf14 <HAL_TIMEx_PWMN_Start+0x164>)
 800bebc:	4013      	ands	r3, r2
 800bebe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	2b06      	cmp	r3, #6
 800bec4:	d015      	beq.n	800bef2 <HAL_TIMEx_PWMN_Start+0x142>
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800becc:	d011      	beq.n	800bef2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f042 0201 	orr.w	r2, r2, #1
 800bedc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bede:	e008      	b.n	800bef2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f042 0201 	orr.w	r2, r2, #1
 800beee:	601a      	str	r2, [r3, #0]
 800bef0:	e000      	b.n	800bef4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bef2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bef4:	2300      	movs	r3, #0
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3710      	adds	r7, #16
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	40012c00 	.word	0x40012c00
 800bf04:	40000400 	.word	0x40000400
 800bf08:	40000800 	.word	0x40000800
 800bf0c:	40013400 	.word	0x40013400
 800bf10:	40014000 	.word	0x40014000
 800bf14:	00010007 	.word	0x00010007

0800bf18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d101      	bne.n	800bf30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf2c:	2302      	movs	r3, #2
 800bf2e:	e065      	b.n	800bffc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2201      	movs	r2, #1
 800bf34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2202      	movs	r2, #2
 800bf3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	4a2c      	ldr	r2, [pc, #176]	@ (800c008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d004      	beq.n	800bf64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4a2b      	ldr	r2, [pc, #172]	@ (800c00c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d108      	bne.n	800bf76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bf6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	685b      	ldr	r3, [r3, #4]
 800bf70:	68fa      	ldr	r2, [r7, #12]
 800bf72:	4313      	orrs	r3, r2
 800bf74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bf7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	68fa      	ldr	r2, [r7, #12]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	4a1b      	ldr	r2, [pc, #108]	@ (800c008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	d018      	beq.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfa6:	d013      	beq.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	4a18      	ldr	r2, [pc, #96]	@ (800c010 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d00e      	beq.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4a17      	ldr	r2, [pc, #92]	@ (800c014 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d009      	beq.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4a12      	ldr	r2, [pc, #72]	@ (800c00c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d004      	beq.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	4a13      	ldr	r2, [pc, #76]	@ (800c018 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d10c      	bne.n	800bfea <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bfd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	68ba      	ldr	r2, [r7, #8]
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	68ba      	ldr	r2, [r7, #8]
 800bfe8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bffa:	2300      	movs	r3, #0
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3714      	adds	r7, #20
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr
 800c008:	40012c00 	.word	0x40012c00
 800c00c:	40013400 	.word	0x40013400
 800c010:	40000400 	.word	0x40000400
 800c014:	40000800 	.word	0x40000800
 800c018:	40014000 	.word	0x40014000

0800c01c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b085      	sub	sp, #20
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c026:	2300      	movs	r3, #0
 800c028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c030:	2b01      	cmp	r3, #1
 800c032:	d101      	bne.n	800c038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c034:	2302      	movs	r3, #2
 800c036:	e073      	b.n	800c120 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	68db      	ldr	r3, [r3, #12]
 800c04a:	4313      	orrs	r3, r2
 800c04c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	4313      	orrs	r3, r2
 800c05a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	4313      	orrs	r3, r2
 800c068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4313      	orrs	r3, r2
 800c076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	691b      	ldr	r3, [r3, #16]
 800c082:	4313      	orrs	r3, r2
 800c084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	4313      	orrs	r3, r2
 800c092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c09e:	4313      	orrs	r3, r2
 800c0a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	699b      	ldr	r3, [r3, #24]
 800c0ac:	041b      	lsls	r3, r3, #16
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	69db      	ldr	r3, [r3, #28]
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	4a19      	ldr	r2, [pc, #100]	@ (800c12c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d004      	beq.n	800c0d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	4a18      	ldr	r2, [pc, #96]	@ (800c130 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	d11c      	bne.n	800c10e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0de:	051b      	lsls	r3, r3, #20
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0fc:	4313      	orrs	r3, r2
 800c0fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c10a:	4313      	orrs	r3, r2
 800c10c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2200      	movs	r2, #0
 800c11a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c11e:	2300      	movs	r3, #0
}
 800c120:	4618      	mov	r0, r3
 800c122:	3714      	adds	r7, #20
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr
 800c12c:	40012c00 	.word	0x40012c00
 800c130:	40013400 	.word	0x40013400

0800c134 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c134:	b480      	push	{r7}
 800c136:	b083      	sub	sp, #12
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c13c:	bf00      	nop
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c148:	b480      	push	{r7}
 800c14a:	b083      	sub	sp, #12
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c150:	bf00      	nop
 800c152:	370c      	adds	r7, #12
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b083      	sub	sp, #12
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c164:	bf00      	nop
 800c166:	370c      	adds	r7, #12
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c170:	b480      	push	{r7}
 800c172:	b083      	sub	sp, #12
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c178:	bf00      	nop
 800c17a:	370c      	adds	r7, #12
 800c17c:	46bd      	mov	sp, r7
 800c17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c182:	4770      	bx	lr

0800c184 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c18c:	bf00      	nop
 800c18e:	370c      	adds	r7, #12
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr

0800c198 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c198:	b480      	push	{r7}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c1a0:	bf00      	nop
 800c1a2:	370c      	adds	r7, #12
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr

0800c1ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c1b4:	bf00      	nop
 800c1b6:	370c      	adds	r7, #12
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr

0800c1c0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b087      	sub	sp, #28
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	f003 030f 	and.w	r3, r3, #15
 800c1d2:	2204      	movs	r2, #4
 800c1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	6a1a      	ldr	r2, [r3, #32]
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	43db      	mvns	r3, r3
 800c1e2:	401a      	ands	r2, r3
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	6a1a      	ldr	r2, [r3, #32]
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	f003 030f 	and.w	r3, r3, #15
 800c1f2:	6879      	ldr	r1, [r7, #4]
 800c1f4:	fa01 f303 	lsl.w	r3, r1, r3
 800c1f8:	431a      	orrs	r2, r3
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	621a      	str	r2, [r3, #32]
}
 800c1fe:	bf00      	nop
 800c200:	371c      	adds	r7, #28
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr

0800c20a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b082      	sub	sp, #8
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d101      	bne.n	800c21c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c218:	2301      	movs	r3, #1
 800c21a:	e042      	b.n	800c2a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c222:	2b00      	cmp	r3, #0
 800c224:	d106      	bne.n	800c234 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2200      	movs	r2, #0
 800c22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f7f8 f87c 	bl	800432c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2224      	movs	r2, #36	@ 0x24
 800c238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f022 0201 	bic.w	r2, r2, #1
 800c24a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c250:	2b00      	cmp	r3, #0
 800c252:	d002      	beq.n	800c25a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 fb61 	bl	800c91c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 f892 	bl	800c384 <UART_SetConfig>
 800c260:	4603      	mov	r3, r0
 800c262:	2b01      	cmp	r3, #1
 800c264:	d101      	bne.n	800c26a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c266:	2301      	movs	r3, #1
 800c268:	e01b      	b.n	800c2a2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	685a      	ldr	r2, [r3, #4]
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c278:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	689a      	ldr	r2, [r3, #8]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c288:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	681a      	ldr	r2, [r3, #0]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f042 0201 	orr.w	r2, r2, #1
 800c298:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 fbe0 	bl	800ca60 <UART_CheckIdleState>
 800c2a0:	4603      	mov	r3, r0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
	...

0800c2ac <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b08a      	sub	sp, #40	@ 0x28
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	60f8      	str	r0, [r7, #12]
 800c2b4:	60b9      	str	r1, [r7, #8]
 800c2b6:	4613      	mov	r3, r2
 800c2b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2c0:	2b20      	cmp	r3, #32
 800c2c2:	d137      	bne.n	800c334 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d002      	beq.n	800c2d0 <HAL_UART_Receive_DMA+0x24>
 800c2ca:	88fb      	ldrh	r3, [r7, #6]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d101      	bne.n	800c2d4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e030      	b.n	800c336 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	4a18      	ldr	r2, [pc, #96]	@ (800c340 <HAL_UART_Receive_DMA+0x94>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d01f      	beq.n	800c324 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d018      	beq.n	800c324 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	e853 3f00 	ldrex	r3, [r3]
 800c2fe:	613b      	str	r3, [r7, #16]
   return(result);
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c306:	627b      	str	r3, [r7, #36]	@ 0x24
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	461a      	mov	r2, r3
 800c30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c310:	623b      	str	r3, [r7, #32]
 800c312:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c314:	69f9      	ldr	r1, [r7, #28]
 800c316:	6a3a      	ldr	r2, [r7, #32]
 800c318:	e841 2300 	strex	r3, r2, [r1]
 800c31c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d1e6      	bne.n	800c2f2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c324:	88fb      	ldrh	r3, [r7, #6]
 800c326:	461a      	mov	r2, r3
 800c328:	68b9      	ldr	r1, [r7, #8]
 800c32a:	68f8      	ldr	r0, [r7, #12]
 800c32c:	f000 fcb0 	bl	800cc90 <UART_Start_Receive_DMA>
 800c330:	4603      	mov	r3, r0
 800c332:	e000      	b.n	800c336 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c334:	2302      	movs	r3, #2
  }
}
 800c336:	4618      	mov	r0, r3
 800c338:	3728      	adds	r7, #40	@ 0x28
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	40008000 	.word	0x40008000

0800c344 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c344:	b480      	push	{r7}
 800c346:	b083      	sub	sp, #12
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c34c:	bf00      	nop
 800c34e:	370c      	adds	r7, #12
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr

0800c358 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c360:	bf00      	nop
 800c362:	370c      	adds	r7, #12
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c36c:	b480      	push	{r7}
 800c36e:	b083      	sub	sp, #12
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	460b      	mov	r3, r1
 800c376:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c378:	bf00      	nop
 800c37a:	370c      	adds	r7, #12
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr

0800c384 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c388:	b08c      	sub	sp, #48	@ 0x30
 800c38a:	af00      	add	r7, sp, #0
 800c38c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c38e:	2300      	movs	r3, #0
 800c390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	689a      	ldr	r2, [r3, #8]
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	691b      	ldr	r3, [r3, #16]
 800c39c:	431a      	orrs	r2, r3
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	695b      	ldr	r3, [r3, #20]
 800c3a2:	431a      	orrs	r2, r3
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	69db      	ldr	r3, [r3, #28]
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	4bab      	ldr	r3, [pc, #684]	@ (800c660 <UART_SetConfig+0x2dc>)
 800c3b4:	4013      	ands	r3, r2
 800c3b6:	697a      	ldr	r2, [r7, #20]
 800c3b8:	6812      	ldr	r2, [r2, #0]
 800c3ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3bc:	430b      	orrs	r3, r1
 800c3be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c3c0:	697b      	ldr	r3, [r7, #20]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	685b      	ldr	r3, [r3, #4]
 800c3c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	68da      	ldr	r2, [r3, #12]
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	430a      	orrs	r2, r1
 800c3d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	699b      	ldr	r3, [r3, #24]
 800c3da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4aa0      	ldr	r2, [pc, #640]	@ (800c664 <UART_SetConfig+0x2e0>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d004      	beq.n	800c3f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	6a1b      	ldr	r3, [r3, #32]
 800c3ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	689b      	ldr	r3, [r3, #8]
 800c3f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c3fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	6812      	ldr	r2, [r2, #0]
 800c402:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c404:	430b      	orrs	r3, r1
 800c406:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c40e:	f023 010f 	bic.w	r1, r3, #15
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c416:	697b      	ldr	r3, [r7, #20]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	430a      	orrs	r2, r1
 800c41c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c41e:	697b      	ldr	r3, [r7, #20]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	4a91      	ldr	r2, [pc, #580]	@ (800c668 <UART_SetConfig+0x2e4>)
 800c424:	4293      	cmp	r3, r2
 800c426:	d125      	bne.n	800c474 <UART_SetConfig+0xf0>
 800c428:	4b90      	ldr	r3, [pc, #576]	@ (800c66c <UART_SetConfig+0x2e8>)
 800c42a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c42e:	f003 0303 	and.w	r3, r3, #3
 800c432:	2b03      	cmp	r3, #3
 800c434:	d81a      	bhi.n	800c46c <UART_SetConfig+0xe8>
 800c436:	a201      	add	r2, pc, #4	@ (adr r2, 800c43c <UART_SetConfig+0xb8>)
 800c438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c43c:	0800c44d 	.word	0x0800c44d
 800c440:	0800c45d 	.word	0x0800c45d
 800c444:	0800c455 	.word	0x0800c455
 800c448:	0800c465 	.word	0x0800c465
 800c44c:	2301      	movs	r3, #1
 800c44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c452:	e0d6      	b.n	800c602 <UART_SetConfig+0x27e>
 800c454:	2302      	movs	r3, #2
 800c456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c45a:	e0d2      	b.n	800c602 <UART_SetConfig+0x27e>
 800c45c:	2304      	movs	r3, #4
 800c45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c462:	e0ce      	b.n	800c602 <UART_SetConfig+0x27e>
 800c464:	2308      	movs	r3, #8
 800c466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c46a:	e0ca      	b.n	800c602 <UART_SetConfig+0x27e>
 800c46c:	2310      	movs	r3, #16
 800c46e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c472:	e0c6      	b.n	800c602 <UART_SetConfig+0x27e>
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	4a7d      	ldr	r2, [pc, #500]	@ (800c670 <UART_SetConfig+0x2ec>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d138      	bne.n	800c4f0 <UART_SetConfig+0x16c>
 800c47e:	4b7b      	ldr	r3, [pc, #492]	@ (800c66c <UART_SetConfig+0x2e8>)
 800c480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c484:	f003 030c 	and.w	r3, r3, #12
 800c488:	2b0c      	cmp	r3, #12
 800c48a:	d82d      	bhi.n	800c4e8 <UART_SetConfig+0x164>
 800c48c:	a201      	add	r2, pc, #4	@ (adr r2, 800c494 <UART_SetConfig+0x110>)
 800c48e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c492:	bf00      	nop
 800c494:	0800c4c9 	.word	0x0800c4c9
 800c498:	0800c4e9 	.word	0x0800c4e9
 800c49c:	0800c4e9 	.word	0x0800c4e9
 800c4a0:	0800c4e9 	.word	0x0800c4e9
 800c4a4:	0800c4d9 	.word	0x0800c4d9
 800c4a8:	0800c4e9 	.word	0x0800c4e9
 800c4ac:	0800c4e9 	.word	0x0800c4e9
 800c4b0:	0800c4e9 	.word	0x0800c4e9
 800c4b4:	0800c4d1 	.word	0x0800c4d1
 800c4b8:	0800c4e9 	.word	0x0800c4e9
 800c4bc:	0800c4e9 	.word	0x0800c4e9
 800c4c0:	0800c4e9 	.word	0x0800c4e9
 800c4c4:	0800c4e1 	.word	0x0800c4e1
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4ce:	e098      	b.n	800c602 <UART_SetConfig+0x27e>
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4d6:	e094      	b.n	800c602 <UART_SetConfig+0x27e>
 800c4d8:	2304      	movs	r3, #4
 800c4da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4de:	e090      	b.n	800c602 <UART_SetConfig+0x27e>
 800c4e0:	2308      	movs	r3, #8
 800c4e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4e6:	e08c      	b.n	800c602 <UART_SetConfig+0x27e>
 800c4e8:	2310      	movs	r3, #16
 800c4ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4ee:	e088      	b.n	800c602 <UART_SetConfig+0x27e>
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	4a5f      	ldr	r2, [pc, #380]	@ (800c674 <UART_SetConfig+0x2f0>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d125      	bne.n	800c546 <UART_SetConfig+0x1c2>
 800c4fa:	4b5c      	ldr	r3, [pc, #368]	@ (800c66c <UART_SetConfig+0x2e8>)
 800c4fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c500:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c504:	2b30      	cmp	r3, #48	@ 0x30
 800c506:	d016      	beq.n	800c536 <UART_SetConfig+0x1b2>
 800c508:	2b30      	cmp	r3, #48	@ 0x30
 800c50a:	d818      	bhi.n	800c53e <UART_SetConfig+0x1ba>
 800c50c:	2b20      	cmp	r3, #32
 800c50e:	d00a      	beq.n	800c526 <UART_SetConfig+0x1a2>
 800c510:	2b20      	cmp	r3, #32
 800c512:	d814      	bhi.n	800c53e <UART_SetConfig+0x1ba>
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <UART_SetConfig+0x19a>
 800c518:	2b10      	cmp	r3, #16
 800c51a:	d008      	beq.n	800c52e <UART_SetConfig+0x1aa>
 800c51c:	e00f      	b.n	800c53e <UART_SetConfig+0x1ba>
 800c51e:	2300      	movs	r3, #0
 800c520:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c524:	e06d      	b.n	800c602 <UART_SetConfig+0x27e>
 800c526:	2302      	movs	r3, #2
 800c528:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c52c:	e069      	b.n	800c602 <UART_SetConfig+0x27e>
 800c52e:	2304      	movs	r3, #4
 800c530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c534:	e065      	b.n	800c602 <UART_SetConfig+0x27e>
 800c536:	2308      	movs	r3, #8
 800c538:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c53c:	e061      	b.n	800c602 <UART_SetConfig+0x27e>
 800c53e:	2310      	movs	r3, #16
 800c540:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c544:	e05d      	b.n	800c602 <UART_SetConfig+0x27e>
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a4b      	ldr	r2, [pc, #300]	@ (800c678 <UART_SetConfig+0x2f4>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d125      	bne.n	800c59c <UART_SetConfig+0x218>
 800c550:	4b46      	ldr	r3, [pc, #280]	@ (800c66c <UART_SetConfig+0x2e8>)
 800c552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c556:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c55a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c55c:	d016      	beq.n	800c58c <UART_SetConfig+0x208>
 800c55e:	2bc0      	cmp	r3, #192	@ 0xc0
 800c560:	d818      	bhi.n	800c594 <UART_SetConfig+0x210>
 800c562:	2b80      	cmp	r3, #128	@ 0x80
 800c564:	d00a      	beq.n	800c57c <UART_SetConfig+0x1f8>
 800c566:	2b80      	cmp	r3, #128	@ 0x80
 800c568:	d814      	bhi.n	800c594 <UART_SetConfig+0x210>
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d002      	beq.n	800c574 <UART_SetConfig+0x1f0>
 800c56e:	2b40      	cmp	r3, #64	@ 0x40
 800c570:	d008      	beq.n	800c584 <UART_SetConfig+0x200>
 800c572:	e00f      	b.n	800c594 <UART_SetConfig+0x210>
 800c574:	2300      	movs	r3, #0
 800c576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c57a:	e042      	b.n	800c602 <UART_SetConfig+0x27e>
 800c57c:	2302      	movs	r3, #2
 800c57e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c582:	e03e      	b.n	800c602 <UART_SetConfig+0x27e>
 800c584:	2304      	movs	r3, #4
 800c586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c58a:	e03a      	b.n	800c602 <UART_SetConfig+0x27e>
 800c58c:	2308      	movs	r3, #8
 800c58e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c592:	e036      	b.n	800c602 <UART_SetConfig+0x27e>
 800c594:	2310      	movs	r3, #16
 800c596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c59a:	e032      	b.n	800c602 <UART_SetConfig+0x27e>
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4a30      	ldr	r2, [pc, #192]	@ (800c664 <UART_SetConfig+0x2e0>)
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d12a      	bne.n	800c5fc <UART_SetConfig+0x278>
 800c5a6:	4b31      	ldr	r3, [pc, #196]	@ (800c66c <UART_SetConfig+0x2e8>)
 800c5a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c5b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c5b4:	d01a      	beq.n	800c5ec <UART_SetConfig+0x268>
 800c5b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c5ba:	d81b      	bhi.n	800c5f4 <UART_SetConfig+0x270>
 800c5bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c5c0:	d00c      	beq.n	800c5dc <UART_SetConfig+0x258>
 800c5c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c5c6:	d815      	bhi.n	800c5f4 <UART_SetConfig+0x270>
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d003      	beq.n	800c5d4 <UART_SetConfig+0x250>
 800c5cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5d0:	d008      	beq.n	800c5e4 <UART_SetConfig+0x260>
 800c5d2:	e00f      	b.n	800c5f4 <UART_SetConfig+0x270>
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5da:	e012      	b.n	800c602 <UART_SetConfig+0x27e>
 800c5dc:	2302      	movs	r3, #2
 800c5de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5e2:	e00e      	b.n	800c602 <UART_SetConfig+0x27e>
 800c5e4:	2304      	movs	r3, #4
 800c5e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5ea:	e00a      	b.n	800c602 <UART_SetConfig+0x27e>
 800c5ec:	2308      	movs	r3, #8
 800c5ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5f2:	e006      	b.n	800c602 <UART_SetConfig+0x27e>
 800c5f4:	2310      	movs	r3, #16
 800c5f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5fa:	e002      	b.n	800c602 <UART_SetConfig+0x27e>
 800c5fc:	2310      	movs	r3, #16
 800c5fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4a17      	ldr	r2, [pc, #92]	@ (800c664 <UART_SetConfig+0x2e0>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	f040 80a8 	bne.w	800c75e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c60e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c612:	2b08      	cmp	r3, #8
 800c614:	d834      	bhi.n	800c680 <UART_SetConfig+0x2fc>
 800c616:	a201      	add	r2, pc, #4	@ (adr r2, 800c61c <UART_SetConfig+0x298>)
 800c618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c61c:	0800c641 	.word	0x0800c641
 800c620:	0800c681 	.word	0x0800c681
 800c624:	0800c649 	.word	0x0800c649
 800c628:	0800c681 	.word	0x0800c681
 800c62c:	0800c64f 	.word	0x0800c64f
 800c630:	0800c681 	.word	0x0800c681
 800c634:	0800c681 	.word	0x0800c681
 800c638:	0800c681 	.word	0x0800c681
 800c63c:	0800c657 	.word	0x0800c657
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c640:	f7fd fcb6 	bl	8009fb0 <HAL_RCC_GetPCLK1Freq>
 800c644:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c646:	e021      	b.n	800c68c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c648:	4b0c      	ldr	r3, [pc, #48]	@ (800c67c <UART_SetConfig+0x2f8>)
 800c64a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c64c:	e01e      	b.n	800c68c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c64e:	f7fd fc41 	bl	8009ed4 <HAL_RCC_GetSysClockFreq>
 800c652:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c654:	e01a      	b.n	800c68c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c656:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c65a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c65c:	e016      	b.n	800c68c <UART_SetConfig+0x308>
 800c65e:	bf00      	nop
 800c660:	cfff69f3 	.word	0xcfff69f3
 800c664:	40008000 	.word	0x40008000
 800c668:	40013800 	.word	0x40013800
 800c66c:	40021000 	.word	0x40021000
 800c670:	40004400 	.word	0x40004400
 800c674:	40004800 	.word	0x40004800
 800c678:	40004c00 	.word	0x40004c00
 800c67c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c680:	2300      	movs	r3, #0
 800c682:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c684:	2301      	movs	r3, #1
 800c686:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c68a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f000 812a 	beq.w	800c8e8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c698:	4a9e      	ldr	r2, [pc, #632]	@ (800c914 <UART_SetConfig+0x590>)
 800c69a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c69e:	461a      	mov	r2, r3
 800c6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6a6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	685a      	ldr	r2, [r3, #4]
 800c6ac:	4613      	mov	r3, r2
 800c6ae:	005b      	lsls	r3, r3, #1
 800c6b0:	4413      	add	r3, r2
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d305      	bcc.n	800c6c4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c6be:	69ba      	ldr	r2, [r7, #24]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d903      	bls.n	800c6cc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c6ca:	e10d      	b.n	800c8e8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	60bb      	str	r3, [r7, #8]
 800c6d2:	60fa      	str	r2, [r7, #12]
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6d8:	4a8e      	ldr	r2, [pc, #568]	@ (800c914 <UART_SetConfig+0x590>)
 800c6da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6de:	b29b      	uxth	r3, r3
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	603b      	str	r3, [r7, #0]
 800c6e4:	607a      	str	r2, [r7, #4]
 800c6e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c6ee:	f7f4 f9b1 	bl	8000a54 <__aeabi_uldivmod>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	4610      	mov	r0, r2
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	f04f 0200 	mov.w	r2, #0
 800c6fe:	f04f 0300 	mov.w	r3, #0
 800c702:	020b      	lsls	r3, r1, #8
 800c704:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c708:	0202      	lsls	r2, r0, #8
 800c70a:	6979      	ldr	r1, [r7, #20]
 800c70c:	6849      	ldr	r1, [r1, #4]
 800c70e:	0849      	lsrs	r1, r1, #1
 800c710:	2000      	movs	r0, #0
 800c712:	460c      	mov	r4, r1
 800c714:	4605      	mov	r5, r0
 800c716:	eb12 0804 	adds.w	r8, r2, r4
 800c71a:	eb43 0905 	adc.w	r9, r3, r5
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	2200      	movs	r2, #0
 800c724:	469a      	mov	sl, r3
 800c726:	4693      	mov	fp, r2
 800c728:	4652      	mov	r2, sl
 800c72a:	465b      	mov	r3, fp
 800c72c:	4640      	mov	r0, r8
 800c72e:	4649      	mov	r1, r9
 800c730:	f7f4 f990 	bl	8000a54 <__aeabi_uldivmod>
 800c734:	4602      	mov	r2, r0
 800c736:	460b      	mov	r3, r1
 800c738:	4613      	mov	r3, r2
 800c73a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c73c:	6a3b      	ldr	r3, [r7, #32]
 800c73e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c742:	d308      	bcc.n	800c756 <UART_SetConfig+0x3d2>
 800c744:	6a3b      	ldr	r3, [r7, #32]
 800c746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c74a:	d204      	bcs.n	800c756 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6a3a      	ldr	r2, [r7, #32]
 800c752:	60da      	str	r2, [r3, #12]
 800c754:	e0c8      	b.n	800c8e8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c756:	2301      	movs	r3, #1
 800c758:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c75c:	e0c4      	b.n	800c8e8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	69db      	ldr	r3, [r3, #28]
 800c762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c766:	d167      	bne.n	800c838 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800c768:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c76c:	2b08      	cmp	r3, #8
 800c76e:	d828      	bhi.n	800c7c2 <UART_SetConfig+0x43e>
 800c770:	a201      	add	r2, pc, #4	@ (adr r2, 800c778 <UART_SetConfig+0x3f4>)
 800c772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c776:	bf00      	nop
 800c778:	0800c79d 	.word	0x0800c79d
 800c77c:	0800c7a5 	.word	0x0800c7a5
 800c780:	0800c7ad 	.word	0x0800c7ad
 800c784:	0800c7c3 	.word	0x0800c7c3
 800c788:	0800c7b3 	.word	0x0800c7b3
 800c78c:	0800c7c3 	.word	0x0800c7c3
 800c790:	0800c7c3 	.word	0x0800c7c3
 800c794:	0800c7c3 	.word	0x0800c7c3
 800c798:	0800c7bb 	.word	0x0800c7bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c79c:	f7fd fc08 	bl	8009fb0 <HAL_RCC_GetPCLK1Freq>
 800c7a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c7a2:	e014      	b.n	800c7ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c7a4:	f7fd fc1a 	bl	8009fdc <HAL_RCC_GetPCLK2Freq>
 800c7a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c7aa:	e010      	b.n	800c7ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c7ac:	4b5a      	ldr	r3, [pc, #360]	@ (800c918 <UART_SetConfig+0x594>)
 800c7ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c7b0:	e00d      	b.n	800c7ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c7b2:	f7fd fb8f 	bl	8009ed4 <HAL_RCC_GetSysClockFreq>
 800c7b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c7b8:	e009      	b.n	800c7ce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c7ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c7be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c7c0:	e005      	b.n	800c7ce <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c7cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	f000 8089 	beq.w	800c8e8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7da:	4a4e      	ldr	r2, [pc, #312]	@ (800c914 <UART_SetConfig+0x590>)
 800c7dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c7e0:	461a      	mov	r2, r3
 800c7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7e8:	005a      	lsls	r2, r3, #1
 800c7ea:	697b      	ldr	r3, [r7, #20]
 800c7ec:	685b      	ldr	r3, [r3, #4]
 800c7ee:	085b      	lsrs	r3, r3, #1
 800c7f0:	441a      	add	r2, r3
 800c7f2:	697b      	ldr	r3, [r7, #20]
 800c7f4:	685b      	ldr	r3, [r3, #4]
 800c7f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c7fc:	6a3b      	ldr	r3, [r7, #32]
 800c7fe:	2b0f      	cmp	r3, #15
 800c800:	d916      	bls.n	800c830 <UART_SetConfig+0x4ac>
 800c802:	6a3b      	ldr	r3, [r7, #32]
 800c804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c808:	d212      	bcs.n	800c830 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c80a:	6a3b      	ldr	r3, [r7, #32]
 800c80c:	b29b      	uxth	r3, r3
 800c80e:	f023 030f 	bic.w	r3, r3, #15
 800c812:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	085b      	lsrs	r3, r3, #1
 800c818:	b29b      	uxth	r3, r3
 800c81a:	f003 0307 	and.w	r3, r3, #7
 800c81e:	b29a      	uxth	r2, r3
 800c820:	8bfb      	ldrh	r3, [r7, #30]
 800c822:	4313      	orrs	r3, r2
 800c824:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	8bfa      	ldrh	r2, [r7, #30]
 800c82c:	60da      	str	r2, [r3, #12]
 800c82e:	e05b      	b.n	800c8e8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c830:	2301      	movs	r3, #1
 800c832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c836:	e057      	b.n	800c8e8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c838:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c83c:	2b08      	cmp	r3, #8
 800c83e:	d828      	bhi.n	800c892 <UART_SetConfig+0x50e>
 800c840:	a201      	add	r2, pc, #4	@ (adr r2, 800c848 <UART_SetConfig+0x4c4>)
 800c842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c846:	bf00      	nop
 800c848:	0800c86d 	.word	0x0800c86d
 800c84c:	0800c875 	.word	0x0800c875
 800c850:	0800c87d 	.word	0x0800c87d
 800c854:	0800c893 	.word	0x0800c893
 800c858:	0800c883 	.word	0x0800c883
 800c85c:	0800c893 	.word	0x0800c893
 800c860:	0800c893 	.word	0x0800c893
 800c864:	0800c893 	.word	0x0800c893
 800c868:	0800c88b 	.word	0x0800c88b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c86c:	f7fd fba0 	bl	8009fb0 <HAL_RCC_GetPCLK1Freq>
 800c870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c872:	e014      	b.n	800c89e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c874:	f7fd fbb2 	bl	8009fdc <HAL_RCC_GetPCLK2Freq>
 800c878:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c87a:	e010      	b.n	800c89e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c87c:	4b26      	ldr	r3, [pc, #152]	@ (800c918 <UART_SetConfig+0x594>)
 800c87e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c880:	e00d      	b.n	800c89e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c882:	f7fd fb27 	bl	8009ed4 <HAL_RCC_GetSysClockFreq>
 800c886:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c888:	e009      	b.n	800c89e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c88a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c88e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c890:	e005      	b.n	800c89e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c892:	2300      	movs	r3, #0
 800c894:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c896:	2301      	movs	r3, #1
 800c898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c89c:	bf00      	nop
    }

    if (pclk != 0U)
 800c89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d021      	beq.n	800c8e8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a8:	4a1a      	ldr	r2, [pc, #104]	@ (800c914 <UART_SetConfig+0x590>)
 800c8aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	085b      	lsrs	r3, r3, #1
 800c8bc:	441a      	add	r2, r3
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c8c8:	6a3b      	ldr	r3, [r7, #32]
 800c8ca:	2b0f      	cmp	r3, #15
 800c8cc:	d909      	bls.n	800c8e2 <UART_SetConfig+0x55e>
 800c8ce:	6a3b      	ldr	r3, [r7, #32]
 800c8d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8d4:	d205      	bcs.n	800c8e2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c8d6:	6a3b      	ldr	r3, [r7, #32]
 800c8d8:	b29a      	uxth	r2, r3
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	60da      	str	r2, [r3, #12]
 800c8e0:	e002      	b.n	800c8e8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	2201      	movs	r2, #1
 800c8ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c8f8:	697b      	ldr	r3, [r7, #20]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	2200      	movs	r2, #0
 800c902:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c904:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3730      	adds	r7, #48	@ 0x30
 800c90c:	46bd      	mov	sp, r7
 800c90e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c912:	bf00      	nop
 800c914:	0800dba4 	.word	0x0800dba4
 800c918:	00f42400 	.word	0x00f42400

0800c91c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c91c:	b480      	push	{r7}
 800c91e:	b083      	sub	sp, #12
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c928:	f003 0308 	and.w	r3, r3, #8
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d00a      	beq.n	800c946 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	685b      	ldr	r3, [r3, #4]
 800c936:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	430a      	orrs	r2, r1
 800c944:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c94a:	f003 0301 	and.w	r3, r3, #1
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d00a      	beq.n	800c968 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	430a      	orrs	r2, r1
 800c966:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c96c:	f003 0302 	and.w	r3, r3, #2
 800c970:	2b00      	cmp	r3, #0
 800c972:	d00a      	beq.n	800c98a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	685b      	ldr	r3, [r3, #4]
 800c97a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	430a      	orrs	r2, r1
 800c988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c98e:	f003 0304 	and.w	r3, r3, #4
 800c992:	2b00      	cmp	r3, #0
 800c994:	d00a      	beq.n	800c9ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	430a      	orrs	r2, r1
 800c9aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9b0:	f003 0310 	and.w	r3, r3, #16
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d00a      	beq.n	800c9ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	430a      	orrs	r2, r1
 800c9cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9d2:	f003 0320 	and.w	r3, r3, #32
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d00a      	beq.n	800c9f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	689b      	ldr	r3, [r3, #8]
 800c9e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	430a      	orrs	r2, r1
 800c9ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d01a      	beq.n	800ca32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	685b      	ldr	r3, [r3, #4]
 800ca02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	430a      	orrs	r2, r1
 800ca10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ca1a:	d10a      	bne.n	800ca32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	430a      	orrs	r2, r1
 800ca30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d00a      	beq.n	800ca54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	430a      	orrs	r2, r1
 800ca52:	605a      	str	r2, [r3, #4]
  }
}
 800ca54:	bf00      	nop
 800ca56:	370c      	adds	r7, #12
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr

0800ca60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b098      	sub	sp, #96	@ 0x60
 800ca64:	af02      	add	r7, sp, #8
 800ca66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ca70:	f7f8 fce4 	bl	800543c <HAL_GetTick>
 800ca74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f003 0308 	and.w	r3, r3, #8
 800ca80:	2b08      	cmp	r3, #8
 800ca82:	d12f      	bne.n	800cae4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ca84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ca88:	9300      	str	r3, [sp, #0]
 800ca8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f000 f88e 	bl	800cbb4 <UART_WaitOnFlagUntilTimeout>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d022      	beq.n	800cae4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caa6:	e853 3f00 	ldrex	r3, [r3]
 800caaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800caac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cab2:	653b      	str	r3, [r7, #80]	@ 0x50
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	461a      	mov	r2, r3
 800caba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cabc:	647b      	str	r3, [r7, #68]	@ 0x44
 800cabe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cac0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cac2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cac4:	e841 2300 	strex	r3, r2, [r1]
 800cac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800caca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d1e6      	bne.n	800ca9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2220      	movs	r2, #32
 800cad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2200      	movs	r2, #0
 800cadc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cae0:	2303      	movs	r3, #3
 800cae2:	e063      	b.n	800cbac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	f003 0304 	and.w	r3, r3, #4
 800caee:	2b04      	cmp	r3, #4
 800caf0:	d149      	bne.n	800cb86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800caf2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800caf6:	9300      	str	r3, [sp, #0]
 800caf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cafa:	2200      	movs	r2, #0
 800cafc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f000 f857 	bl	800cbb4 <UART_WaitOnFlagUntilTimeout>
 800cb06:	4603      	mov	r3, r0
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d03c      	beq.n	800cb86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb14:	e853 3f00 	ldrex	r3, [r3]
 800cb18:	623b      	str	r3, [r7, #32]
   return(result);
 800cb1a:	6a3b      	ldr	r3, [r7, #32]
 800cb1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	461a      	mov	r2, r3
 800cb28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb2a:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb32:	e841 2300 	strex	r3, r2, [r1]
 800cb36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d1e6      	bne.n	800cb0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	3308      	adds	r3, #8
 800cb44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	e853 3f00 	ldrex	r3, [r3]
 800cb4c:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f023 0301 	bic.w	r3, r3, #1
 800cb54:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	3308      	adds	r3, #8
 800cb5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb5e:	61fa      	str	r2, [r7, #28]
 800cb60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb62:	69b9      	ldr	r1, [r7, #24]
 800cb64:	69fa      	ldr	r2, [r7, #28]
 800cb66:	e841 2300 	strex	r3, r2, [r1]
 800cb6a:	617b      	str	r3, [r7, #20]
   return(result);
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d1e5      	bne.n	800cb3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2220      	movs	r2, #32
 800cb76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb82:	2303      	movs	r3, #3
 800cb84:	e012      	b.n	800cbac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2220      	movs	r2, #32
 800cb8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2220      	movs	r2, #32
 800cb92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2200      	movs	r2, #0
 800cba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3758      	adds	r7, #88	@ 0x58
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b084      	sub	sp, #16
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	60b9      	str	r1, [r7, #8]
 800cbbe:	603b      	str	r3, [r7, #0]
 800cbc0:	4613      	mov	r3, r2
 800cbc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cbc4:	e04f      	b.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cbcc:	d04b      	beq.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbce:	f7f8 fc35 	bl	800543c <HAL_GetTick>
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	1ad3      	subs	r3, r2, r3
 800cbd8:	69ba      	ldr	r2, [r7, #24]
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	d302      	bcc.n	800cbe4 <UART_WaitOnFlagUntilTimeout+0x30>
 800cbde:	69bb      	ldr	r3, [r7, #24]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d101      	bne.n	800cbe8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	e04e      	b.n	800cc86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f003 0304 	and.w	r3, r3, #4
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d037      	beq.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	2b80      	cmp	r3, #128	@ 0x80
 800cbfa:	d034      	beq.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	2b40      	cmp	r3, #64	@ 0x40
 800cc00:	d031      	beq.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	69db      	ldr	r3, [r3, #28]
 800cc08:	f003 0308 	and.w	r3, r3, #8
 800cc0c:	2b08      	cmp	r3, #8
 800cc0e:	d110      	bne.n	800cc32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	2208      	movs	r2, #8
 800cc16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cc18:	68f8      	ldr	r0, [r7, #12]
 800cc1a:	f000 f920 	bl	800ce5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	2208      	movs	r2, #8
 800cc22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	2200      	movs	r2, #0
 800cc2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800cc2e:	2301      	movs	r3, #1
 800cc30:	e029      	b.n	800cc86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	69db      	ldr	r3, [r3, #28]
 800cc38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc40:	d111      	bne.n	800cc66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cc4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cc4c:	68f8      	ldr	r0, [r7, #12]
 800cc4e:	f000 f906 	bl	800ce5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	2220      	movs	r2, #32
 800cc56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cc62:	2303      	movs	r3, #3
 800cc64:	e00f      	b.n	800cc86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	69da      	ldr	r2, [r3, #28]
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	4013      	ands	r3, r2
 800cc70:	68ba      	ldr	r2, [r7, #8]
 800cc72:	429a      	cmp	r2, r3
 800cc74:	bf0c      	ite	eq
 800cc76:	2301      	moveq	r3, #1
 800cc78:	2300      	movne	r3, #0
 800cc7a:	b2db      	uxtb	r3, r3
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	79fb      	ldrb	r3, [r7, #7]
 800cc80:	429a      	cmp	r2, r3
 800cc82:	d0a0      	beq.n	800cbc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc84:	2300      	movs	r3, #0
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	3710      	adds	r7, #16
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}
	...

0800cc90 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b096      	sub	sp, #88	@ 0x58
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	60f8      	str	r0, [r7, #12]
 800cc98:	60b9      	str	r1, [r7, #8]
 800cc9a:	4613      	mov	r3, r2
 800cc9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	68ba      	ldr	r2, [r7, #8]
 800cca2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	88fa      	ldrh	r2, [r7, #6]
 800cca8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	2222      	movs	r2, #34	@ 0x22
 800ccb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d02d      	beq.n	800cd22 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cccc:	4a40      	ldr	r2, [pc, #256]	@ (800cdd0 <UART_Start_Receive_DMA+0x140>)
 800ccce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ccd6:	4a3f      	ldr	r2, [pc, #252]	@ (800cdd4 <UART_Start_Receive_DMA+0x144>)
 800ccd8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cce0:	4a3d      	ldr	r2, [pc, #244]	@ (800cdd8 <UART_Start_Receive_DMA+0x148>)
 800cce2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ccea:	2200      	movs	r2, #0
 800ccec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	3324      	adds	r3, #36	@ 0x24
 800ccfa:	4619      	mov	r1, r3
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd00:	461a      	mov	r2, r3
 800cd02:	88fb      	ldrh	r3, [r7, #6]
 800cd04:	f7fb ff5a 	bl	8008bbc <HAL_DMA_Start_IT>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d009      	beq.n	800cd22 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2210      	movs	r2, #16
 800cd12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	2220      	movs	r2, #32
 800cd1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	e051      	b.n	800cdc6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	691b      	ldr	r3, [r3, #16]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d018      	beq.n	800cd5c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd32:	e853 3f00 	ldrex	r3, [r3]
 800cd36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd3e:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	461a      	mov	r2, r3
 800cd46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd4a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd4c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cd4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd50:	e841 2300 	strex	r3, r2, [r1]
 800cd54:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cd56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d1e6      	bne.n	800cd2a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	3308      	adds	r3, #8
 800cd62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd66:	e853 3f00 	ldrex	r3, [r3]
 800cd6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd6e:	f043 0301 	orr.w	r3, r3, #1
 800cd72:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	3308      	adds	r3, #8
 800cd7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd7c:	637a      	str	r2, [r7, #52]	@ 0x34
 800cd7e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cd82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd84:	e841 2300 	strex	r3, r2, [r1]
 800cd88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cd8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d1e5      	bne.n	800cd5c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	3308      	adds	r3, #8
 800cd96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	e853 3f00 	ldrex	r3, [r3]
 800cd9e:	613b      	str	r3, [r7, #16]
   return(result);
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cda6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	3308      	adds	r3, #8
 800cdae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cdb0:	623a      	str	r2, [r7, #32]
 800cdb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdb4:	69f9      	ldr	r1, [r7, #28]
 800cdb6:	6a3a      	ldr	r2, [r7, #32]
 800cdb8:	e841 2300 	strex	r3, r2, [r1]
 800cdbc:	61bb      	str	r3, [r7, #24]
   return(result);
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d1e5      	bne.n	800cd90 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800cdc4:	2300      	movs	r3, #0
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3758      	adds	r7, #88	@ 0x58
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	0800cf2b 	.word	0x0800cf2b
 800cdd4:	0800d057 	.word	0x0800d057
 800cdd8:	0800d095 	.word	0x0800d095

0800cddc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b08f      	sub	sp, #60	@ 0x3c
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdea:	6a3b      	ldr	r3, [r7, #32]
 800cdec:	e853 3f00 	ldrex	r3, [r3]
 800cdf0:	61fb      	str	r3, [r7, #28]
   return(result);
 800cdf2:	69fb      	ldr	r3, [r7, #28]
 800cdf4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cdf8:	637b      	str	r3, [r7, #52]	@ 0x34
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	461a      	mov	r2, r3
 800ce00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce04:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce0a:	e841 2300 	strex	r3, r2, [r1]
 800ce0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d1e6      	bne.n	800cde4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	3308      	adds	r3, #8
 800ce1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	e853 3f00 	ldrex	r3, [r3]
 800ce24:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ce2c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	3308      	adds	r3, #8
 800ce34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce36:	61ba      	str	r2, [r7, #24]
 800ce38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce3a:	6979      	ldr	r1, [r7, #20]
 800ce3c:	69ba      	ldr	r2, [r7, #24]
 800ce3e:	e841 2300 	strex	r3, r2, [r1]
 800ce42:	613b      	str	r3, [r7, #16]
   return(result);
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d1e5      	bne.n	800ce16 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2220      	movs	r2, #32
 800ce4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ce52:	bf00      	nop
 800ce54:	373c      	adds	r7, #60	@ 0x3c
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ce5e:	b480      	push	{r7}
 800ce60:	b095      	sub	sp, #84	@ 0x54
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce6e:	e853 3f00 	ldrex	r3, [r3]
 800ce72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ce74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ce7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	461a      	mov	r2, r3
 800ce82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce84:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce8c:	e841 2300 	strex	r3, r2, [r1]
 800ce90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d1e6      	bne.n	800ce66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	3308      	adds	r3, #8
 800ce9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea0:	6a3b      	ldr	r3, [r7, #32]
 800cea2:	e853 3f00 	ldrex	r3, [r3]
 800cea6:	61fb      	str	r3, [r7, #28]
   return(result);
 800cea8:	69fb      	ldr	r3, [r7, #28]
 800ceaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ceae:	f023 0301 	bic.w	r3, r3, #1
 800ceb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	3308      	adds	r3, #8
 800ceba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cebc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cec4:	e841 2300 	strex	r3, r2, [r1]
 800cec8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ceca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d1e3      	bne.n	800ce98 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d118      	bne.n	800cf0a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	e853 3f00 	ldrex	r3, [r3]
 800cee4:	60bb      	str	r3, [r7, #8]
   return(result);
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	f023 0310 	bic.w	r3, r3, #16
 800ceec:	647b      	str	r3, [r7, #68]	@ 0x44
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	461a      	mov	r2, r3
 800cef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cef6:	61bb      	str	r3, [r7, #24]
 800cef8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cefa:	6979      	ldr	r1, [r7, #20]
 800cefc:	69ba      	ldr	r2, [r7, #24]
 800cefe:	e841 2300 	strex	r3, r2, [r1]
 800cf02:	613b      	str	r3, [r7, #16]
   return(result);
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d1e6      	bne.n	800ced8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2220      	movs	r2, #32
 800cf0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2200      	movs	r2, #0
 800cf16:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cf1e:	bf00      	nop
 800cf20:	3754      	adds	r7, #84	@ 0x54
 800cf22:	46bd      	mov	sp, r7
 800cf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf28:	4770      	bx	lr

0800cf2a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cf2a:	b580      	push	{r7, lr}
 800cf2c:	b09c      	sub	sp, #112	@ 0x70
 800cf2e:	af00      	add	r7, sp, #0
 800cf30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf36:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f003 0320 	and.w	r3, r3, #32
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d171      	bne.n	800d02a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800cf46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf56:	e853 3f00 	ldrex	r3, [r3]
 800cf5a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cf5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf62:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cf64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	461a      	mov	r2, r3
 800cf6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cf6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf6e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf74:	e841 2300 	strex	r3, r2, [r1]
 800cf78:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d1e6      	bne.n	800cf4e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	3308      	adds	r3, #8
 800cf86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8a:	e853 3f00 	ldrex	r3, [r3]
 800cf8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf92:	f023 0301 	bic.w	r3, r3, #1
 800cf96:	667b      	str	r3, [r7, #100]	@ 0x64
 800cf98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	3308      	adds	r3, #8
 800cf9e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cfa0:	647a      	str	r2, [r7, #68]	@ 0x44
 800cfa2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cfa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfa8:	e841 2300 	strex	r3, r2, [r1]
 800cfac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cfae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d1e5      	bne.n	800cf80 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	3308      	adds	r3, #8
 800cfba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfbe:	e853 3f00 	ldrex	r3, [r3]
 800cfc2:	623b      	str	r3, [r7, #32]
   return(result);
 800cfc4:	6a3b      	ldr	r3, [r7, #32]
 800cfc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfca:	663b      	str	r3, [r7, #96]	@ 0x60
 800cfcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	3308      	adds	r3, #8
 800cfd2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cfd4:	633a      	str	r2, [r7, #48]	@ 0x30
 800cfd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cfda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfdc:	e841 2300 	strex	r3, r2, [r1]
 800cfe0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cfe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d1e5      	bne.n	800cfb4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cfe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfea:	2220      	movs	r2, #32
 800cfec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cff0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cff2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d118      	bne.n	800d02a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cff8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	e853 3f00 	ldrex	r3, [r3]
 800d004:	60fb      	str	r3, [r7, #12]
   return(result);
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	f023 0310 	bic.w	r3, r3, #16
 800d00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d00e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	461a      	mov	r2, r3
 800d014:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d016:	61fb      	str	r3, [r7, #28]
 800d018:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d01a:	69b9      	ldr	r1, [r7, #24]
 800d01c:	69fa      	ldr	r2, [r7, #28]
 800d01e:	e841 2300 	strex	r3, r2, [r1]
 800d022:	617b      	str	r3, [r7, #20]
   return(result);
 800d024:	697b      	ldr	r3, [r7, #20]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d1e6      	bne.n	800cff8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d02a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d02c:	2200      	movs	r2, #0
 800d02e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d032:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d034:	2b01      	cmp	r3, #1
 800d036:	d107      	bne.n	800d048 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d03a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d03e:	4619      	mov	r1, r3
 800d040:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d042:	f7ff f993 	bl	800c36c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d046:	e002      	b.n	800d04e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d048:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d04a:	f7f3 feeb 	bl	8000e24 <HAL_UART_RxCpltCallback>
}
 800d04e:	bf00      	nop
 800d050:	3770      	adds	r7, #112	@ 0x70
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}

0800d056 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d056:	b580      	push	{r7, lr}
 800d058:	b084      	sub	sp, #16
 800d05a:	af00      	add	r7, sp, #0
 800d05c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d062:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	2201      	movs	r2, #1
 800d068:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d109      	bne.n	800d086 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d078:	085b      	lsrs	r3, r3, #1
 800d07a:	b29b      	uxth	r3, r3
 800d07c:	4619      	mov	r1, r3
 800d07e:	68f8      	ldr	r0, [r7, #12]
 800d080:	f7ff f974 	bl	800c36c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d084:	e002      	b.n	800d08c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d086:	68f8      	ldr	r0, [r7, #12]
 800d088:	f7ff f95c 	bl	800c344 <HAL_UART_RxHalfCpltCallback>
}
 800d08c:	bf00      	nop
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b086      	sub	sp, #24
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0a0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d0b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0bc:	2b80      	cmp	r3, #128	@ 0x80
 800d0be:	d109      	bne.n	800d0d4 <UART_DMAError+0x40>
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	2b21      	cmp	r3, #33	@ 0x21
 800d0c4:	d106      	bne.n	800d0d4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d0ce:	6978      	ldr	r0, [r7, #20]
 800d0d0:	f7ff fe84 	bl	800cddc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0de:	2b40      	cmp	r3, #64	@ 0x40
 800d0e0:	d109      	bne.n	800d0f6 <UART_DMAError+0x62>
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	2b22      	cmp	r3, #34	@ 0x22
 800d0e6:	d106      	bne.n	800d0f6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d0f0:	6978      	ldr	r0, [r7, #20]
 800d0f2:	f7ff feb4 	bl	800ce5e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d0f6:	697b      	ldr	r3, [r7, #20]
 800d0f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0fc:	f043 0210 	orr.w	r2, r3, #16
 800d100:	697b      	ldr	r3, [r7, #20]
 800d102:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d106:	6978      	ldr	r0, [r7, #20]
 800d108:	f7ff f926 	bl	800c358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d10c:	bf00      	nop
 800d10e:	3718      	adds	r7, #24
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}

0800d114 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d114:	b480      	push	{r7}
 800d116:	b085      	sub	sp, #20
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d122:	2b01      	cmp	r3, #1
 800d124:	d101      	bne.n	800d12a <HAL_UARTEx_DisableFifoMode+0x16>
 800d126:	2302      	movs	r3, #2
 800d128:	e027      	b.n	800d17a <HAL_UARTEx_DisableFifoMode+0x66>
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2201      	movs	r2, #1
 800d12e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2224      	movs	r2, #36	@ 0x24
 800d136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	681a      	ldr	r2, [r3, #0]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f022 0201 	bic.w	r2, r2, #1
 800d150:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d158:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2200      	movs	r2, #0
 800d15e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	68fa      	ldr	r2, [r7, #12]
 800d166:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2220      	movs	r2, #32
 800d16c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d178:	2300      	movs	r3, #0
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3714      	adds	r7, #20
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr

0800d186 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d186:	b580      	push	{r7, lr}
 800d188:	b084      	sub	sp, #16
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	6078      	str	r0, [r7, #4]
 800d18e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d196:	2b01      	cmp	r3, #1
 800d198:	d101      	bne.n	800d19e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d19a:	2302      	movs	r3, #2
 800d19c:	e02d      	b.n	800d1fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2224      	movs	r2, #36	@ 0x24
 800d1aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f022 0201 	bic.w	r2, r2, #1
 800d1c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	689b      	ldr	r3, [r3, #8]
 800d1cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	683a      	ldr	r2, [r7, #0]
 800d1d6:	430a      	orrs	r2, r1
 800d1d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	f000 f850 	bl	800d280 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2220      	movs	r2, #32
 800d1ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}

0800d202 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d202:	b580      	push	{r7, lr}
 800d204:	b084      	sub	sp, #16
 800d206:	af00      	add	r7, sp, #0
 800d208:	6078      	str	r0, [r7, #4]
 800d20a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d212:	2b01      	cmp	r3, #1
 800d214:	d101      	bne.n	800d21a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d216:	2302      	movs	r3, #2
 800d218:	e02d      	b.n	800d276 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2201      	movs	r2, #1
 800d21e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2224      	movs	r2, #36	@ 0x24
 800d226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	f022 0201 	bic.w	r2, r2, #1
 800d240:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	689b      	ldr	r3, [r3, #8]
 800d248:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	683a      	ldr	r2, [r7, #0]
 800d252:	430a      	orrs	r2, r1
 800d254:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f000 f812 	bl	800d280 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	68fa      	ldr	r2, [r7, #12]
 800d262:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2220      	movs	r2, #32
 800d268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2200      	movs	r2, #0
 800d270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d274:	2300      	movs	r3, #0
}
 800d276:	4618      	mov	r0, r3
 800d278:	3710      	adds	r7, #16
 800d27a:	46bd      	mov	sp, r7
 800d27c:	bd80      	pop	{r7, pc}
	...

0800d280 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d280:	b480      	push	{r7}
 800d282:	b085      	sub	sp, #20
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d108      	bne.n	800d2a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2201      	movs	r2, #1
 800d294:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2201      	movs	r2, #1
 800d29c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d2a0:	e031      	b.n	800d306 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d2a2:	2308      	movs	r3, #8
 800d2a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d2a6:	2308      	movs	r3, #8
 800d2a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	689b      	ldr	r3, [r3, #8]
 800d2b0:	0e5b      	lsrs	r3, r3, #25
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	f003 0307 	and.w	r3, r3, #7
 800d2b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	689b      	ldr	r3, [r3, #8]
 800d2c0:	0f5b      	lsrs	r3, r3, #29
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	f003 0307 	and.w	r3, r3, #7
 800d2c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2ca:	7bbb      	ldrb	r3, [r7, #14]
 800d2cc:	7b3a      	ldrb	r2, [r7, #12]
 800d2ce:	4911      	ldr	r1, [pc, #68]	@ (800d314 <UARTEx_SetNbDataToProcess+0x94>)
 800d2d0:	5c8a      	ldrb	r2, [r1, r2]
 800d2d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d2d6:	7b3a      	ldrb	r2, [r7, #12]
 800d2d8:	490f      	ldr	r1, [pc, #60]	@ (800d318 <UARTEx_SetNbDataToProcess+0x98>)
 800d2da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2e0:	b29a      	uxth	r2, r3
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2e8:	7bfb      	ldrb	r3, [r7, #15]
 800d2ea:	7b7a      	ldrb	r2, [r7, #13]
 800d2ec:	4909      	ldr	r1, [pc, #36]	@ (800d314 <UARTEx_SetNbDataToProcess+0x94>)
 800d2ee:	5c8a      	ldrb	r2, [r1, r2]
 800d2f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d2f4:	7b7a      	ldrb	r2, [r7, #13]
 800d2f6:	4908      	ldr	r1, [pc, #32]	@ (800d318 <UARTEx_SetNbDataToProcess+0x98>)
 800d2f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2fa:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2fe:	b29a      	uxth	r2, r3
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d306:	bf00      	nop
 800d308:	3714      	adds	r7, #20
 800d30a:	46bd      	mov	sp, r7
 800d30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d310:	4770      	bx	lr
 800d312:	bf00      	nop
 800d314:	0800dbbc 	.word	0x0800dbbc
 800d318:	0800dbc4 	.word	0x0800dbc4

0800d31c <memset>:
 800d31c:	4402      	add	r2, r0
 800d31e:	4603      	mov	r3, r0
 800d320:	4293      	cmp	r3, r2
 800d322:	d100      	bne.n	800d326 <memset+0xa>
 800d324:	4770      	bx	lr
 800d326:	f803 1b01 	strb.w	r1, [r3], #1
 800d32a:	e7f9      	b.n	800d320 <memset+0x4>

0800d32c <__libc_init_array>:
 800d32c:	b570      	push	{r4, r5, r6, lr}
 800d32e:	4d0d      	ldr	r5, [pc, #52]	@ (800d364 <__libc_init_array+0x38>)
 800d330:	4c0d      	ldr	r4, [pc, #52]	@ (800d368 <__libc_init_array+0x3c>)
 800d332:	1b64      	subs	r4, r4, r5
 800d334:	10a4      	asrs	r4, r4, #2
 800d336:	2600      	movs	r6, #0
 800d338:	42a6      	cmp	r6, r4
 800d33a:	d109      	bne.n	800d350 <__libc_init_array+0x24>
 800d33c:	4d0b      	ldr	r5, [pc, #44]	@ (800d36c <__libc_init_array+0x40>)
 800d33e:	4c0c      	ldr	r4, [pc, #48]	@ (800d370 <__libc_init_array+0x44>)
 800d340:	f000 f818 	bl	800d374 <_init>
 800d344:	1b64      	subs	r4, r4, r5
 800d346:	10a4      	asrs	r4, r4, #2
 800d348:	2600      	movs	r6, #0
 800d34a:	42a6      	cmp	r6, r4
 800d34c:	d105      	bne.n	800d35a <__libc_init_array+0x2e>
 800d34e:	bd70      	pop	{r4, r5, r6, pc}
 800d350:	f855 3b04 	ldr.w	r3, [r5], #4
 800d354:	4798      	blx	r3
 800d356:	3601      	adds	r6, #1
 800d358:	e7ee      	b.n	800d338 <__libc_init_array+0xc>
 800d35a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d35e:	4798      	blx	r3
 800d360:	3601      	adds	r6, #1
 800d362:	e7f2      	b.n	800d34a <__libc_init_array+0x1e>
 800d364:	0800dbd4 	.word	0x0800dbd4
 800d368:	0800dbd4 	.word	0x0800dbd4
 800d36c:	0800dbd4 	.word	0x0800dbd4
 800d370:	0800dbd8 	.word	0x0800dbd8

0800d374 <_init>:
 800d374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d376:	bf00      	nop
 800d378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d37a:	bc08      	pop	{r3}
 800d37c:	469e      	mov	lr, r3
 800d37e:	4770      	bx	lr

0800d380 <_fini>:
 800d380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d382:	bf00      	nop
 800d384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d386:	bc08      	pop	{r3}
 800d388:	469e      	mov	lr, r3
 800d38a:	4770      	bx	lr
