// Seed: 3207306845
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wand id_3,
    output wire id_4,
    output wor  id_5,
    input  tri0 id_6
);
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6
    , id_9,
    output supply1 id_7
);
  assign id_2 = id_3;
  always id_0 <= id_9;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_3,
      id_7,
      id_2,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
