// Seed: 3848419396
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always $display(1, 1, 1, 1);
  wire id_3, id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
    , id_7,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5
);
  tri id_8 = id_0;
  nor (id_5, id_10, id_0, id_8, id_2, id_7, id_9, id_1, id_3);
  wor id_9;
  assign id_9 = id_0;
  always id_7 = 1'b0;
  assign id_8 = id_7 - 1;
  wire id_10;
  module_0(
      id_10, id_10
  );
endmodule
