INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Documents/GitHub/Protocolos/TPs/TP1/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Documents/GitHub/Protocolos/TPs/TP1/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Documents/GitHub/Protocolos/TPs/TP1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Documents/GitHub/Protocolos/TPs/TP1/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
