<stg><name>conv_1</name>


<trans_list>

<trans id="340" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten39 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln32_8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %lshr_ln1117_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %add_ln23_1 = add i5 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %icmp_ln8 = icmp eq i12 %indvar_flatten39, -40

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %add_ln8 = add i12 %indvar_flatten39, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i8 %indvar_flatten, -100

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln203 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln203 = mul i10 26, %zext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %trunc_ln32 = trunc i5 %select_ln32_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter1_Loop_begin:8  %select_ln32_2 = select i1 %icmp_ln11, i4 %lshr_ln1117_1, i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:14  %add_ln23 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:15  %lshr_ln1117_1_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln23, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_1_mid1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter1_Loop_begin:16  %select_ln32_3 = select i1 %icmp_ln11, i4 %lshr_ln1117_1_mid1, i4 %lshr_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:22  %select_ln32_4 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:23  %add_ln32 = add i5 %r_0, %select_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:24  %zext_ln1117_2_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln32, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="zext_ln1117_2_mid2_v"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:30  %select_ln32_5 = select i1 %icmp_ln11, i5 1, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:31  %select_ln32_6 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:32  %xor_ln32 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:33  %icmp_ln14 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:34  %and_ln32 = and i1 %icmp_ln14, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:35  %add_ln23_3 = add i5 1, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:37  %or_ln32 = or i1 %and_ln32, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:38  %select_ln32_7 = select i1 %or_ln32, i3 0, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:39  %select_ln32_8 = select i1 %and_ln32, i5 %add_ln23_3, i5 %select_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:40  %zext_ln32 = zext i5 %select_ln32_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:53  %add_ln203 = add i10 %mul_ln203, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:58  %add_ln23_4 = add i5 2, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:59  %select_ln32_9 = select i1 %and_ln32, i5 %add_ln23_4, i5 %select_ln32_5

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:73  %add_ln23_5 = add i5 3, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:74  %select_ln32_10 = select i1 %and_ln32, i5 %add_ln23_5, i5 %select_ln32_6

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:91  %zext_ln23 = zext i3 %select_ln32_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %conv_1_weights_V_0_0_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:97  %conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:104  %conv_1_weights_V_0_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:105  %conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:118  %conv_1_weights_V_0_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_0_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:119  %conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:132  %conv_1_weights_V_1_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:133  %conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:146  %conv_1_weights_V_1_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_1_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:147  %conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:160  %conv_1_weights_V_1_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:161  %conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:174  %conv_1_weights_V_2_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:175  %conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:4  %add_ln11 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:10  %zext_ln1117 = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:11  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:12  %zext_ln1117_5 = zext i6 %tmp_16 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:13  %sub_ln1117 = sub i10 %zext_ln1117, %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:18  %zext_ln1117_6 = zext i9 %tmp_17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:19  %tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:20  %zext_ln1117_7 = zext i6 %tmp_18 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:21  %sub_ln1117_1 = sub i10 %zext_ln1117_6, %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="sub_ln1117_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:41  %add_ln1117 = add i10 %sub_ln1117, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:42  %zext_ln1117_10 = zext i10 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:43  %input_0_V_addr = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:44  %add_ln1117_2 = add i10 %sub_ln1117_1, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:45  %zext_ln1117_11 = zext i10 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:46  %input_0_V_addr_1 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="input_0_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:50  %input_1_V_addr = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:51  %input_1_V_addr_1 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="input_1_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:60  %zext_ln32_1 = zext i5 %select_ln32_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:61  %add_ln1117_4 = add i10 %sub_ln1117, %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:62  %zext_ln1117_12 = zext i10 %add_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:63  %input_0_V_addr_3 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="input_0_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:64  %add_ln1117_5 = add i10 %sub_ln1117_1, %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:65  %zext_ln1117_13 = zext i10 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:66  %input_0_V_addr_4 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="input_0_V_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:70  %input_1_V_addr_3 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="input_1_V_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:71  %input_1_V_addr_4 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="input_1_V_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:97  %conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:99  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:100  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:105  %conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:107  %input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:108  %input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:119  %conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:133  %conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:135  %input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:136  %input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:147  %conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:149  %input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:150  %input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:161  %conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:175  %conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:25  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %zext_ln1117_2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:26  %zext_ln1117_8 = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:27  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %zext_ln1117_2_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:28  %zext_ln1117_9 = zext i6 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:29  %sub_ln1117_2 = sub i10 %zext_ln1117_8, %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="sub_ln1117_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:47  %add_ln1117_3 = add i10 %sub_ln1117_2, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:48  %sext_ln1117 = sext i10 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:49  %input_0_V_addr_2 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_0_V_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:52  %input_1_V_addr_2 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_1_V_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:54  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:55  %tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:56  %zext_ln203_13 = zext i11 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:57  %sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:67  %add_ln1117_6 = add i10 %sub_ln1117_2, %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:75  %zext_ln32_2 = zext i5 %select_ln32_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:76  %add_ln1117_7 = add i10 %sub_ln1117, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:77  %zext_ln1117_14 = zext i10 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:78  %input_0_V_addr_6 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:79  %add_ln1117_8 = add i10 %sub_ln1117_1, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:80  %zext_ln1117_15 = zext i10 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:81  %input_0_V_addr_7 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:82  %add_ln1117_9 = add i10 %sub_ln1117_2, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:85  %input_1_V_addr_6 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="input_1_V_addr_6"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:86  %input_1_V_addr_7 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="input_1_V_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:92  %zext_ln203_14 = zext i3 %select_ln32_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:93  %add_ln203_7 = add i13 %sub_ln203, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:94  %zext_ln203_15 = zext i13 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:95  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:98  %sext_ln1117_2 = sext i8 %conv_1_weights_V_0_0_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:99  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:100  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:101  %select_ln1117 = select i1 %trunc_ln32, i14 %input_1_V_load, i14 %input_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln1117"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="22" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:102  %sext_ln1118 = sext i14 %select_ln1117 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Filter1_Loop_begin:103  %mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="22" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:106  %sext_ln1117_3 = sext i8 %conv_1_weights_V_0_1_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:107  %input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:108  %input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:109  %select_ln1117_1 = select i1 %trunc_ln32, i14 %input_1_V_load_1, i14 %input_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln1117_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:110  %sext_ln1118_2 = sext i14 %select_ln1117_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Filter1_Loop_begin:111  %mul_ln1118_1 = mul i22 %sext_ln1118_2, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:112  %sext_ln1118_3 = sext i22 %mul_ln1118_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:113  %tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:114  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:115  %zext_ln703 = zext i22 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:116  %zext_ln1192 = zext i23 %sext_ln1118_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_begin:117  %add_ln1192 = add i24 %zext_ln1192, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:121  %input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:122  %input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:127  %tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:134  %sext_ln1117_5 = sext i9 %conv_1_weights_V_1_0_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:135  %input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:136  %input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:137  %select_ln1117_3 = select i1 %trunc_ln32, i14 %input_0_V_load_3, i14 %input_1_V_load_3

]]></Node>
<StgValue><ssdm name="select_ln1117_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:138  %sext_ln1118_6 = sext i14 %select_ln1117_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:139  %mul_ln1118_3 = mul i23 %sext_ln1118_6, %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:148  %sext_ln1117_6 = sext i8 %conv_1_weights_V_1_1_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:149  %input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:150  %input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:151  %select_ln1117_4 = select i1 %trunc_ln32, i14 %input_0_V_load_4, i14 %input_1_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln1117_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="22" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:152  %sext_ln1118_8 = sext i14 %select_ln1117_4 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Filter1_Loop_begin:153  %mul_ln1118_4 = mul i22 %sext_ln1118_8, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:163  %input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:164  %input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:177  %input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:178  %input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:3  %f = add i3 %select_ln32_7, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:5  %select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:68  %sext_ln1117_1 = sext i10 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:69  %input_0_V_addr_5 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:72  %input_1_V_addr_5 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
Filter1_Loop_begin:83  %zext_ln1117_16 = zext i10 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:84  %input_0_V_addr_8 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_1_V_addr_8 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_1_V_addr_8"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:120  %sext_ln1117_4 = sext i9 %conv_1_weights_V_0_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:121  %input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:122  %input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:123  %select_ln1117_2 = select i1 %trunc_ln32, i14 %input_1_V_load_2, i14 %input_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln1117_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:124  %sext_ln1118_4 = sext i14 %select_ln1117_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:125  %mul_ln1118_2 = mul i23 %sext_ln1118_4, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:126  %sext_ln1118_5 = sext i23 %mul_ln1118_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:128  %shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_9, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:129  %zext_ln703_2 = zext i22 %shl_ln728_1 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:130  %zext_ln1192_1 = zext i24 %sext_ln1118_5 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:131  %add_ln1192_1 = add i25 %zext_ln1192_1, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:140  %sext_ln1118_7 = sext i23 %mul_ln1118_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:141  %tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_1, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:142  %shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:143  %zext_ln703_3 = zext i22 %shl_ln728_2 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:144  %zext_ln1192_2 = zext i24 %sext_ln1118_7 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:145  %add_ln1192_2 = add i25 %zext_ln1192_2, %zext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:154  %sext_ln1118_9 = sext i22 %mul_ln1118_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:155  %tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_2, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:156  %shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:157  %zext_ln703_4 = zext i22 %shl_ln728_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:158  %zext_ln1192_3 = zext i23 %sext_ln1118_9 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_begin:159  %add_ln1192_3 = add i24 %zext_ln1192_3, %zext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:162  %sext_ln1117_7 = sext i9 %conv_1_weights_V_1_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:163  %input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:164  %input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:165  %select_ln1117_5 = select i1 %trunc_ln32, i14 %input_0_V_load_5, i14 %input_1_V_load_5

]]></Node>
<StgValue><ssdm name="select_ln1117_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:166  %sext_ln1118_10 = sext i14 %select_ln1117_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:167  %mul_ln1118_5 = mul i23 %sext_ln1118_10, %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:169  %tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:176  %sext_ln1117_8 = sext i9 %conv_1_weights_V_2_0_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:177  %input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:178  %input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:179  %select_ln1117_6 = select i1 %trunc_ln32, i14 %input_1_V_load_6, i14 %input_0_V_load_6

]]></Node>
<StgValue><ssdm name="select_ln1117_6"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:180  %sext_ln1118_12 = sext i14 %select_ln1117_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:181  %mul_ln1118_6 = mul i23 %sext_ln1118_12, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:188  %conv_1_weights_V_2_1_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:189  %conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:191  %input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:192  %input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:202  %conv_1_weights_V_2_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:203  %conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:205  %input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:206  %input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:217  %conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:218  %p_Val2_s = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:168  %sext_ln1118_11 = sext i23 %mul_ln1118_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:170  %shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:171  %zext_ln703_5 = zext i22 %shl_ln728_4 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:172  %zext_ln1192_4 = zext i24 %sext_ln1118_11 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:173  %add_ln1192_4 = add i25 %zext_ln1192_4, %zext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:182  %sext_ln1118_13 = sext i23 %mul_ln1118_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:183  %tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_4, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:184  %shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:185  %zext_ln703_6 = zext i22 %shl_ln728_5 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:186  %zext_ln1192_5 = zext i24 %sext_ln1118_13 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:187  %add_ln1192_5 = add i25 %zext_ln1192_5, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:189  %conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:190  %sext_ln1117_9 = sext i9 %conv_1_weights_V_2_1_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:191  %input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:192  %input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:193  %select_ln1117_7 = select i1 %trunc_ln32, i14 %input_1_V_load_7, i14 %input_0_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1117_7"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:194  %sext_ln1118_14 = sext i14 %select_ln1117_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:195  %mul_ln1118_7 = mul i23 %sext_ln1118_14, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:196  %sext_ln1118_15 = sext i23 %mul_ln1118_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:197  %tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_5, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:198  %shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:199  %zext_ln703_7 = zext i22 %shl_ln728_6 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:200  %zext_ln1192_6 = zext i24 %sext_ln1118_15 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:201  %add_ln1192_6 = add i25 %zext_ln1192_6, %zext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:203  %conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="23" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:204  %sext_ln1117_10 = sext i9 %conv_1_weights_V_2_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:205  %input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:206  %input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_begin:207  %select_ln1117_8 = select i1 %trunc_ln32, i14 %input_1_V_load_8, i14 %input_0_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1117_8"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="14">
<![CDATA[
Filter1_Loop_begin:208  %sext_ln1118_16 = sext i14 %select_ln1117_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_begin:209  %mul_ln1118_8 = mul i23 %sext_ln1118_16, %sext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="23">
<![CDATA[
Filter1_Loop_begin:210  %sext_ln1118_17 = sext i23 %mul_ln1118_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:211  %tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_6, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_begin:212  %shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="25" op_0_bw="22">
<![CDATA[
Filter1_Loop_begin:213  %zext_ln703_8 = zext i22 %shl_ln728_7 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="24">
<![CDATA[
Filter1_Loop_begin:214  %zext_ln1192_7 = zext i24 %sext_ln1118_17 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
Filter1_Loop_begin:215  %add_ln1192_7 = add i25 %zext_ln1192_7, %zext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:216  %trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_7, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:218  %p_Val2_s = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:219  %sext_ln1265 = sext i7 %p_Val2_s to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter1_Loop_begin:220  %p_Val2_28 = add i14 %trunc_ln708_8, %sext_ln1265

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:36  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:88  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:89  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:90  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41050) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter1_Loop_begin:221  %icmp_ln885 = icmp eq i14 %p_Val2_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Filter1_Loop_begin:222  br i1 %icmp_ln885, label %.critedge, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:0  %p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_28, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:1  %tmp_V = sub i14 0, %p_Val2_28

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:2  %tmp_V_8 = select i1 %p_Result_32, i14 %tmp_V, i14 %p_Val2_28

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_8, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:4  %p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5  %l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %sub_ln894 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln894 = trunc i32 %sub_ln894 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %lsb_index = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln897 = icmp sgt i31 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln897 = trunc i32 %sub_ln894 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sub_ln897 = sub i4 4, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="4">
<![CDATA[
_ifconv:13  %zext_ln897 = zext i4 %sub_ln897 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14  %lshr_ln897 = lshr i14 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:15  %p_Result_29 = and i14 %tmp_V_8, %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16  %icmp_ln897_2 = icmp ne i14 %p_Result_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %a = and i1 %icmp_ln897, %icmp_ln897_2

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %xor_ln899 = xor i1 %tmp_22, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:20  %add_ln899 = add i14 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:21  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_8, i14 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln899 = and i1 %p_Result_30, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_ln899 = or i1 %and_ln899, %a

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln908 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln893 = trunc i32 %l to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:25  %m = zext i14 %tmp_V_8 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:26  %zext_ln907_2 = zext i14 %tmp_V_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30  %zext_ln908 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %zext_ln908_2 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %shl_ln908 = shl i64 %m, %zext_ln908_2

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:35  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36  %m_8 = add i64 %zext_ln911, %m_7

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:38  %m_11 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %select_ln915 = select i1 %tmp_23, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %sub_ln915 = sub i11 6, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:43  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:44  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45  %p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_7, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46  %bitcast_ln729 = bitcast i64 %p_Result_34 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %icmp_ln924 = icmp ne i11 %add_ln915, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_2"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="330" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln924 = and i1 %or_ln924, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:53  br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
Filter1_Loop_end:0  %storemerge = phi i14 [ 0, %.critedge ], [ %p_Val2_28, %_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:1  store i14 %storemerge, i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_end:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
