{
    "eid": "2-s2.0-84976641546",
    "title": "Formalizing real-time embedded system into promela",
    "cover-date": "2015-12-16",
    "subject-areas": [],
    "keywords": [],
    "authors": [
        "Punwess Sukvanich"
    ],
    "citedby-count": 1,
    "ref-count": 17,
    "ref-list": [
        "Modeling real-time systems \u2013 Challenges and work directions",
        "Timing assumptions and verification of finite-state concurrent systems",
        "Temporal Logic for Real Time Systems",
        "Temporal Proof Methodologies for Real-time Systems",
        "Principles of Model Checking (Representation and Mind Series)",
        "The SPIN Model Checker: Primer and Reference Manual",
        "Automata on Infinite Objects, in Handbook of Theoretical Computer Science (vol. B)",
        "Automata for modeling real-time systems",
        "A theory of timed automata",
        "Timed Modal Logics for Real-Time Systems",
        "The worst-case execution-time problem-overview of methods and survey of tools",
        "Design and Validation of Computer Protocols",
        "Design and validation of protocols: a tutorial",
        "Aerospace 2012 Conference",
        "Extending promela and spin for real time",
        "Proceedings of the FIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE XI) and Protocol Specification, Testing and Verification (PSTV XVIII)",
        "Partial order reduction in presence of rendez-vous communications with unless constructs and weak fairness"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}