Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:27:41 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 nolabel_line253/current_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line253/current_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.502ns (37.114%)  route 2.545ns (62.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.539     5.047    nolabel_line253/clk_100mhz_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  nolabel_line253/current_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.525 r  nolabel_line253/current_position_reg[6]/Q
                         net (fo=7, estimated)        1.013     6.538    nolabel_line253/current_position[6]
    SLICE_X52Y73         LUT4 (Prop_lut4_I3_O)        0.324     6.862 r  nolabel_line253/current_position[6]_i_6/O
                         net (fo=1, estimated)        0.669     7.531    nolabel_line253/current_position[6]_i_6_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I1_O)        0.372     7.903 r  nolabel_line253/current_position[6]_i_3/O
                         net (fo=1, estimated)        0.505     8.408    nolabel_line253/current_position[6]_i_3_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.328     8.736 r  nolabel_line253/current_position[6]_i_1/O
                         net (fo=7, estimated)        0.358     9.094    nolabel_line253/current_position[6]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  nolabel_line253/current_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.423    14.758    nolabel_line253/clk_100mhz_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  nolabel_line253/current_position_reg[0]/C
                         clock pessimism              0.268    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X50Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.821    nolabel_line253/current_position_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.727    




