INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.sim/sim_1/synth/func/xsim/main_design_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_b_channel
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_r_channel
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_protocol_converter_v2_1_27_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_register_slice_v2_1_27_axi_register_slice
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_register_slice_v2_1_27_axic_register_slice
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_register_slice_v2_1_27_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module main_design_processing_system7_0_2
INFO: [VRFC 10-311] analyzing module main_design_processing_system7_0_2_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module main_design_ps7_0_axi_periph_2
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block_Pipeline_2
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_block_RAM_AUTO_1R1W
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_control_s_axi
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_flow_control_loop_pipe_sequential_init_0
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0_1
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2_3
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2_5
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2_6
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized6
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized7
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_fifo__parameterized8
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_mem
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_mem__parameterized0
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_reg_slice_7
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized0
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized0_2
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized1
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized1_4
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized1_8
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized3
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized4
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized5
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_srl__parameterized6
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module main_design_pynqrypt_encrypt_0_1_pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_cdc_sync
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_cdc_sync_0
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_lpf
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_proc_sys_reset
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_sequence_psr
INFO: [VRFC 10-311] analyzing module main_design_rst_ps7_0_100M_2_upcnt_n
INFO: [VRFC 10-311] analyzing module main_design_wrapper
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_15E0VTY
INFO: [VRFC 10-311] analyzing module glbl
