// Seed: 688948624
module module_0 (
    input id_0,
    input reg id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6
);
  reg   id_7;
  logic id_8;
  always @({id_0 - id_0,
    id_3,
    id_7,
    id_1
  } or negedge 1 - id_1)
  begin
    id_6 <= id_1;
  end
  assign id_7 = 1;
endmodule
