
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v
# synth_design -part xc7z020clg484-3 -top stage2_parameter_buffer_18_1_16_64 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top stage2_parameter_buffer_18_1_16_64 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 138423 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 246617 ; free virtual = 314356
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stage2_parameter_buffer_18_1_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_63_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:924]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:924]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:863]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:945]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:945]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Wic_0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:863]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:260]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:803]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bi_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:803]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:281]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:743]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Wfc_0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:743]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:302]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:683]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bf_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:683]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:323]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:623]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Woc_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:623]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:344]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:563]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bo_0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:563]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:365]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:503]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bc_0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:503]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:386]
INFO: [Synth 8-6155] done synthesizing module 'stage2_parameter_buffer_18_1_16_64' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:3]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246649 ; free virtual = 314389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246650 ; free virtual = 314390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 246645 ; free virtual = 314386
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 246579 ; free virtual = 314320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
+---Registers : 
	              288 Bit    Registers := 7     
	                6 Bit    Registers := 14    
+---RAMs : 
	               1K Bit         RAMs := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_63_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_Wic_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_bi_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_Wfc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_bf_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_Woc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_bo_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module weight_buffer_18_16_1_64_bc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bi_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:829]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bi_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:830]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_Wfc_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:769]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_Wfc_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:770]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bf_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:709]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bf_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:710]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_Woc_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:649]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_Woc_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:650]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bo_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:589]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bo_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:590]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bc_0_inst/addrs_base_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:529]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_16_1_64_bc_0_inst/addrs_0_reg[5:0]' into 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:530]
WARNING: [Synth 8-3936] Found unconnected internal register 'weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v:530]
warning: Removed RAM weight_buffer_18_16_1_64_Wic_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_Wic_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[280]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[281]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[282]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[283]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[284]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[285]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[286]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[287]' (FD) to 'i_6/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[280]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[281]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[282]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[283]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[284]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[285]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[286]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[287]' (FD) to 'i_5/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[280]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[281]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[282]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[283]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[284]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[285]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[286]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[287]' (FD) to 'i_4/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[280]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[281]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[282]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[283]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[284]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[285]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[286]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[287]' (FD) to 'i_3/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[280]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[281]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[282]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[283]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[284]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[285]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[286]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[287]' (FD) to 'i_2/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[270]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[271]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[272]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[273]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[274]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[275]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[276]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[277]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[278]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[279]' (FD) to 'i_1/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\weight_buffer_18_16_1_64_Wic_0_inst/ram_inst_0/out_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1674.250 ; gain = 200.609 ; free physical = 246294 ; free virtual = 314036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1674.254 ; gain = 200.613 ; free physical = 246287 ; free virtual = 314030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.266 ; gain = 209.625 ; free physical = 246285 ; free virtual = 314027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246268 ; free virtual = 314010
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246267 ; free virtual = 314009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246267 ; free virtual = 314009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246267 ; free virtual = 314009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246267 ; free virtual = 314009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246266 ; free virtual = 314009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246266 ; free virtual = 314008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.270 ; gain = 209.629 ; free physical = 246266 ; free virtual = 314009
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.273 ; gain = 209.629 ; free physical = 246266 ; free virtual = 314009
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.434 ; gain = 0.000 ; free physical = 246156 ; free virtual = 313899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.438 ; gain = 310.895 ; free physical = 246212 ; free virtual = 313954
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.062 ; gain = 462.625 ; free physical = 245428 ; free virtual = 313170
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.062 ; gain = 0.000 ; free physical = 245426 ; free virtual = 313168
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.074 ; gain = 0.000 ; free physical = 245427 ; free virtual = 313169
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2311.090 ; gain = 0.000 ; free physical = 245355 ; free virtual = 313097

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.090 ; gain = 0.000 ; free physical = 245355 ; free virtual = 313097

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a3f223b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245252 ; free virtual = 312994
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a3f223b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245252 ; free virtual = 312994
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a3f223b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245251 ; free virtual = 312994
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a3f223b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245251 ; free virtual = 312994
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a3f223b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245248 ; free virtual = 312990
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a3f223b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245247 ; free virtual = 312990
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.074 ; gain = 0.000 ; free physical = 245247 ; free virtual = 312990
Ending Logic Optimization Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2327.074 ; gain = 0.004 ; free physical = 245247 ; free virtual = 312990

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2327.074 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312986

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.074 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.074 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312986
Ending Netlist Obfuscation Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.074 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312986
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a3f223b6
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module stage2_parameter_buffer_18_1_16_64 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2399.082 ; gain = 8.008 ; free physical = 245231 ; free virtual = 312973
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.082 ; gain = 0.000 ; free physical = 245231 ; free virtual = 312973
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.082 ; gain = 0.000 ; free physical = 245231 ; free virtual = 312973
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2399.082 ; gain = 8.008 ; free physical = 245230 ; free virtual = 312973
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2399.082 ; gain = 8.008 ; free physical = 245225 ; free virtual = 312967
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245232 ; free virtual = 312974


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design stage2_parameter_buffer_18_1_16_64 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245232 ; free virtual = 312974
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a3f223b6
Power optimization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2503.133 ; gain = 176.059 ; free physical = 245235 ; free virtual = 312977
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -3709776 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a3f223b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245235 ; free virtual = 312977
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a3f223b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a3f223b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312976
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a3f223b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312976
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312976

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312976
Ending Netlist Obfuscation Task | Checksum: a3f223b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312976
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245204 ; free virtual = 312947
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245204 ; free virtual = 312946
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245204 ; free virtual = 312946

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245213 ; free virtual = 312955

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312944

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312944
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312944

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245201 ; free virtual = 312943
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245201 ; free virtual = 312943
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245203 ; free virtual = 312945
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245215 ; free virtual = 312957
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 245206 ; free virtual = 312949
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244871 ; free virtual = 312613
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244867 ; free virtual = 312609

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244831 ; free virtual = 312573

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244831 ; free virtual = 312573

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244828 ; free virtual = 312571
Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244828 ; free virtual = 312571
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244839 ; free virtual = 312581

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312580

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312580
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312580

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244831 ; free virtual = 312573
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244861 ; free virtual = 312604

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244861 ; free virtual = 312604
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312600
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.133 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312601
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:42:42 2022...
