# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do seven_seg_dec_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/dsd assignment/seven_seg_dec/seven_seg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:19 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work D:/dsd assignment/seven_seg_dec/seven_seg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_dec
# -- Compiling architecture logic of seven_seg_dec
# End time: 03:16:19 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/dsd assignment/seven_seg_dec/simulation/modelsim/seven_seg_dec.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:19 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work D:/dsd assignment/seven_seg_dec/simulation/modelsim/seven_seg_dec.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_dec_vhd_tst
# -- Compiling architecture seven_seg_dec_arch of seven_seg_dec_vhd_tst
# End time: 03:16:19 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seven_seg_decTB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seven_seg_decTB 
# Start time: 03:16:19 on Nov 07,2019
# ** Error: (vsim-3170) Could not find 'seven_seg_decTB'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             D:/dsd assignment/seven_seg_dec/simulation/modelsim/rtl_work
#             D:/dsd assignment/seven_seg_dec/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./seven_seg_dec_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.seven_seg_dec_vhd_tst
# vsim work.seven_seg_dec_vhd_tst 
# Start time: 03:16:19 on Nov 07,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seven_seg_dec_vhd_tst(seven_seg_dec_arch)
# Loading work.seven_seg_dec(logic)
add wave -position insertpoint  \
sim:/seven_seg_dec_vhd_tst/bcd
add wave -position end  sim:/seven_seg_dec_vhd_tst/disp
force -freeze sim:/seven_seg_dec_vhd_tst/bcd 1 0
run
force -freeze sim:/seven_seg_dec_vhd_tst/bcd 9 0
run
# End time: 03:18:39 on Nov 07,2019, Elapsed time: 0:02:20
# Errors: 1, Warnings: 0
