use cortexm3::{generic_isr, nvic, systick_handler, SVC_Handler};
use setup;

extern "C" {
    // Symbols defined in the linker file
    static mut _erelocate: u32;
    static mut _etext: u32;
    static mut _ezero: u32;
    static mut _srelocate: u32;
    static mut _szero: u32;
    fn reset_handler();

    // _estack is not really a function, but it makes the types work
    // You should never actually invoke it!!
    fn _estack();
}

unsafe extern "C" fn unhandled_interrupt() {
    'loop0: loop {}
}

unsafe extern "C" fn hard_fault_handler() {
    'loop0: loop {}
}

#[link_section=".vectors"]
#[cfg_attr(rustfmt, rustfmt_skip)]
// no_mangle Ensures that the symbol is kept until the final binary
#[no_mangle]
pub static BASE_VECTORS: [unsafe extern fn(); 50] = [
    _estack,
    reset_handler,
    unhandled_interrupt, // NMI
    hard_fault_handler, // Hard Fault
    unhandled_interrupt, // MPU fault
    unhandled_interrupt, // Bus fault
    unhandled_interrupt, // Usage fault
    unhandled_interrupt, // Reserved
    unhandled_interrupt, // Reserved
    unhandled_interrupt, // Reserved
    unhandled_interrupt, // Reserved
    SVC_Handler, // SVC
    unhandled_interrupt, // Debug monitor,
    unhandled_interrupt, // Reserved
    unhandled_interrupt, // PendSV
    systick_handler, // Systick
    generic_isr, // GPIO Int handler
    generic_isr, // I2C
    generic_isr, // RF Core Command & Packet Engine 1
    generic_isr, // AON SpiSplave Rx, Tx and CS
    generic_isr, // AON RTC
    generic_isr, // UART0 Rx and Tx
    generic_isr, // AUX software event 0
    generic_isr, // SSI0 Rx and Tx
    generic_isr, // SSI1 Rx and Tx
    generic_isr, // RF Core Command & Packet Engine 0
    generic_isr, // RF Core Hardware
    generic_isr, // RF Core Command Acknowledge
    generic_isr, // I2S
    generic_isr, // AUX software event 1
    generic_isr, // Watchdog timer
    generic_isr, // Timer 0 subtimer A
    generic_isr, // Timer 0 subtimer B
    generic_isr, // Timer 1 subtimer A
    generic_isr, // Timer 1 subtimer B
    generic_isr, // Timer 2 subtimer A
    generic_isr, // Timer 2 subtimer B
    generic_isr, // Timer 3 subtimer A
    generic_isr, // Timer 3 subtimer B
    generic_isr, // Crypto Core Result available
    generic_isr, // uDMA Software
    generic_isr, // uDMA Error
    generic_isr, // Flash controller
    generic_isr, // Software Event 0
    generic_isr, // AUX combined event
    generic_isr, // AON programmable 0
    generic_isr, // Dynamic Programmable interrupt
    // source (Default: PRCM)
    generic_isr, // AUX Comparator A
    generic_isr, // AUX ADC new sample or ADC DMA
    // done, ADC underflow, ADC overflow
    generic_isr  // TRNG event
];

#[no_mangle]
pub unsafe extern "C" fn init() {
    let mut current_block;
    let mut p_src: *mut u32;
    let mut p_dest: *mut u32;

    // Move the relocate segment. This assumes it is located after the text
    // segment, which is where the storm linker file puts it
    p_src = &mut _etext as (*mut u32);
    p_dest = &mut _srelocate as (*mut u32);
    if p_src != p_dest {
        current_block = 1;
    } else {
        current_block = 2;
    }
    'loop1: loop {
        if current_block == 1 {
            if !(p_dest < &mut _erelocate as (*mut u32)) {
                current_block = 2;
                continue;
            }
            *{
                let _old = p_dest;
                p_dest = p_dest.offset(1isize);
                _old
            } = *{
                let _old = p_src;
                p_src = p_src.offset(1isize);
                _old
            };
            current_block = 1;
        } else {
            p_dest = &mut _szero as (*mut u32);
            break;
        }
    }
    'loop3: loop {
        if !(p_dest < &mut _ezero as (*mut u32)) {
            break;
        }
        *{
            let _old = p_dest;
            p_dest = p_dest.offset(1isize);
            _old
        } = 0u32;
    }

    setup::perform();

    nvic::enable_all();
}
