Information: Updating graph... (UID-83)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu Apr 25 23:58:31 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          1.95
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.10
  No. of Violating Paths:       21.00
  Worst Hold Violation:         -1.36
  Total Hold Violation:       -128.61
  No. of Hold Violations:      126.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       2816
  Leaf Cell Count:              31037
  Buf/Inv Cell Count:            2096
  Buf Cell Count:                 320
  Inv Cell Count:                1776
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:     23850
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    59149.728771
  Noncombinational Area: 43548.846141
  Buf/Inv Area:           3183.153642
  Total Buffer Area:           687.97
  Total Inverter Area:        2495.19
  Macro/Black Box Area:      0.000000
  Net Area:              63372.415598
  Net XLength        :      359542.97
  Net YLength        :      375364.84
  -----------------------------------
  Cell Area:            102698.574912
  Design Area:          166070.990510
  Net Length        :       734907.81


  Design Rules
  -----------------------------------
  Total Number of Nets:         33002
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               62.06
  -----------------------------------------
  Overall Compile Time:               62.31
  Overall Compile Wall Clock Time:    63.09

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.10  Number of Violating Paths: 21


  Design (Hold)  WNS: 1.36  TNS: 128.61  Number of Violating Paths: 126

  --------------------------------------------------------------------


1
