<h1> Neeraj Premkumar's GitHub profile </h1>

<p style=text-align: justify> He is an Engineer, a lifelong learner, a passionate RTL design enthusiast, and a contributor. His area of interest lies in Computer architecture and VLSI design & Verification. Currently, he is a Graduated student from Vidya Academy of Science and Technology, Thrissur. Currently, he is also a trainee at Ibis Academy, Thrissur. He is also searching for RTL design, SoC design, Verification Engineer roles </p>
<br>

<h3 align="center">A passionate Deisgn Verification Engineer, Who is an Enigma wrapped by a mystery inside a Paradox</h3>
