vdel -all -lib work
source Top_test_script.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:25 on Feb 25,2022
# vlog -reportprogress 300 ./top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:00:25 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:25 on Feb 25,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 11:00:25 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:25 on Feb 25,2022
# vlog -reportprogress 300 ./mux_master.v 
# -- Compiling module mux_master
# 
# Top level modules:
# 	mux_master
# End time: 11:00:26 on Feb 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:26 on Feb 25,2022
# vlog -reportprogress 300 ./mux_slave.sv 
# -- Compiling module mux_slave
# 
# Top level modules:
# 	mux_slave
# End time: 11:00:26 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:26 on Feb 25,2022
# vlog -reportprogress 300 ./master.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 11:00:26 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:26 on Feb 25,2022
# vlog -reportprogress 300 ./slave.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 11:00:26 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:26 on Feb 25,2022
# vlog -reportprogress 300 ./arbiter_v2.v 
# -- Compiling module arbiter_v2
# 
# Top level modules:
# 	arbiter_v2
# End time: 11:00:26 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t ns -voptargs=""+acc"" top_tb 
# Start time: 11:00:26 on Feb 25,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.mux_master
# Loading work.arbiter_v2
# Loading work.mux_slave
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
add wave -position end sim:/top_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Alex  Hostname: DESKTOP-NEAV8UU  ProcessID: 5756
#           Attempting to use alternate WLF file "./wlft5rshxv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5rshxv
run -all
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 85 ns  Iteration: 0  Instance: /top_tb/s1
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 97 ns  Iteration: 0  Instance: /top_tb/s1
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 109 ns  Iteration: 0  Instance: /top_tb/s0
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 109 ns  Iteration: 0  Instance: /top_tb/s1
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 121 ns  Iteration: 0  Instance: /top_tb/s0
# ** Error (suppressible): (vsim-PLI-3085) ./slave.sv(51): $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 121 ns  Iteration: 0  Instance: /top_tb/s1
# ** Note: $stop    : ./top_tb.sv(109)
#    Time: 122 ns  Iteration: 1  Instance: /top_tb
# Break in Module top_tb at ./top_tb.sv line 109
