Running: xsim.dir/uart_rx_wrapper_tb_time_impl/xsimk -simmode gui -wdb uart_rx_wrapper_tb_time_impl.wdb -simrunnum 0 -socket 55265
Design successfully loaded
Design Loading Memory Usage: 35680 KB (Peak: 35680 KB)
Design Loading CPU Usage: 40 ms
Simulation completed
Simulation Memory Usage: 117936 KB (Peak: 182952 KB)
Simulation CPU Usage: 5220 ms
