<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>test</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
            <Interval-min>105</Interval-min>
            <Interval-max>105</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>724</DSP>
            <FF>10582</FF>
            <LUT>41593</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_1_READ_fu_364</InstName>
                    <ModuleName>test_Pipeline_ARRAY_1_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>364</ID>
                    <BindInstances>add_ln24_fu_325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_2_READ_fu_387</InstName>
                    <ModuleName>test_Pipeline_ARRAY_2_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>387</ID>
                    <BindInstances>add_ln31_fu_325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_VITIS_LOOP_42_1_fu_410</InstName>
                    <ModuleName>test_Pipeline_VITIS_LOOP_42_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <BindInstances>k1_1_fu_2072_p2 k_1_fu_2104_p2 tmp_fu_2136_p2 mul_33ns_32ns_64_1_1_U129 add_ln51_fu_5881_p2 empty_fu_1150_p2 empty_36_fu_1162_p2 mul_32ns_32ns_64_1_1_U37 add_ln65_fu_1196_p2 mul_32ns_32ns_64_1_1_U38 sub_ln63_9_fu_2220_p2 sub_ln65_18_fu_1256_p2 mul_32ns_32ns_64_1_1_U98 mul_32ns_32ns_64_1_1_U99 mul_32ns_32ns_64_1_1_U100 sub_ln36_31_fu_1266_p2 sub_ln63_10_fu_2281_p2 sub_ln65_19_fu_2317_p2 mul_32ns_32ns_64_1_1_U39 mul_32ns_32ns_64_1_1_U40 mul_32ns_32ns_64_1_1_U41 sub_ln36_22_fu_1282_p2 sub_ln63_fu_2441_p2 sub_ln65_fu_2474_p2 mul_32ns_32ns_64_1_1_U42 mul_32ns_32ns_64_1_1_U43 mul_32ns_32ns_64_1_1_U44 sub_ln36_23_fu_1302_p2 sub_ln63_1_fu_2596_p2 sub_ln65_1_fu_2629_p2 mul_32ns_32ns_64_1_1_U45 mul_32ns_32ns_64_1_1_U46 mul_32ns_32ns_64_1_1_U47 sub_ln36_24_fu_1318_p2 tmp_17_fu_6062_p17 tmp_18_fu_6102_p17 mul_32ns_32ns_64_1_1_U48 mul_32ns_32ns_64_1_1_U101 mul_32ns_32ns_64_1_1_U102 sub_ln36_9_fu_1334_p2 mul_32ns_32ns_64_1_1_U49 mul_32ns_32ns_64_1_1_U103 mul_32ns_32ns_64_1_1_U104 sub_ln36_10_fu_1350_p2 mul_32ns_32ns_64_1_1_U50 sub_ln36_11_fu_1366_p2 mul_32ns_32ns_64_1_1_U51 sub_ln36_12_fu_2926_p2 sub_ln65_20_fu_2950_p2 mul_32ns_32ns_64_1_1_U52 mul_32ns_32ns_64_1_1_U53 sub_ln36_fu_3023_p2 sub_ln65_21_fu_3072_p2 mul_32ns_32ns_64_1_1_U54 mul_32ns_32ns_64_1_1_U55 sub_ln36_1_fu_3143_p2 sub_ln65_3_fu_3157_p2 mul_32ns_32ns_64_1_1_U105 mul_32ns_32ns_64_1_1_U106 sub_ln36_2_fu_6245_p2 sub_ln65_4_fu_3171_p2 mul_32ns_32ns_64_1_1_U107 mul_32ns_32ns_64_1_1_U108 tmp_31_fu_6417_p17 mul_32ns_32ns_64_1_1_U109 mul_32ns_32ns_64_1_1_U110 mul_32ns_32ns_64_1_1_U111 mul_32ns_32ns_64_1_1_U112 add_ln51_1_fu_1484_p2 k1_3_fu_3207_p2 k_3_fu_3239_p2 tmp2_fu_3271_p2 mul_33ns_32ns_64_1_1_U130 add_ln51_4_fu_6501_p2 mul_32ns_32ns_64_1_1_U56 add_ln36_fu_1562_p2 mul_32ns_32ns_64_1_1_U57 sub_ln65_22_fu_1592_p2 mul_32ns_32ns_64_1_1_U58 sub_ln63_11_fu_1622_p2 sub_ln65_23_fu_1628_p2 mul_32ns_32ns_64_1_1_U59 mul_32ns_32ns_64_1_1_U60 mul_32ns_32ns_64_1_1_U61 sub_ln36_32_fu_1638_p2 sub_ln63_3_fu_3530_p2 sub_ln65_6_fu_1656_p2 mul_32ns_32ns_64_1_1_U62 mul_32ns_32ns_64_1_1_U63 mul_32ns_32ns_64_1_1_U64 sub_ln36_25_fu_1666_p2 sub_ln63_4_fu_3684_p2 sub_ln65_7_fu_3716_p2 mul_32ns_32ns_64_1_1_U65 mul_32ns_32ns_64_1_1_U66 mul_32ns_32ns_64_1_1_U67 sub_ln36_26_fu_1686_p2 tmp_51_fu_3945_p17 tmp_52_fu_3986_p17 mul_32ns_32ns_64_1_1_U68 mul_32ns_32ns_64_1_1_U69 mul_32ns_32ns_64_1_1_U70 sub_ln36_27_fu_1702_p2 mul_32ns_32ns_64_1_1_U71 mul_32ns_32ns_64_1_1_U72 mul_32ns_32ns_64_1_1_U73 sub_ln36_13_fu_1718_p2 mul_32ns_32ns_64_1_1_U74 sub_ln36_14_fu_1728_p2 mul_32ns_32ns_64_1_1_U75 sub_ln36_15_fu_4189_p2 mul_32ns_32ns_64_1_1_U76 sub_ln36_16_fu_4234_p2 sub_ln65_24_fu_4254_p2 mul_32ns_32ns_64_1_1_U77 sub_ln36_3_fu_4329_p2 sub_ln65_9_fu_4350_p2 mul_32ns_32ns_64_1_1_U113 mul_32ns_32ns_64_1_1_U114 sub_ln36_4_fu_4369_p2 sub_ln65_10_fu_4400_p2 mul_32ns_32ns_64_1_1_U115 mul_32ns_32ns_64_1_1_U116 sub_ln36_5_fu_6710_p2 tmp_64_fu_6803_p17 mul_32ns_32ns_64_1_1_U117 mul_32ns_32ns_64_1_1_U118 mul_32ns_32ns_64_1_1_U119 mul_32ns_32ns_64_1_1_U120 add_ln48_fu_1734_p2 add_ln51_5_fu_1740_p2 k1_5_fu_4471_p2 k_5_fu_4477_p2 tmp4_fu_6938_p2 mul_33ns_32ns_64_1_1_U131 add_ln51_8_fu_6949_p2 p_cast254_fu_4497_p2 mul_32ns_32ns_64_1_1_U78 add_ln63_fu_1812_p2 add_ln36_1_fu_1826_p2 mul_32ns_32ns_64_1_1_U79 mul_32ns_32ns_64_1_1_U80 add_ln63_8_fu_4599_p2 sub_ln36_17_fu_1836_p2 sub_ln65_25_fu_1862_p2 mul_32ns_32ns_64_1_1_U81 add_ln65_2_fu_4675_p2 sub_ln63_6_fu_1892_p2 sub_ln65_12_fu_1898_p2 mul_32ns_32ns_64_1_1_U82 mul_32ns_32ns_64_1_1_U83 mul_32ns_32ns_64_1_1_U84 add_ln65_11_fu_4798_p2 sub_ln36_33_fu_1908_p2 sub_ln63_7_fu_4880_p2 sub_ln65_13_fu_1926_p2 mul_32ns_32ns_64_1_1_U85 mul_32ns_32ns_64_1_1_U86 mul_32ns_32ns_64_1_1_U87 add_ln65_20_fu_4993_p2 sub_ln36_28_fu_1936_p2 tmp_88_fu_5213_p17 tmp_89_fu_5255_p17 mul_32ns_32ns_64_1_1_U88 mul_32ns_32ns_64_1_1_U89 mul_32ns_32ns_64_1_1_U90 add_ln65_29_fu_5183_p2 sub_ln36_29_fu_1956_p2 mul_32ns_32ns_64_1_1_U91 mul_32ns_32ns_64_1_1_U92 mul_32ns_32ns_64_1_1_U93 add_ln65_38_fu_5352_p2 sub_ln36_30_fu_1972_p2 mul_32ns_32ns_64_1_1_U94 add_ln65_46_fu_5431_p2 sub_ln36_18_fu_1982_p2 mul_32ns_32ns_64_1_1_U95 add_ln65_49_fu_5500_p2 add_ln65_50_fu_5506_p2 sub_ln36_19_fu_5524_p2 mul_32ns_32ns_64_1_1_U96 add_ln65_53_fu_5570_p2 sub_ln36_20_fu_5600_p2 mul_32ns_32ns_64_1_1_U97 sub_ln36_21_fu_5712_p2 sub_ln65_15_fu_5733_p2 mul_32ns_32ns_64_1_1_U121 mul_32ns_32ns_64_1_1_U122 sub_ln36_6_fu_5742_p2 sub_ln65_16_fu_5773_p2 mul_32ns_32ns_64_1_1_U123 mul_32ns_32ns_64_1_1_U124 sub_ln36_7_fu_5782_p2 tmp_100_fu_7460_p17 mul_32ns_32ns_64_1_1_U125 mul_32ns_32ns_64_1_1_U126 tmp_101_fu_7502_p17 mul_32ns_32ns_64_1_1_U127 mul_32ns_32ns_64_1_1_U128 add_ln42_fu_2030_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_VITIS_LOOP_73_5_fu_462</InstName>
                    <ModuleName>test_Pipeline_VITIS_LOOP_73_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>462</ID>
                    <BindInstances>empty_fu_522_p2 mul_32ns_32ns_64_1_1_U275 add_ln86_fu_741_p2 tmp_2_fu_753_p7 tmp_3_fu_780_p17 tmp_4_fu_827_p17 tmp_5_fu_874_p17 tmp_6_fu_921_p17 mul_32ns_32ns_64_1_1_U276 mul_32ns_32ns_64_1_1_U277 mul_32ns_32ns_64_1_1_U278 mul_32ns_32ns_64_1_1_U279 sub_ln83_3_fu_628_p2 mul_32ns_32ns_64_1_1_U280 mul_32ns_32ns_64_1_1_U281 sub_ln83_fu_644_p2 mul_32ns_32ns_64_1_1_U282 mul_32ns_32ns_64_1_1_U283 sub_ln83_1_fu_1226_p2 mul_32ns_32ns_64_1_1_U284 mul_32ns_32ns_64_1_1_U285 tmp_11_fu_1318_p17 mul_32ns_32ns_64_1_1_U286 add_ln87_10_fu_1355_p2 add_ln73_fu_672_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_WRITE_fu_505</InstName>
                    <ModuleName>test_Pipeline_ARRAY_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>505</ID>
                    <BindInstances>add_ln130_fu_280_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32ns_32ns_64_1_1_U361 mul_32ns_32ns_64_1_1_U361 mul_32ns_32ns_64_1_1_U362 mul_32ns_32ns_64_1_1_U363 mul_32ns_32ns_64_1_1_U364 mul_32ns_32ns_64_1_1_U362 mul_32ns_32ns_64_1_1_U365 mul_32ns_32ns_64_1_1_U366 mul_32ns_32ns_64_1_1_U367 mul_32ns_32ns_64_1_1_U368 mul_32ns_32ns_64_1_1_U363 mul_32ns_32ns_64_1_1_U369 mul_32ns_32ns_64_1_1_U370 mul_32ns_32ns_64_1_1_U371 mul_32ns_32ns_64_1_1_U372 mul_32ns_32ns_64_1_1_U364 mul_32ns_32ns_64_1_1_U373 mul_32ns_32ns_64_1_1_U374 mul_32ns_32ns_64_1_1_U375 mul_32ns_32ns_64_1_1_U365 mul_32ns_32ns_64_1_1_U376 mul_32ns_32ns_64_1_1_U377 mul_32ns_32ns_64_1_1_U378 mul_32ns_32ns_64_1_1_U366 mul_32ns_32ns_64_1_1_U379 mul_32ns_32ns_64_1_1_U380 mul_32ns_32ns_64_1_1_U381 mul_32ns_32ns_64_1_1_U367 mul_32ns_32ns_64_1_1_U382 mul_32ns_32ns_64_1_1_U383 mul_32ns_32ns_64_1_1_U368 mul_32ns_32ns_64_1_1_U384 mul_32ns_32ns_64_1_1_U385 mul_32ns_32ns_64_1_1_U369 mul_32ns_32ns_64_1_1_U386 mul_32ns_32ns_64_1_1_U370 add_ln101_fu_1134_p2 add_ln101_1_fu_1140_p2 add_ln101_2_fu_1154_p2 add_ln101_3_fu_1160_p2 add_ln101_4_fu_1166_p2 add_ln101_5_fu_1180_p2 add_ln101_7_fu_1186_p2 add_ln101_8_fu_1192_p2 mul_32ns_32ns_64_1_1_U387 mul_32ns_32ns_64_1_1_U388 mul_32ns_32ns_64_1_1_U389 mul_32ns_32ns_64_1_1_U390 mul_32ns_32ns_64_1_1_U371 mul_32ns_32ns_64_1_1_U391 add_ln97_fu_1522_p2 add_ln97_1_fu_1528_p2 add_ln97_2_fu_1542_p2 add_ln97_3_fu_1548_p2 add_ln97_4_fu_1554_p2 add_ln97_5_fu_1568_p2 add_ln97_8_fu_1574_p2 mul_32ns_32ns_64_1_1_U392 mul_32ns_32ns_64_1_1_U393 mul_32ns_32ns_64_1_1_U372 mul_32ns_32ns_64_1_1_U394 add_ln98_5_fu_1622_p2 mul_32ns_32ns_64_1_1_U395 mul_32ns_32ns_64_1_1_U373 mul_32ns_32ns_64_1_1_U396 add_ln99_fu_1634_p2 add_ln99_1_fu_1640_p2 mul_32ns_32ns_64_1_1_U374 mul_32ns_32ns_64_1_1_U375 mul_32ns_32ns_64_1_1_U376 add_ln100_fu_1228_p2 arr_50_fu_1674_p2 mul_32ns_32ns_64_1_1_U377 mul_32ns_32ns_64_1_1_U378 add_ln102_fu_1246_p2 add_ln102_1_fu_1252_p2 add_ln102_2_fu_1266_p2 add_ln102_3_fu_1272_p2 add_ln102_4_fu_1278_p2 add_ln102_5_fu_1292_p2 add_ln102_7_fu_1298_p2 add_ln102_8_fu_1304_p2 mul_32ns_32ns_64_1_1_U397 mul_32ns_32ns_64_1_1_U398 mul_32ns_32ns_64_1_1_U399 mul_32ns_32ns_64_1_1_U400 mul_32ns_32ns_64_1_1_U401 mul_32ns_32ns_64_1_1_U402 mul_32ns_32ns_64_1_1_U403 mul_32ns_32ns_64_1_1_U404 mul_32ns_32ns_64_1_1_U405 mul_32ns_32ns_64_1_1_U406 mul_32ns_32ns_64_1_1_U407 mul_32ns_32ns_64_1_1_U408 mul_32ns_32ns_64_1_1_U409 mul_32ns_32ns_64_1_1_U410 mul_32ns_32ns_64_1_1_U411 mul_32ns_32ns_64_1_1_U412 mul_32ns_32ns_64_1_1_U413 mul_32ns_32ns_64_1_1_U414 mul_32ns_32ns_64_1_1_U415 mul_32ns_32ns_64_1_1_U416 mul_32ns_32ns_64_1_1_U417 mul_32ns_32ns_64_1_1_U418 mul_32ns_32ns_64_1_1_U379 mul_32ns_32ns_64_1_1_U380 mul_32ns_32ns_64_1_1_U381 mul_32ns_32ns_64_1_1_U382 mul_32ns_32ns_64_1_1_U383 mul_32ns_32ns_64_1_1_U384 arr_53_fu_1711_p2 add_ln111_fu_1730_p2 add_ln111_1_fu_1736_p2 mul_32ns_32ns_64_1_1_U385 mul_32ns_32ns_64_1_1_U386 mul_32ns_32ns_64_1_1_U387 mul_32ns_32ns_64_1_1_U388 mul_32ns_32ns_64_1_1_U389 mul_32ns_32ns_64_1_1_U390 mul_32ns_32ns_64_1_1_U391 mul_32ns_32ns_64_1_1_U392 mul_32ns_32ns_64_1_1_U393 add_ln111_2_fu_1382_p2 add_ln111_3_fu_1392_p2 add_ln111_4_fu_1398_p2 add_ln111_5_fu_1408_p2 add_ln111_41_fu_1784_p2 add_ln111_6_fu_1788_p2 add_ln111_7_fu_1414_p2 add_ln111_8_fu_1424_p2 add_ln111_12_fu_1821_p2 add_ln111_35_fu_1835_p2 add_ln111_11_fu_1841_p2 mul_32ns_32ns_64_1_1_U419 mul_32ns_32ns_64_1_1_U420 mul_32ns_32ns_64_1_1_U421 mul_32ns_32ns_64_1_1_U422 mul_32ns_32ns_64_1_1_U423 mul_32ns_32ns_64_1_1_U424 mul_32ns_32ns_64_1_1_U425 add_ln111_13_fu_1931_p2 add_ln111_14_fu_1941_p2 add_ln111_15_fu_1951_p2 add_ln111_16_fu_1957_p2 add_ln111_17_fu_1967_p2 add_ln111_18_fu_1977_p2 add_ln111_20_fu_1987_p2 add_ln111_19_fu_2709_p2 mul_32ns_32ns_64_1_1_U426 mul_32ns_32ns_64_1_1_U427 mul_32ns_32ns_64_1_1_U428 mul_32ns_32ns_64_1_1_U429 mul_32ns_32ns_64_1_1_U430 add_ln111_21_fu_2033_p2 add_ln111_22_fu_2043_p2 add_ln111_23_fu_2053_p2 add_ln111_24_fu_2748_p2 add_ln111_42_fu_2758_p2 add_ln111_26_fu_2763_p2 add_ln111_40_fu_2777_p2 add_ln111_25_fu_2782_p2 mul_32ns_32ns_64_1_1_U431 mul_32ns_32ns_64_1_1_U432 mul_32ns_32ns_64_1_1_U433 add_ln111_27_fu_2079_p2 add_ln111_28_fu_2818_p2 add_ln111_30_fu_2828_p2 add_ln111_29_fu_3098_p2 mul_32ns_32ns_64_1_1_U434 add_ln111_36_fu_3134_p2 add_ln111_31_fu_3144_p2 add_ln96_fu_2089_p2 add_ln96_1_fu_2095_p2 add_ln96_2_fu_2109_p2 add_ln96_3_fu_2115_p2 add_ln96_6_fu_2141_p2 add_ln96_8_fu_2147_p2 add_ln96_9_fu_2153_p2 add_ln111_37_fu_3186_p2 add_ln95_fu_2159_p2 add_ln95_1_fu_2165_p2 add_ln95_2_fu_2179_p2 add_ln95_3_fu_2185_p2 add_ln95_6_fu_2211_p2 add_ln95_8_fu_2217_p2 add_ln95_9_fu_2223_p2 add_ln111_38_fu_3234_p2 add_ln111_34_fu_3321_p2 out1_w_fu_3349_p2 add_ln112_fu_3358_p2 add_ln108_fu_1430_p2 out1_w_1_fu_3379_p2 add_ln106_fu_2349_p2 add_ln106_1_fu_2355_p2 add_ln114_1_fu_2395_p2 add_ln114_2_fu_2407_p2 add_ln105_fu_2429_p2 add_ln115_1_fu_2849_p2 add_ln115_2_fu_2861_p2 add_ln116_1_fu_2908_p2 add_ln116_2_fu_2920_p2 add_ln103_2_fu_2509_p2 add_ln103_3_fu_2515_p2 add_ln103_4_fu_2529_p2 add_ln103_6_fu_2539_p2 add_ln117_1_fu_2968_p2 add_ln117_2_fu_2980_p2 out1_w_7_fu_3016_p2 add_ln119_fu_3024_p2 add_ln119_7_fu_1468_p2 add_ln119_12_fu_3389_p2 out1_w_8_fu_3399_p2 add_ln120_fu_3412_p2 add_ln120_1_fu_2593_p2 out1_w_9_fu_3433_p2 add_ln121_fu_2646_p2 add_ln121_1_fu_2652_p2 add_ln122_fu_2658_p2 add_ln123_1_fu_3260_p2 add_ln124_fu_3271_p2 add_ln125_fu_3283_p2 out1_w_15_fu_3440_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_Pipeline_ARRAY_1_READ</Name>
            <Loops>
                <ARRAY_1_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_1_READ>
                        <Name>ARRAY_1_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_1_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>524</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_1_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_325_p2" SOURCE="d2.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_2_READ</Name>
            <Loops>
                <ARRAY_2_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_2_READ>
                        <Name>ARRAY_2_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_2_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>524</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_2_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_325_p2" SOURCE="d2.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_VITIS_LOOP_42_1</Name>
            <Loops>
                <VITIS_LOOP_42_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.287</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_1>
                        <Name>VITIS_LOOP_42_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_42_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>380</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>2765</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>23306</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k1_1_fu_2072_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_2104_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_2136_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U129" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_5881_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1150_p2" SOURCE="d2.cpp:42" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_1162_p2" SOURCE="d2.cpp:42" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1196_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_9_fu_2220_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_18_fu_1256_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U100" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_31_fu_1266_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_10_fu_2281_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_19_fu_2317_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_22_fu_1282_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_2441_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_fu_2474_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U44" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_23_fu_1302_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_2596_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_1_fu_2629_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U45" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U46" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U47" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_24_fu_1318_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_17_fu_6062_p17" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_18_fu_6102_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U48" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U101" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U102" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_9_fu_1334_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U49" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U103" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U104" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_10_fu_1350_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U50" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_11_fu_1366_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U51" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_12_fu_2926_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_20_fu_2950_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U52" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U53" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_3023_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_21_fu_3072_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U54" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U55" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_1_fu_3143_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_3_fu_3157_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U105" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U106" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_2_fu_6245_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_4_fu_3171_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U107" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U108" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_31_fu_6417_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U109" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U110" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U111" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U112" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_1484_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k1_3_fu_3207_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k_3_fu_3239_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_3271_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U130" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_6501_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U56" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1562_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U57" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_22_fu_1592_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U58" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_11_fu_1622_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_23_fu_1628_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U59" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U60" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U61" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_32_fu_1638_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_3_fu_3530_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_6_fu_1656_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U62" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U63" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U64" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_25_fu_1666_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_4_fu_3684_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_7_fu_3716_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U65" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U66" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U67" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_26_fu_1686_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_51_fu_3945_p17" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_52_fu_3986_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_27_fu_1702_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_13_fu_1718_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_14_fu_1728_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_15_fu_4189_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_16_fu_4234_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_24_fu_4254_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_3_fu_4329_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_9_fu_4350_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U113" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U114" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_4_fu_4369_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_10_fu_4400_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U115" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U116" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_5_fu_6710_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_64_fu_6803_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U118" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U119" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U120" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1734_p2" SOURCE="d2.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_1740_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k1_5_fu_4471_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="k_5_fu_4477_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_6938_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U131" SOURCE="d2.cpp:51" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_8_fu_6949_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast254_fu_4497_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="p_cast254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1812_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_1826_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_4599_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_17_fu_1836_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_25_fu_1862_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_4675_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_6_fu_1892_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_12_fu_1898_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_4798_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_33_fu_1908_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_7_fu_4880_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_13_fu_1926_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_20_fu_4993_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_28_fu_1936_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_88_fu_5213_p17" SOURCE="d2.cpp:63" URAM="0" VARIABLE="sub_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_89_fu_5255_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_29_fu_5183_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_29_fu_1956_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_38_fu_5352_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_30_fu_1972_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_46_fu_5431_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_18_fu_1982_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_49_fu_5500_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_50_fu_5506_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_19_fu_5524_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_53_fu_5570_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_20_fu_5600_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_21_fu_5712_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_15_fu_5733_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U121" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U122" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_6_fu_5742_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_16_fu_5773_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U123" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U124" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_7_fu_5782_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_100_fu_7460_p17" SOURCE="d2.cpp:65" URAM="0" VARIABLE="sub_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U125" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U126" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_101_fu_7502_p17" SOURCE="d2.cpp:36" URAM="0" VARIABLE="sub_ln36_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U127" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U128" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_2030_p2" SOURCE="d2.cpp:42" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_VITIS_LOOP_73_5</Name>
            <Loops>
                <VITIS_LOOP_73_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.890</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_5>
                        <Name>VITIS_LOOP_73_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>566</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2792</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_522_p2" SOURCE="d2.cpp:73" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U275" SOURCE="d2.cpp:86" URAM="0" VARIABLE="mul_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_741_p2" SOURCE="d2.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_2_fu_753_p7" SOURCE="d2.cpp:86" URAM="0" VARIABLE="sub_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_3_fu_780_p17" SOURCE="d2.cpp:86" URAM="0" VARIABLE="sub_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_4_fu_827_p17" SOURCE="d2.cpp:86" URAM="0" VARIABLE="sub_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_5_fu_874_p17" SOURCE="d2.cpp:86" URAM="0" VARIABLE="sub_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_6_fu_921_p17" SOURCE="d2.cpp:86" URAM="0" VARIABLE="sub_ln86_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U276" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U277" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U278" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U279" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_3_fu_628_p2" SOURCE="d2.cpp:83" URAM="0" VARIABLE="sub_ln83_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U280" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U281" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_fu_644_p2" SOURCE="d2.cpp:83" URAM="0" VARIABLE="sub_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U282" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U283" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_1_fu_1226_p2" SOURCE="d2.cpp:83" URAM="0" VARIABLE="sub_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U284" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U285" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_11_fu_1318_p17" SOURCE="d2.cpp:83" URAM="0" VARIABLE="sub_ln83_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U286" SOURCE="d2.cpp:87" URAM="0" VARIABLE="mul_ln87_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_10_fu_1355_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_672_p2" SOURCE="d2.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_WRITE</Name>
            <Loops>
                <ARRAY_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_WRITE>
                        <Name>ARRAY_WRITE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_WRITE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_280_p2" SOURCE="d2.cpp:130" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>724</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>10582</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>41593</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U361" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U361" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U362" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U363" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U364" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U362" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U365" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U366" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U367" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U368" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U363" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U369" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U370" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U371" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U372" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U364" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U373" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U374" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U375" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U365" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U376" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U377" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U378" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U366" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U379" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U380" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U381" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U367" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U382" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U383" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U368" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U384" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U385" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U369" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U386" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U370" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1134_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_1140_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_1154_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_3_fu_1160_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_4_fu_1166_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_1180_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_1186_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_8_fu_1192_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U387" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U388" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U389" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U390" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U371" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U391" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_1522_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_1528_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_1542_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_1548_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_4_fu_1554_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_1568_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_8_fu_1574_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U392" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U393" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U372" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U394" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_1622_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U395" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U373" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U396" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1634_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_1640_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U374" SOURCE="d2.cpp:100" URAM="0" VARIABLE="mul_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U375" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U376" SOURCE="d2.cpp:100" URAM="0" VARIABLE="mul_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_1228_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="arr_50_fu_1674_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="arr_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U377" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U378" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1246_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_1252_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_1266_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_1272_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_1278_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_5_fu_1292_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_7_fu_1298_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_8_fu_1304_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U397" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U398" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U399" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U400" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U401" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U402" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U403" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U404" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U405" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U406" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U407" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U408" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U409" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U410" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U411" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U412" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U413" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U414" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U415" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U416" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U417" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U418" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U379" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U380" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U381" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U382" SOURCE="d2.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U383" SOURCE="d2.cpp:108" URAM="0" VARIABLE="mul_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U384" SOURCE="d2.cpp:109" URAM="0" VARIABLE="mul_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="arr_53_fu_1711_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="arr_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1730_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_1736_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U385" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U386" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U387" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U388" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U389" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U390" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U391" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U392" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U393" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_1382_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_3_fu_1392_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_4_fu_1398_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_5_fu_1408_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_41_fu_1784_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_6_fu_1788_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_7_fu_1414_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_8_fu_1424_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_12_fu_1821_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_35_fu_1835_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_11_fu_1841_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U419" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U420" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U421" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U422" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U423" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U424" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U425" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_13_fu_1931_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_14_fu_1941_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_15_fu_1951_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_16_fu_1957_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_17_fu_1967_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_18_fu_1977_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_20_fu_1987_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_19_fu_2709_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U426" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U427" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U428" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U429" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U430" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_21_fu_2033_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_22_fu_2043_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_23_fu_2053_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_24_fu_2748_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_42_fu_2758_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_26_fu_2763_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_40_fu_2777_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_25_fu_2782_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U431" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U432" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U433" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_27_fu_2079_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_28_fu_2818_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_30_fu_2828_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_29_fu_3098_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U434" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_36_fu_3134_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_31_fu_3144_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2089_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_2095_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_2109_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_2115_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_6_fu_2141_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_2147_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_9_fu_2153_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_37_fu_3186_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_2159_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_2165_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_2179_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_2185_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_6_fu_2211_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_8_fu_2217_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_9_fu_2223_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_38_fu_3234_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_34_fu_3321_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_3349_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="out1_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_3358_p2" SOURCE="d2.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1430_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_3379_p2" SOURCE="d2.cpp:112" URAM="0" VARIABLE="out1_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2349_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_2355_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_2395_p2" SOURCE="d2.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_2407_p2" SOURCE="d2.cpp:114" URAM="0" VARIABLE="add_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_2429_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_2849_p2" SOURCE="d2.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_2861_p2" SOURCE="d2.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_2908_p2" SOURCE="d2.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_2920_p2" SOURCE="d2.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_2509_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_2515_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_4_fu_2529_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_6_fu_2539_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_2968_p2" SOURCE="d2.cpp:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_2980_p2" SOURCE="d2.cpp:117" URAM="0" VARIABLE="add_ln117_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_3016_p2" SOURCE="d2.cpp:118" URAM="0" VARIABLE="out1_w_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_3024_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_7_fu_1468_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_12_fu_3389_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_3399_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="out1_w_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_3412_p2" SOURCE="d2.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_2593_p2" SOURCE="d2.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_3433_p2" SOURCE="d2.cpp:120" URAM="0" VARIABLE="out1_w_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_2646_p2" SOURCE="d2.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_2652_p2" SOURCE="d2.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_2658_p2" SOURCE="d2.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_3260_p2" SOURCE="d2.cpp:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_3271_p2" SOURCE="d2.cpp:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_3283_p2" SOURCE="d2.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_15_fu_3440_p2" SOURCE="d2.cpp:126" URAM="0" VARIABLE="out1_w_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="out1" index="0" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg1" index="1" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg2" index="2" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="out1_1" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 31 to 0 of out1"/>
                    </fields>
                </register>
                <register offset="0x14" name="out1_2" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 63 to 32 of out1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="arg1_1" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 31 to 0 of arg1"/>
                    </fields>
                </register>
                <register offset="0x20" name="arg1_2" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 63 to 32 of arg1"/>
                    </fields>
                </register>
                <register offset="0x28" name="arg2_1" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 31 to 0 of arg2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="arg2_2" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 63 to 32 of arg2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="arg2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="arg2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">out1_1, 0x10, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">out1_2, 0x14, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">arg1_1, 0x1c, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg1_2, 0x20, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg2_1, 0x28, 32, W, Data signal of arg2, </column>
                    <column name="s_axi_control">arg2_2, 0x2c, 32, W, Data signal of arg2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out1">inout, unsigned int*</column>
                    <column name="arg1">inout, unsigned int*</column>
                    <column name="arg2">inout, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="out1">m_axi_mem, interface, , </column>
                    <column name="out1">s_axi_control, register, offset, name=out1_1 offset=0x10 range=32</column>
                    <column name="out1">s_axi_control, register, offset, name=out1_2 offset=0x14 range=32</column>
                    <column name="arg1">m_axi_mem, interface, , </column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_1 offset=0x1c range=32</column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_2 offset=0x20 range=32</column>
                    <column name="arg2">m_axi_mem, interface, , </column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_1 offset=0x28 range=32</column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem">read, 16, 32, ARRAY_1_READ, d2.cpp:24:2</column>
                    <column name="m_axi_mem">read, 16, 32, ARRAY_2_READ, d2.cpp:31:2</column>
                    <column name="m_axi_mem">write, 16, 32, ARRAY_WRITE, d2.cpp:130:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem">arg1, d2.cpp:26:15, read, Widen Fail, , ARRAY_1_READ, d2.cpp:24:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d2.cpp:26:15, read, Inferred, 16, ARRAY_1_READ, d2.cpp:24:2, , </column>
                    <column name="m_axi_mem">arg2, d2.cpp:33:15, read, Widen Fail, , ARRAY_2_READ, d2.cpp:31:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg2, d2.cpp:33:15, read, Inferred, 16, ARRAY_2_READ, d2.cpp:31:2, , </column>
                    <column name="m_axi_mem">out1, d2.cpp:132:11, write, Widen Fail, , ARRAY_WRITE, d2.cpp:130:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">out1, d2.cpp:132:11, write, Inferred, 16, ARRAY_WRITE, d2.cpp:130:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="d2.cpp:5" status="valid" parentFunction="test" variable="out1" isDirective="0" options="m_axi depth=16 port=out1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:6" status="valid" parentFunction="test" variable="arg1" isDirective="0" options="m_axi depth=16 port=arg1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:7" status="valid" parentFunction="test" variable="arg2" isDirective="0" options="m_axi depth=16 port=arg2 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:9" status="valid" parentFunction="test" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="d2.cpp:17" status="valid" parentFunction="test" variable="out1_w" isDirective="0" options="variable=out1_w type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:18" status="valid" parentFunction="test" variable="arg1_r" isDirective="0" options="variable=arg1_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:19" status="valid" parentFunction="test" variable="arg2_r" isDirective="0" options="variable=arg2_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:20" status="valid" parentFunction="test" variable="arr" isDirective="0" options="variable=arr type=complete"/>
        <Pragma type="pipeline" location="d2.cpp:44" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:47" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:55" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:58" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:75" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:78" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:82" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:85" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

