Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  7 09:51:56 2021
| Host         : LAPTOP-POK8F54O running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xcku040-ffva1156-2-i
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+---------+----------+---------------------------------------------------------+------------+
| Rule    | Severity | Description                                             | Violations |
+---------+----------+---------------------------------------------------------+------------+
| BSCK-11 | Warning  | OSERDESE3_parallel_clock_nets                           | 4          |
| LUTAR-1 | Warning  | LUT drives async reset alert                            | 1          |
| XDCC-1  | Warning  | Scoped Clock constraint overwritten with the same name  | 1          |
| XDCC-7  | Warning  | Scoped Clock constraint overwritten on the same source  | 1          |
| CLKC-23 | Advisory | MMCME3 with ZHOLD drives sequential IO not with CLKOUT0 | 1          |
+---------+----------+---------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BSCK-11#1 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst has sub-optimal clocking topology for pins uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK (driver: clk1/inst/clkout1_buf) and uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV (driver: instance_name/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#2 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst has sub-optimal clocking topology for pins uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK (driver: clk1/inst/clkout1_buf) and uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV (driver: instance_name/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#3 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst has sub-optimal clocking topology for pins uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK (driver: clk1/inst/clkout1_buf) and uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV (driver: instance_name/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#4 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst has sub-optimal clocking topology for pins uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK (driver: clk1/inst/clkout1_buf) and uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV (driver: instance_name/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tpg_inst/h_cnt[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tpg_inst/blue_reg[0]/CLR, tpg_inst/blue_reg[1]/CLR,
tpg_inst/blue_reg[2]/CLR, tpg_inst/blue_reg[3]/CLR,
tpg_inst/blue_reg[4]/CLR, tpg_inst/blue_reg[5]/CLR,
tpg_inst/blue_reg[6]/CLR, tpg_inst/blue_reg[7]/CLR,
tpg_inst/display_mode_cnt_reg[0]/CLR, tpg_inst/display_mode_cnt_reg[1]/CLR,
tpg_inst/display_mode_cnt_reg[2]/CLR, tpg_inst/display_mode_cnt_reg[3]/CLR,
tpg_inst/display_mode_cnt_reg[4]/CLR, tpg_inst/display_mode_cnt_reg[5]/CLR,
tpg_inst/display_mode_reg[0]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_i [get_ports clk_i] (Source: D:/hdmi_fpga/hdmi/hdmi.srcs/constrs_1/new/hdmi.xdc (Line: 15))
Previous: create_clock -period 10.000 [get_ports clk_i] (Source: d:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_i [get_ports clk_i] (Source: D:/hdmi_fpga/hdmi/hdmi.srcs/constrs_1/new/hdmi.xdc (Line: 15))
Previous: create_clock -period 10.000 [get_ports clk_i] (Source: d:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

CLKC-23#1 Advisory
MMCME3 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME3 cell instance_name/inst/mmcme3_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>


