Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: rndm_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rndm_gen.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rndm_gen"
Output Format                      : NGC
Target Device                      : xc2s15-6-cs144

---- Source Options
Top Module Name                    : rndm_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : rndm_gen.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Final_10bit_rng.v" in library work
Module <rndm_gen> compiled
No errors in compilation
Analysis of file <"rndm_gen.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <rndm_gen>.
Module <rndm_gen> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rndm_gen>.
    Related source file is "Final_10bit_rng.v".
WARNING:Xst:653 - Signal <reset_value> is used but never assigned. Tied to value 1111100111.
    Found 10-bit register for signal <rnd>.
    Found 1-bit xor4 for signal <$n0021> created at line 54.
    Found 4-bit up counter for signal <count>.
    Found 10-bit register for signal <lfsr>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <rndm_gen> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 10
 10-bit register                                       : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rndm_gen> ...
Loading device for application Rf_Device from file '2s15.nph' in environment C:\Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rndm_gen, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rndm_gen.ngr
Top Level Output File Name         : rndm_gen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 7
#      GND                         : 1
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT4_L                      : 1
# FlipFlops/Latches                : 24
#      FDCE                        : 10
#      FDCP                        : 10
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s15cs144-6 

 Number of Slices:                      14  out of    192     7%  
 Number of Slice Flip Flops:            24  out of    384     6%  
 Number of 4 input LUTs:                 6  out of    384     1%  
 Number of bonded IOBs:                 12  out of     90    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.066ns (Maximum Frequency: 164.853MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.066ns (frequency: 164.853MHz)
  Total number of paths / destination ports: 78 / 34
-------------------------------------------------------------------------
Delay:               6.066ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       rnd_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: count_0 to rnd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   1.085   1.566  count_0 (count_0)
     LUT4:I0->O           10   0.549   1.980  _n00001 (_n0000)
     FDCE:CE                   0.886          rnd_9
    ----------------------------------------
    Total                      6.066ns (2.520ns logic, 3.546ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.788ns (Levels of Logic = 1)
  Source:            rnd_9 (FF)
  Destination:       rnd<9> (PAD)
  Source Clock:      clock rising

  Data Path: rnd_9 to rnd<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   1.085   1.035  rnd_9 (rnd_9)
     OBUF:I->O                 4.668          rnd_9_OBUF (rnd<9>)
    ----------------------------------------
    Total                      6.788ns (5.753ns logic, 1.035ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
CPU : 2.21 / 2.38 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 157096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

