
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2025.03M-SP1-1
Install: C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis

# Written on Mon Jan 19 02:47:59 2026

##### DESIGN INFO #######################################################

Top View:                "BaseDesign"
Constraint File(s):      "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\designer\BaseDesign\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 10 constraints


##### DETAILS ############################################################


Clock Summary
*************

          Start                                         Requested     Requested     Clock                        Clock                     Clock
Level     Clock                                         Frequency     Period        Type                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK                                       50.0 MHz      20.000        declared                     default_clkgroup          1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from REF_CLK)     async1_1                  2596 
                                                                                                                                                
0 -       TCK                                           6.0 MHz       166.670       declared                     async1_2                  0    
                                                                                                                                                
0 -       COREJTAGDEBUG_Z1|N_2_inferred_clock           100.0 MHz     10.000        inferred                     Inferred_clkgroup_0_2     182  
================================================================================================================================================


Clock Load Summary
******************

                                            Clock     Source                                                                                                   Clock Pin                                                                                  Non-clock Pin     Non-clock Pin                                                                          
Clock                                       Load      Pin                                                                                                      Seq Example                                                                                Seq Example       Comb Example                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK                                     1         REF_CLK(port)                                                                                            PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                               -                 CLKBUF_0.I(BUFGP)                                                                      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     2596      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                             CoreTimer_C0_0.CoreTimer_C0_0.LoadEnReg.C                                                  -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                                               
                                                                                                                                                                                                                                                                                                                                                                   
TCK                                         0         TCK(port)                                                                                                -                                                                                          -                 -                                                                                      
                                                                                                                                                                                                                                                                                                                                                                   
COREJTAGDEBUG_Z1|N_2_inferred_clock         182       CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C     -                 CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
===================================================================================================================================================================================================================================================================================================================================================================



Clock Relationships
*******************

Starting                                    Ending                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     20.000           |     No paths         |     No paths         |     No paths                         
System                                      COREJTAGDEBUG_Z1|N_2_inferred_clock         |     10.000           |     No paths         |     10.000           |     No paths                         
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     20.000           |     No paths         |     No paths         |     No paths                         
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     COREJTAGDEBUG_Z1|N_2_inferred_clock         |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
COREJTAGDEBUG_Z1|N_2_inferred_clock         System                                      |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z1|N_2_inferred_clock         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
COREJTAGDEBUG_Z1|N_2_inferred_clock         COREJTAGDEBUG_Z1|N_2_inferred_clock         |     10.000           |     10.000           |     5.000            |     5.000                            
===================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:INT_2
p:LED_1
p:LED_2
p:LED_3
p:LED_4
p:RX
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX
p:USER_RST


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
