# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 3.2e-05 4096 500 3750 514560 234.327 133.225 9491.3 3940.84 13800 13800.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000512 512 100 170 37632 0.833664 2.94979 26.2861 30.1114 30.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 0.000128 4096 360 6130 122112 37.2979 28.3573 3306.38 837.94 4210.08 4210.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.000128 512 150 520 145920 5.33645 3.41341 45.0106 149.178 203.07 203.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 6.4e-05 1024 120 840 273408 24.8175 13.4984 296.86 418.925 754.256 754.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 0.000128 4096 370 5380 137216 23.1158 28.3495 2943.24 837.849 3832.64 3832.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 0.000128 2048 340 1940 137216 18.0242 14.3418 610.208 418.978 1061.65 1061.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.001024 1024 220 420 15296 0.69632 5.90643 44.5842 51.2287 51.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 6.4e-05 2048 250 5590 291072 35.6004 28.3286 3699.45 837.728 4601.22 4601.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.000128 2048 470 1850 135936 18.0841 14.4367 587.461 418.982 1039.07 1039.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 3.2e-05 4096 500 3750 514368 234.846 133.429 10919.6 3940.45 15228.6 15228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000512 512 100 170 37584 0.831488 3.3624 26.2703 30.5043 30.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 0.000128 4096 360 6130 122112 37.3317 28.3864 3858.37 837.848 4762.04 4762.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000128 512 150 520 145728 5.34918 3.41229 52.2403 147.64 208.773 208.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 6.4e-05 1024 120 840 273024 24.9036 13.526 337.923 419.007 795.519 795.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 0.000128 4096 370 5380 137232 23.1712 28.3878 3413.08 837.826 4302.54 4302.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 0.000128 2048 340 1940 137088 18.0697 14.4239 702.216 420.965 1155.78 1155.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.001024 1024 220 420 15264 0.69632 6.76477 43.4538 50.9576 51.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 6.4e-05 2048 250 5590 290880 35.6853 28.4133 4472.31 837.851 5374.36 5374.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.000128 2048 470 1850 135648 18.1485 14.3768 678.468 418.998 1130.1 1130.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 3.2e-05 4096 500 3750 514560 234.164 133.348 11407.9 3960.94 15736.6 15736.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000512 512 100 170 37600 0.830912 3.55139 26.2855 30.7101 30.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 0.000128 4096 360 6130 122240 37.2657 28.376 4024.98 838.369 4929.11 4929.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000128 512 150 520 145920 5.34429 3.4183 55.0682 148.062 212.017 212.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 6.4e-05 1024 120 840 272640 24.8682 13.5144 354.547 419.107 812.194 812.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 0.000128 4096 370 5380 137280 23.124 28.3711 3555.29 838.396 4445.26 4445.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 0.000128 2048 340 1940 137280 18.007 14.3467 740.493 419.271 1192.22 1192.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.001024 1024 220 420 15280 0.701664 7.09213 43.1267 50.9616 51.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 6.4e-05 2048 250 5590 291200 35.5628 28.332 4675.26 838.224 5577.49 5577.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.000128 2048 470 1850 135680 18.1334 14.368 709.727 419.191 1161.52 1161.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 3.2e-05 4096 500 3750 513792 234.019 133.362 10632.4 3946.1 14946.2 14946.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000512 512 100 170 37536 0.830016 3.28096 26.2721 30.4267 30.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 0.000128 4096 360 6130 121728 37.2084 28.3484 3732.4 837.408 4635.48 4635.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000128 512 150 520 145920 5.3265 3.40995 50.8658 147.758 207.494 207.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 6.4e-05 1024 120 840 271872 24.818 13.4922 328.982 419.119 786.574 786.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 0.000128 4096 370 5380 137088 23.0662 28.3325 3304.42 838.431 4194.33 4194.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 0.000128 2048 340 1940 137088 17.961 14.3408 685.457 418.785 1136.65 1136.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.001024 1024 220 420 15264 0.698368 6.58202 44.116 51.4377 51.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 6.4e-05 2048 250 5590 291072 35.5124 28.2859 4340.77 838.428 5243.1 5243.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.000128 2048 470 1850 135552 18.0513 14.3899 658.788 418.892 1110.23 1110.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 3.2e-05 4096 500 3750 514400 235.463 133.79 10753.2 3944.68 15067.4 15067.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000512 512 100 170 37600 0.831808 3.33187 26.2963 30.5038 30.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 0.000128 4096 360 6130 122000 37.4919 28.4157 3776.37 837.346 4679.73 4679.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000128 512 150 520 145600 5.36672 3.41926 51.4589 147.429 207.803 207.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 6.4e-05 1024 120 840 272000 24.9636 13.5975 332.596 418.689 790.005 790.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 0.000128 4096 370 5380 137000 23.2626 28.4082 3333.64 837.327 4222.71 4222.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 0.000128 2048 340 1940 137200 18.0915 14.3705 694.421 418.742 1145.73 1145.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.001024 1024 220 420 15200 0.694272 6.62954 42.8972 50.2628 50.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 6.4e-05 2048 250 5590 291200 35.7539 28.4218 4402.15 838.226 5304.66 5304.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.000128 2048 470 1850 135600 18.2006 14.3813 666.35 418.891 1117.93 1118.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 3.2e-05 4096 500 3750 514304 234.337 133.38 10966.1 3942.62 15276.8 15277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000512 512 100 170 37520 0.833536 3.44592 26.2574 30.5787 30.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 0.000128 4096 360 6130 121856 37.2236 28.3681 3852.28 837.034 4755.02 4755.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000128 512 150 520 145152 5.34995 3.4128 53.1699 147.699 209.758 209.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 6.4e-05 1024 120 840 272384 24.841 13.5025 341.553 418.634 798.697 798.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 0.000128 4096 370 5380 137088 23.1267 28.3753 3406.79 838.222 4296.6 4296.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 0.000128 2048 340 1940 137088 17.981 14.3828 711.494 418.594 1162.56 1162.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.001024 1024 220 420 15232 0.700416 6.8863 42.9469 50.577 50.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 6.4e-05 2048 250 5590 290752 35.5623 28.3689 4491.65 851.112 5406.81 5406.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.000128 2048 470 1850 135296 18.0826 14.3781 681.902 418.602 1133.07 1133.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 3.2e-05 4096 500 3750 513600 235.027 133.442 11055.6 3944.15 15368.5 15368.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000512 512 100 170 37560 0.831424 3.45923 26.3127 30.6478 30.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 0.000128 4096 360 6130 121920 37.3798 28.3932 3889.32 838.263 4793.46 4793.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000128 512 150 520 144960 5.35107 3.42016 53.3637 147.695 209.958 210.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 6.4e-05 1024 120 840 270720 24.9149 13.5107 341.753 417.946 798.284 798.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 0.000128 4096 370 5380 137040 23.142 28.3794 3440.84 838.241 4330.68 4330.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 0.000128 2048 340 1940 136800 18.0572 14.5033 714.541 419.316 1166.53 1166.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.001024 1024 220 420 15240 0.700416 6.94067 44.0752 51.758 51.8176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 6.4e-05 2048 250 5590 290880 35.6367 28.4116 4539.58 841.996 5445.73 5445.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.000128 2048 470 1850 135360 18.1512 14.365 687.793 419.206 1139.62 1139.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 3.2e-05 4096 500 3750 514048 234.461 133.46 10694.9 3948.3 15011.4 15011.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000512 512 100 170 37504 0.829344 3.36691 26.2781 30.5175 30.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 0.000128 4096 360 6130 121344 37.1758 28.3197 3745.61 836.299 4647.52 4647.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000128 512 150 520 145408 5.32938 3.408 52.1008 147.454 208.424 208.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 6.4e-05 1024 120 840 272384 24.7564 13.4861 332.313 418.216 788.932 789.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 0.000128 4096 370 5380 136960 23.1159 28.3428 3323.25 837.739 4212.54 4212.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 0.000128 2048 340 1940 136704 17.9644 14.3944 690.576 418.232 1141.27 1141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.001024 1024 220 420 15232 0.700544 6.71984 44.03 51.4943 51.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 6.4e-05 2048 250 5590 290816 35.5267 28.2951 4389.68 838.906 5292.53 5292.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.000128 2048 470 1850 135168 18.0429 14.3503 664.468 418.235 1115.2 1115.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 3.2e-05 4096 500 3750 513024 234.122 133.279 10780.4 3946.86 15095 15095.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000512 512 100 170 37440 0.83072 3.36646 26.2717 30.5101 30.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 0.000128 4096 360 6130 121344 37.2382 28.3311 3782.31 838.039 4686.03 4686.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000128 512 150 520 144384 5.32858 3.40835 51.5687 147.79 208.225 208.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 6.4e-05 1024 120 840 270336 24.7472 13.4416 332.267 416.864 787.478 787.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 0.000128 4096 370 5380 136704 23.0783 28.3276 3350.33 838.021 4239.84 4239.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 0.000128 2048 340 1940 136704 17.9973 14.3378 693.327 419.195 1144.96 1145.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.001024 1024 220 420 15168 0.697312 6.7409 43.9773 51.459 51.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 6.4e-05 2048 250 5590 290304 35.5694 28.3032 4415.15 837.584 5316.71 5316.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.000128 2048 470 1850 135168 18.0762 14.3385 668.93 419.088 1120.54 1120.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 3.2e-05 4096 500 3750 513600 235.071 133.637 11478.9 3963.47 15811.4 15811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000512 512 100 170 37400 0.83056 3.60544 26.2543 30.732 30.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 0.000128 4096 360 6130 121600 37.3952 28.3914 4057.14 851.851 4974.89 4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000128 512 150 520 144000 5.35811 3.41549 55.4913 146.283 210.676 210.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 6.4e-05 1024 120 840 268800 24.9894 13.4922 352.835 417.029 808.509 808.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 0.000128 4096 370 5380 136800 23.1747 28.3853 3588.42 855.565 4495.62 4495.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 0.000128 2048 340 1940 136800 18.0753 14.3781 743.366 419.424 1195.35 1195.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.001024 1024 220 420 15000 0.696448 7.18912 41.6338 49.5627 49.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 6.4e-05 2048 250 5590 290400 35.6393 28.3317 4715.25 858.699 5638.03 5638.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.000128 2048 470 1850 135200 18.1849 14.422 713.281 419.409 1165.4 1165.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 3.2e-05 4096 500 3750 514048 233.94 133.43 13399.5 3947 17714.2 17714.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000512 512 100 170 37376 0.829952 4.28442 26.2553 31.4129 31.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 0.000128 4096 360 6130 120832 37.2571 28.3163 4664.68 836.492 5566.85 5566.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000128 512 150 520 145408 5.32746 3.41302 65.7969 148.037 222.702 222.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 6.4e-05 1024 120 840 270336 24.8927 13.4881 413.859 418.114 870.509 870.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 0.000128 4096 370 5380 136704 23.0687 28.3141 4150.62 836.489 5038.57 5038.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 0.000128 2048 340 1940 136192 17.9958 14.5291 864.853 418.3 1315.78 1315.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.001024 1024 220 420 15104 0.699776 8.36813 43.7156 52.8271 52.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 6.4e-05 2048 250 5590 289792 35.4558 28.3704 5472.62 835.85 6372.4 6372.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.000128 2048 470 1850 135168 18.0516 14.3296 832.569 418.289 1283.35 1283.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 3.2e-05 4096 500 3750 514816 233.817 133.218 9395.16 3945.78 13708.3 13708.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.000512 512 100 165 37728 0.836672 5.2257 26.3293 32.4328 32.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1210 0.000128 4096 360 6135 122240 37.2125 28.3283 3301.45 838.536 4205.64 4205.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.000128 512 150 525 145920 5.33667 3.4135 44.3817 148.096 201.355 201.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 6.4e-05 1024 120 840 272896 24.8348 13.4963 289.687 419.323 747.502 747.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1620 0.000128 4096 370 5385 137280 23.0914 28.3464 2916.78 841.263 3809.56 3809.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 0.000128 2048 340 1950 137216 17.9952 14.4927 605.645 419.404 1057.66 1057.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 940 0.001024 1024 220 420 15328 0.700672 10.6796 44.8549 56.2767 56.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 6.4e-05 2048 250 5595 291200 35.5493 28.502 3829 845.323 4738.49 4738.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 0.000128 2048 470 1845 135936 18.0692 14.3567 579.738 423.385 1035.65 1035.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 3.2e-05 4096 500 3750 514880 235.181 133.5 9463.94 3943.77 13776.7 13777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.000512 512 100 165 37720 0.833824 2.80576 26.3077 29.9891 30.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 0.000128 4096 360 6135 122240 37.4067 28.3996 3325.11 837.892 4228.92 4229.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.000128 512 150 525 145920 5.36278 3.42042 45.0272 146.962 200.906 201.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 6.4e-05 1024 120 840 272640 24.9651 13.525 293.193 418.986 750.838 750.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1620 0.000128 4096 370 5385 137280 23.2324 28.4032 2934.45 837.882 3824.05 3824.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 0.000128 2048 340 1950 137120 18.0915 14.41 612.866 419.119 1064.6 1064.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 940 0.001024 1024 220 420 15320 0.712064 11.5077 44.3432 56.606 56.6637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 6.4e-05 2048 250 5595 291040 35.7413 28.3744 3870.75 837.853 4772.84 4772.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.000128 2048 470 1845 135840 18.1823 14.4324 584.1 419.136 1035.96 1036.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 3.2e-05 4096 500 3750 514560 234.502 133.369 9444.35 3941.76 13754.3 13754.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000512 512 100 165 37680 0.835584 2.79725 26.2859 29.9601 30.0141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 0.000128 4096 360 6135 122112 37.2658 28.3632 3319.51 837.386 4222.63 4222.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.000128 512 150 525 145536 5.3329 3.41478 44.6719 149.65 203.199 203.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 6.4e-05 1024 120 840 271872 24.8966 13.6592 290.664 418.207 747.587 747.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1620 0.000128 4096 370 5385 137280 23.1293 28.3711 2935.87 837.888 3825.33 3825.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 0.000128 2048 340 1950 137088 18.009 14.3465 610.128 418.76 1061.35 1061.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 940 0.001024 1024 220 420 15312 0.700384 11.2081 44.4663 56.415 56.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 6.4e-05 2048 250 5595 291072 35.6021 28.304 3846 837.771 4747.79 4747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.000128 2048 470 1845 135744 18.1057 14.3622 582.744 418.835 1034.15 1034.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 3.2e-05 4096 500 3750 514304 235.262 133.496 9596.44 3963.58 13929.1 13929.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000512 512 100 165 37688 0.83312 2.90365 26.3256 30.1044 30.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 0.000128 4096 360 6135 122080 37.4212 28.3904 3373.49 838.706 4278.12 4278.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.000128 512 150 525 145600 5.35091 3.41757 46.1449 149.603 204.648 204.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 6.4e-05 1024 120 840 272384 24.9618 13.5249 298.954 418.712 756.321 756.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 0.000128 4096 370 5385 137200 23.1997 28.3792 2980.32 838.712 3870.7 3870.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 0.000128 2048 340 1950 137088 18.0684 14.3827 623.914 419.373 1075.84 1075.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.001024 1024 220 420 15288 0.697408 6.0024 44.542 51.2842 51.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 6.4e-05 2048 250 5595 290976 35.7032 28.3399 3939.63 838.627 4842.41 4842.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.000128 2048 470 1845 135744 18.1762 14.3878 596.405 419.374 1048.45 1048.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 3.2e-05 4096 500 3750 514560 234.223 133.243 9781.4 3945.18 14094.3 14094.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000512 512 100 165 37696 0.835552 2.97088 26.3329 30.1799 30.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 0.000128 4096 360 6135 122112 37.2721 28.3445 3401.44 838.806 4305.97 4306.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000128 512 150 525 145920 5.34192 3.41402 46.9767 147.646 203.507 203.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 6.4e-05 1024 120 840 272384 24.8762 13.5088 305.025 419.52 763.092 763.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 0.000128 4096 370 5385 137216 23.0937 28.3528 3025.55 838.857 3915.94 3916.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 0.000128 2048 340 1950 137216 18.0145 14.4024 633.485 419.605 1085.61 1085.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.001024 1024 220 420 15296 0.700288 6.15738 44.4947 51.3964 51.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 6.4e-05 2048 250 5595 291072 35.5881 28.2905 3826.76 838.805 4729.55 4729.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.000128 2048 470 1845 135936 18.0925 14.348 607.661 419.484 1059.69 1059.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 3.2e-05 4096 500 3750 514368 234.638 133.419 11067.7 3969.63 15405.7 15405.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000512 512 100 165 37656 0.833408 3.36691 26.3133 30.5556 30.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 0.000128 4096 360 6135 122112 37.3091 28.3775 3898.04 838.51 4802.35 4802.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000128 512 150 525 145728 5.3521 3.41715 54.0699 148.152 211.12 211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 6.4e-05 1024 120 840 271872 24.9614 13.5241 343.855 419.389 801.89 802.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 0.000128 4096 370 5385 137232 23.1308 28.3812 3444.29 838.511 4334.39 4334.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 0.000128 2048 340 1950 137088 18.047 14.3852 721.556 419.34 1173.43 1173.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.001024 1024 220 420 15264 0.698368 7.00416 43.1698 50.9134 50.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 6.4e-05 2048 250 5595 290880 35.6703 28.3794 4547.14 838.437 5449.73 5449.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.000128 2048 470 1845 135648 18.1326 14.3933 689.143 419.341 1141.11 1141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 3.2e-05 4096 500 3750 514560 234.067 133.329 10807.3 3941.83 15116.8 15117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000512 512 100 165 37680 0.833152 3.31613 26.3124 30.5041 30.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 0.000128 4096 360 6135 122240 37.2388 28.3808 3806.98 838.141 4710.86 4710.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000128 512 150 525 145920 5.34176 3.41773 52.7557 149.18 210.826 210.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 6.4e-05 1024 120 840 272640 24.8673 13.5127 337.123 432.278 807.942 808.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 0.000128 4096 370 5385 137280 23.1048 28.3692 3362.47 838.128 4252.16 4252.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 0.000128 2048 340 1950 136960 18.0174 14.3849 703.913 419.146 1155.57 1155.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.001024 1024 220 420 15280 0.699168 6.8039 44.11 51.6547 51.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 6.4e-05 2048 250 5595 290880 35.5431 28.3317 4436.07 861.933 5361.98 5362.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.000128 2048 470 1845 135680 18.1098 14.3647 672.803 419.143 1124.53 1124.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 3.2e-05 4096 500 3750 513792 233.678 133.373 11474.1 3942.37 15783.9 15784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000512 512 100 165 37632 0.831488 3.5224 26.2849 30.6824 30.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 0.000128 4096 360 6135 121728 37.1768 28.3252 4029.58 836.689 4931.89 4931.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000128 512 150 525 145152 5.33568 3.41203 56.0941 146.419 211.392 211.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 6.4e-05 1024 120 840 271872 24.8043 13.4922 358.273 418.387 815.119 815.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 0.000128 4096 370 5385 137088 23.0438 28.3271 3566.74 837.719 4455.91 4455.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 0.000128 2048 340 1950 136704 17.9503 14.3585 746.409 418.505 1197.33 1197.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.001024 1024 220 420 15264 0.703296 7.30314 42.826 50.8751 50.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 6.4e-05 2048 250 5595 290688 35.4664 28.41 4711.26 837.589 5612.84 5612.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.000128 2048 470 1845 135552 18.0235 14.3382 716.321 418.405 1167.2 1167.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 3.2e-05 4096 500 3750 514400 235.27 133.786 11419.7 3944.58 15733.6 15733.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000512 512 100 165 37600 0.833568 3.50829 26.2686 30.6534 30.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 0.000128 4096 360 6135 122000 37.4641 28.4121 4014.73 842.217 4922.94 4923.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000128 512 150 525 145600 5.36493 3.41606 56.0322 147.665 212.602 212.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 6.4e-05 1024 120 840 272000 24.941 13.6665 355.939 432.829 827.538 827.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 0.000128 4096 370 5385 137000 23.2322 28.4139 3545.97 848.069 4445.77 4445.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 0.000128 2048 340 1950 136800 18.1025 14.3701 744.734 418.759 1196.07 1196.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.001024 1024 220 420 15200 0.694272 7.19872 43.7002 51.6364 51.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 6.4e-05 2048 250 5595 291200 35.7138 28.3764 4701.58 852.339 5618.12 5618.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.000128 2048 470 1845 135600 18.1748 14.3808 711.705 418.754 1163.12 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 3.2e-05 4096 500 3750 514304 234.202 133.375 11524.4 3942.62 15834.9 15835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000512 512 100 165 37632 0.834112 3.56304 26.3056 30.7437 30.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 0.000128 4096 360 6135 121856 37.2255 28.3676 4045.21 837.037 4947.95 4948.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000128 512 150 525 145152 5.33744 3.41069 56.1141 148.426 213.417 213.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 6.4e-05 1024 120 840 272384 24.8279 13.5127 358.802 430.866 828.171 828.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 0.000128 4096 370 5385 137088 23.1004 28.389 3578.57 844.429 4474.57 4474.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 0.000128 2048 340 1950 136640 17.9911 14.3421 749.472 418.595 1200.51 1200.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.001024 1024 220 420 15232 0.69856 7.27408 43.9087 51.9233 51.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 6.4e-05 2048 250 5595 290752 35.532 28.3544 4725.64 850.566 5640.2 5640.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.000128 2048 470 1845 135296 18.0832 14.3751 716.004 418.594 1167.16 1167.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 3.2e-05 4096 500 3750 513600 234.935 133.435 11360.8 3939.98 15669.4 15669.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000512 512 100 165 37560 0.83248 3.48112 26.2531 30.6089 30.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 0.000128 4096 360 6135 121920 37.3521 28.3735 4004.72 837.371 4907.92 4908.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000128 512 150 525 144960 5.34778 3.42016 55.1338 147.374 211.404 211.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 6.4e-05 1024 120 840 270720 24.9138 13.5077 351.36 417.466 807.424 807.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 0.000128 4096 370 5385 137040 23.1483 28.3829 3538.33 837.438 4427.37 4427.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 0.000128 2048 340 1950 136800 18.039 14.3757 738.681 420.15 1191.35 1191.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.001024 1024 220 420 15240 0.698048 7.23405 42.8557 50.8307 50.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 6.4e-05 2048 250 5595 290400 35.6372 28.3361 4661.91 837.172 5563.16 5563.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.000128 2048 470 1845 135360 18.1449 14.3561 707.061 418.765 1158.43 1158.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 3.2e-05 4096 500 3750 514048 234.381 133.415 10894.7 3950.05 15212.8 15213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000512 512 100 165 37632 0.833536 3.35258 26.3127 30.5421 30.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 0.000128 4096 360 6135 121344 37.1701 28.3177 3812.18 835.593 4713.37 4713.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000128 512 150 525 145408 5.32822 3.40774 52.9677 146.185 208.02 208.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 6.4e-05 1024 120 840 270336 24.9036 13.4838 336.006 417.852 792.406 792.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 0.000128 4096 370 5385 136960 23.0642 28.3279 3379 837.073 4267.55 4267.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 0.000128 2048 340 1950 136704 17.9363 14.3524 706.837 417.873 1157.1 1157.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.001024 1024 220 420 15232 0.702464 6.87619 43.7921 51.4132 51.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 6.4e-05 2048 250 5595 290816 35.5123 28.5847 4460.21 838.195 5362.62 5362.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.000128 2048 470 1845 135168 18.0285 14.4118 673.841 417.87 1124.26 1124.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 3.2e-05 4096 500 3750 513024 233.999 133.306 12535.9 3940.93 16844.4 16844.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000512 512 100 165 37440 0.832768 3.90602 26.2287 31.0092 31.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 0.000128 4096 360 6135 121344 37.2321 28.3764 4391.71 837.517 5294.95 5295.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000128 512 150 525 144384 5.32362 3.40582 61.4364 146.787 217.085 217.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 6.4e-05 1024 120 840 270336 24.7097 13.4452 390.694 416.657 845.664 845.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 0.000128 4096 370 5385 136704 23.0584 28.332 3890.01 837.509 4778.99 4779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 0.000128 2048 340 1950 136704 17.989 14.389 819.077 418.808 1270.37 1270.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.001024 1024 220 420 15168 0.698368 7.97722 42.7011 51.422 51.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 6.4e-05 2048 250 5595 290304 35.5138 28.2849 5147.52 837.31 6048.74 6048.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.000128 2048 470 1845 135168 18.0635 14.3421 780.843 418.83 1232.18 1232.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 3.2e-05 4096 500 3750 513600 234.841 133.647 12698.2 3954.84 17021.9 17022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000512 512 100 165 37400 0.830272 3.94947 26.2208 31.0449 31.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 0.000128 4096 360 6135 121600 37.3804 28.3979 4489.2 838.668 5393.75 5393.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000128 512 150 525 144000 5.3505 3.41574 61.9809 146.996 217.872 217.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 6.4e-05 1024 120 840 268800 24.9814 13.6768 388.185 417.01 844.011 844.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 0.000128 4096 370 5385 136800 23.1511 28.3883 3964.93 851.7 4868.25 4868.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 0.000128 2048 340 1950 136800 18.079 14.3777 823.71 419.415 1275.69 1275.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.001024 1024 220 420 15000 0.693696 7.89709 42.5843 51.2191 51.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 6.4e-05 2048 250 5595 290400 35.613 28.3384 5187.32 858.975 6110.36 6110.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.000128 2048 470 1845 135200 18.1746 14.366 785.575 419.421 1237.64 1237.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 3.2e-05 4096 500 3750 514048 234.049 133.45 11625.2 3985.09 15978.1 15978.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000512 512 100 165 37376 0.82944 3.5824 26.4807 30.9369 30.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 0.000128 4096 360 6135 120832 37.2675 28.3197 4038.41 844.531 4948.64 4948.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000128 512 150 525 145408 5.32579 3.41504 57.001 148.046 213.918 214.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 6.4e-05 1024 120 840 270336 24.9027 13.6214 359.966 421.998 820.645 820.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 0.000128 4096 370 5385 136704 23.0643 28.326 3587.05 844.562 4483.08 4483.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 0.000128 2048 340 1950 136192 17.9914 14.3467 751.012 422.329 1205.78 1205.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.001024 1024 220 420 15104 0.698368 7.36666 42.9093 51.0157 51.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 6.4e-05 2048 250 5595 289792 35.4583 28.2723 4728.79 843.875 5636.51 5636.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.000128 2048 470 1845 135168 18.0522 14.3462 718.571 422.324 1173.4 1173.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 3.2e-05 4096 500 3760 514816 233.87 133.205 8861.72 3945.84 13174.9 13175.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.000512 512 100 180 37600 0.833824 5.40707 26.3263 32.6104 32.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 0.000128 4096 360 6140 121984 37.2671 28.3272 3107.73 838.755 4012.19 4012.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.000128 512 150 520 145664 5.33344 3.41187 42.072 149.877 200.825 200.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 6.4e-05 1024 120 840 272384 24.8581 13.4972 274.485 419.32 732.319 732.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1620 0.000128 4096 370 5380 137280 23.0769 28.3462 2743.89 838.528 3633.92 3634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 0.000128 2048 340 1940 137216 17.9713 14.3641 571.408 419.34 1023.2 1023.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 940 0.001024 1024 220 420 15328 0.69824 10.2277 44.6013 55.5699 55.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 6.4e-05 2048 250 5600 291200 35.5831 28.2908 3623.6 838.781 4526.38 4526.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 0.000128 2048 470 1860 135936 18.0547 14.376 550.929 419.457 1002.92 1003.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 3.2e-05 4096 500 3760 514880 234.882 133.484 9966.92 3964.84 14300.4 14300.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.000512 512 100 180 37600 0.832224 3.26835 26.3322 30.4742 30.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 0.000128 4096 360 6140 122080 37.3865 28.3858 3503.03 838.61 4407.52 4407.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.000128 512 150 520 145600 5.36781 3.42038 47.915 148.72 205.554 205.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 6.4e-05 1024 120 840 272640 24.9449 13.5283 309.46 419.487 767.577 767.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1620 0.000128 4096 370 5380 137280 23.1956 28.3914 3092.43 838.654 3982.75 3982.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 0.000128 2048 340 1940 137280 18.0564 14.3856 643.353 419.376 1095.27 1095.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 940 0.001024 1024 220 420 15320 0.700032 11.7996 43.3633 55.9057 55.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 6.4e-05 2048 250 5600 291040 35.7147 28.3852 4089.14 838.698 4992.04 4992.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.000128 2048 470 1860 135840 18.1724 14.4261 622.325 419.373 1074.4 1074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 3.2e-05 4096 500 3760 514560 234.381 133.385 9259.58 3943.32 13571 13571.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000512 512 100 180 37584 0.83248 3.00237 26.3072 30.185 30.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 0.000128 4096 360 6140 121920 37.3002 28.3648 3249.65 837.712 4153.15 4153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.000128 512 150 520 145152 5.35891 3.41606 44.4127 149.366 202.687 202.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 6.4e-05 1024 120 840 271872 24.8852 13.5088 286.209 418.502 743.272 743.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1620 0.000128 4096 370 5380 137280 23.135 28.3772 2872.98 838.216 3762.79 3762.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 0.000128 2048 340 1940 137088 17.9983 14.3549 597.442 418.93 1048.83 1048.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.001024 1024 220 420 15312 0.700384 5.79789 44.2941 50.8367 50.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 6.4e-05 2048 250 5600 291072 35.6059 28.4034 3799.03 838.229 4701.38 4701.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.000128 2048 470 1860 135744 18.087 14.3738 577.437 418.928 1028.93 1029.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 3.2e-05 4096 500 3760 514304 235.194 133.49 9380.26 3948.15 13697.4 13697.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000512 512 100 180 37576 0.834976 3.11718 26.3267 30.3203 30.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 0.000128 4096 360 6140 121856 37.4164 28.3808 3285.2 840.447 4191.55 4191.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000128 512 150 520 145152 5.35872 3.41939 45.1495 149.024 203.08 203.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 6.4e-05 1024 120 840 271488 24.9572 13.5234 290.346 418.758 747.741 747.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 0.000128 4096 370 5380 137200 23.1899 28.4099 2901.47 838.495 3791.63 3791.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 0.000128 2048 340 1940 137088 18.0659 14.3732 604.365 419.321 1056.23 1056.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.001024 1024 220 420 15288 0.69504 5.90262 44.1673 50.8075 50.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 6.4e-05 2048 250 5600 290976 35.6966 28.3464 3830.45 838.43 4733.03 4733.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.000128 2048 470 1860 135744 18.1574 14.3721 582.11 419.441 1034.18 1034.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 3.2e-05 4096 500 3760 514560 234.117 133.228 9465.48 3945.39 13778.5 13778.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000512 512 100 180 37568 0.833856 3.14013 26.3906 30.4051 30.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 0.000128 4096 360 6140 121856 37.3015 28.3468 3288.37 838.73 4192.86 4192.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000128 512 150 520 145408 5.35094 3.41226 45.5215 148.378 202.793 202.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 6.4e-05 1024 120 840 272384 24.8766 13.6726 296.566 419.47 754.747 754.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 0.000128 4096 370 5380 137216 23.1046 28.3423 2928.73 838.707 3818.96 3819.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 0.000128 2048 340 1940 137216 18.004 14.4152 610.14 419.577 1062.24 1062.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.001024 1024 220 420 15296 0.70144 5.99946 43.4545 50.1965 50.2551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 6.4e-05 2048 250 5600 291072 35.5894 28.3341 3693.04 838.755 4595.83 4595.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.000128 2048 470 1860 135936 18.0811 14.3472 591.272 419.435 1043.24 1043.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 3.2e-05 4096 500 3760 514368 234.592 133.424 11603.3 3963.24 15934.9 15935.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000512 512 100 180 37512 0.830656 3.85642 26.2881 31.018 31.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 0.000128 4096 360 6140 121824 37.3702 28.3817 4071.33 838.371 4975.56 4975.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000128 512 150 520 145152 5.37008 3.4183 56.6997 147.652 213.269 213.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 6.4e-05 1024 120 840 271872 24.957 13.5229 362.261 419.203 820.1 820.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 0.000128 4096 370 5380 137088 23.1342 28.381 3593.21 838.365 4483.17 4483.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 0.000128 2048 340 1940 137088 18.0275 14.3796 750.806 419.214 1202.53 1202.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.001024 1024 220 420 15264 0.697184 7.36067 42.7612 50.8621 50.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 6.4e-05 2048 250 5600 290880 35.6353 28.3397 4760.03 838.157 5662.28 5662.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.000128 2048 470 1860 135648 18.1214 14.3725 722.73 419.198 1174.52 1174.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 3.2e-05 4096 500 3760 513792 234.235 133.535 8019.63 3944.05 12331.7 12332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000512 512 100 180 37440 0.831104 2.73203 26.2728 29.8794 29.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 0.000128 4096 360 6140 121536 37.2817 28.3749 2805.8 846.164 3717.73 3717.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000128 512 150 520 144000 5.3535 3.41203 39.2362 147.469 195.6 195.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 6.4e-05 1024 120 840 269568 24.9235 13.4998 248.986 417.414 704.977 705.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1620 0.000128 4096 370 5380 137088 23.0769 28.3716 2483.27 842.336 3377.14 3377.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 0.000128 2048 340 1940 137088 17.9987 14.3533 520.609 431.725 984.784 984.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.001024 1024 220 420 15120 0.692928 5.11987 43.4243 49.2821 49.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 6.4e-05 2048 250 5600 290880 35.5072 28.3198 3293.79 837.735 4195.47 4195.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.000128 2048 470 1860 135360 18.1309 14.4264 501.352 433.72 973.045 973.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 3.2e-05 4096 500 3760 514560 233.975 133.321 11267.5 3944.64 15579.7 15579.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000512 512 100 180 37520 0.831168 3.72678 26.3036 30.9023 30.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 0.000128 4096 360 6140 121920 37.2758 28.3742 3965.97 838.723 4870.45 4870.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000128 512 150 520 145280 5.3551 3.41763 54.8095 147.923 211.634 211.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 6.4e-05 1024 120 840 272640 24.8455 13.5255 350.392 419.468 808.391 808.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 0.000128 4096 370 5380 137280 23.0892 28.3765 3505.63 838.783 4395.96 4396.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 0.000128 2048 340 1940 137280 18.0019 14.3729 729.556 419.584 1181.62 1181.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.001024 1024 220 420 15280 0.698368 7.09632 43.0164 50.852 50.9113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 6.4e-05 2048 250 5600 290880 35.5185 28.3464 4629.91 838.693 5532.58 5532.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.000128 2048 470 1860 135680 18.1075 14.3481 704.481 419.439 1156.48 1156.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 3.2e-05 4096 500 3760 514560 233.507 133.382 7820.44 3942.52 12130.1 12130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000512 512 100 180 37440 0.831488 2.6216 26.2844 29.7788 29.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 0.000128 4096 360 6140 120960 37.1371 28.3092 2716.91 835.129 3617.6 3617.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000128 512 150 520 143360 5.32144 3.40675 37.8526 146.748 193.455 193.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 6.4e-05 1024 120 840 271360 24.946 13.5021 243.362 419.17 701.136 701.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 0.000128 4096 370 5380 136960 23.0443 28.33 2417.02 836.813 3305.29 3305.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 0.000128 2048 340 1940 136320 17.9158 14.3406 503.074 429.636 965.073 965.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.001024 1024 220 420 15200 0.702464 5.02374 43.7784 49.5464 49.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 6.4e-05 2048 250 5600 290560 35.4965 28.3747 3198.42 851.339 4113.74 4113.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.000128 2048 470 1860 135040 17.9829 14.5345 487.866 417.632 938.123 938.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 3.2e-05 4096 500 3760 513792 233.814 133.337 10556.8 3950.9 14875.2 14875.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000512 512 100 180 37536 0.836608 3.50618 26.3268 30.7106 30.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 0.000128 4096 360 6140 121728 37.1796 28.3216 3712.05 839.563 4617.23 4617.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000128 512 150 520 145152 5.3344 3.41027 51.1006 147.568 207.545 207.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 6.4e-05 1024 120 840 271872 24.8115 13.4943 326.48 419.562 784.513 784.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 0.000128 4096 370 5380 137088 23.0465 28.3345 3281.43 838.562 4171.46 4171.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 0.000128 2048 340 1940 136704 17.9495 14.3411 680.081 418.795 1131.27 1131.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.001024 1024 220 420 15264 0.699936 6.71501 43.9678 51.4244 51.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 6.4e-05 2048 250 5600 290688 35.4482 28.3177 4318.83 838.298 5221.01 5221.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.000128 2048 470 1860 135552 18.0254 14.3234 655.915 418.803 1107.17 1107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 3.2e-05 4096 500 3760 513024 234.052 133.318 7469.41 3940.1 11777.2 11777.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000512 512 100 180 37440 0.833472 2.51738 26.3007 29.6934 29.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 0.000128 4096 360 6140 121344 37.1976 28.3292 2619.79 837.318 3522.74 3522.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000128 512 150 520 144384 5.32582 3.40598 36.4649 147.443 192.771 192.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 6.4e-05 1024 120 840 270336 24.7237 13.446 232.306 416.512 687.149 687.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1620 0.000128 4096 370 5380 136704 23.0534 28.35 2315.72 837.304 3204.51 3204.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 0.000128 2048 340 1940 136704 17.9937 14.3443 483.141 418.894 934.478 934.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.001024 1024 220 420 15168 0.699488 4.79261 43.5314 49.065 49.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 6.4e-05 2048 250 5600 290304 35.5395 28.5757 3052.24 840.416 3956.88 3956.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.000128 2048 470 1860 135168 18.0791 14.3225 465.546 418.736 916.794 916.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 3.2e-05 4096 500 3760 514400 235.325 133.773 10971.1 3950.68 15291.2 15291.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000512 512 100 180 37500 0.831072 3.67347 26.3066 30.8523 30.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 0.000128 4096 360 6140 121600 37.534 28.4054 3842.18 837.946 4746.17 4746.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000128 512 150 520 144800 5.3863 3.41811 53.3454 147.556 209.837 209.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 6.4e-05 1024 120 840 272000 24.9287 13.5348 340.815 419.078 798.512 798.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 0.000128 4096 370 5380 137000 23.257 28.4119 3397.69 838.09 4287.53 4287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 0.000128 2048 340 1940 136800 18.1016 14.3749 709.93 419.058 1161.57 1161.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.001024 1024 220 420 15200 0.696896 6.91808 42.8768 50.536 50.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 6.4e-05 2048 250 5600 291200 35.7168 28.368 4503.42 838.848 5406.46 5406.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.000128 2048 470 1860 135600 18.1915 14.377 685.241 419.058 1136.97 1137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 3.2e-05 4096 500 3760 513600 234.827 133.614 7675.25 3944.98 11989 11989.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000512 512 100 180 37400 0.833536 2.59654 26.3094 29.7825 29.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 0.000128 4096 360 6140 121600 37.3668 28.388 2683.65 838.682 3588.21 3588.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000128 512 150 520 144000 5.35725 3.4129 37.6299 147.084 193.614 193.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 6.4e-05 1024 120 840 268800 24.9777 13.4892 237.519 417.124 693.272 693.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 0.000128 4096 370 5380 136800 23.1567 28.3854 2372.82 838.67 3263.11 3263.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 0.000128 2048 340 1940 136800 18.0695 14.391 496.831 419.526 948.929 949.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.001024 1024 220 420 15000 0.697472 4.92541 42.6899 48.3538 48.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 6.4e-05 2048 250 5600 290400 35.607 28.4117 3144.05 838.266 4046.45 4046.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.000128 2048 470 1860 135200 18.1764 14.4788 480.128 419.486 932.373 932.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 3.2e-05 4096 500 3760 514304 234.103 133.394 13880.1 3941.92 18189.8 18190
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000512 512 100 180 37520 0.835328 4.67466 26.3039 31.8563 31.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 0.000128 4096 360 6140 121408 37.2442 28.3426 4844.89 839.242 5749.83 5749.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000128 512 150 520 145152 5.34195 3.41606 68.1899 146.226 223.3 223.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 6.4e-05 1024 120 840 270592 24.9814 13.5081 430.075 418.567 887.301 887.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 0.000128 4096 370 5380 137088 23.1036 28.3812 4292.71 838.073 5182.35 5182.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 0.000128 2048 340 1940 136640 17.9857 14.3611 894.485 418.514 1345.46 1345.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.001024 1024 220 420 15232 0.696512 8.79792 42.6806 52.2175 52.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 6.4e-05 2048 250 5600 290752 35.5241 28.3259 5665.51 837.961 6567.44 6567.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.000128 2048 470 1860 135296 18.0736 14.3538 863.872 418.521 1314.93 1315.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 3.2e-05 4096 500 3760 512512 233.807 133.283 9162.05 3942.91 13472.3 13472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000512 512 100 180 37408 0.833856 3.14336 26.3018 30.3204 30.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 0.000128 4096 360 6140 120960 37.2108 28.3299 3189.81 837.429 4092.89 4092.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000128 512 150 520 145152 5.34234 3.40733 45.12 147.699 201.699 201.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 6.4e-05 1024 120 840 268800 25.1798 13.5019 281.589 418.502 738.935 739.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1620 0.000128 4096 370 5380 136640 23.0202 28.3266 2825.35 837.407 3714.18 3714.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 0.000128 2048 340 1940 136192 17.9885 14.3319 586.071 418.783 1037.28 1037.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.001024 1024 220 420 15008 0.691776 5.74582 43.3002 49.7808 49.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 6.4e-05 2048 250 5600 290304 35.4731 28.2706 3714.34 836.815 4615.01 4615.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.000128 2048 470 1860 135296 18.0434 14.3246 566.033 418.787 1017.29 1017.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 3.2e-05 4096 500 3760 513600 234.745 133.435 13363.3 3944.51 17676.3 17676.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000512 512 100 180 37440 0.831488 4.48307 26.2537 31.6124 31.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 0.000128 4096 360 6140 121920 37.3267 28.3791 4683.98 837.463 5587.26 5587.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000128 512 150 520 144960 5.34563 3.42045 65.6793 148.123 222.694 222.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 6.4e-05 1024 120 840 270720 24.8997 13.5066 412.754 417.484 868.798 868.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 0.000128 4096 370 5380 137040 23.1387 28.3802 4144.11 837.456 5033.16 5033.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 0.000128 2048 340 1940 136800 18.0391 14.3678 863.669 418.805 1314.98 1315.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.001024 1024 220 420 15240 0.699776 8.50944 43.7474 53.0016 53.0585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 6.4e-05 2048 250 5600 290400 35.6167 28.3796 5449.47 837.251 6350.82 6350.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.000128 2048 470 1860 135360 18.1348 14.359 831.703 418.805 1283.11 1283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 3.2e-05 4096 500 3760 512640 234.374 133.557 9021.69 3950.72 13340.6 13340.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000512 512 100 180 37200 0.829696 3.04042 26.194 30.1054 30.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 0.000128 4096 360 6140 120960 37.2332 28.3478 3143.86 836.328 4045.88 4045.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000128 512 150 520 144000 5.36589 3.41235 43.9569 146.306 199.171 199.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 6.4e-05 1024 120 840 268800 25.0368 13.5925 278.219 417.927 734.933 735.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 0.000128 4096 370 5380 136800 23.0615 28.379 2788.09 838.893 3678.51 3678.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 0.000128 2048 340 1940 136320 17.9606 14.3913 580.874 418.235 1031.56 1031.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.001024 1024 220 420 15120 0.696704 5.77453 42.4103 48.9238 48.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 6.4e-05 2048 250 5600 289920 35.5165 28.3178 3667.54 838.258 4569.75 4569.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.000128 2048 470 1860 134400 18.0763 14.3561 557.123 418.233 1007.89 1007.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 3.2e-05 4096 500 3760 514048 234.209 133.411 13035.6 3950.38 17353.9 17354.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000512 512 100 180 37504 0.8352 4.41344 26.3083 31.599 31.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 0.000128 4096 360 6140 121344 37.1448 28.3204 4571.28 835.724 5472.58 5472.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000128 512 150 520 144384 5.35248 3.40736 63.8295 146.978 219.691 219.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 6.4e-05 1024 120 840 270336 24.8817 13.4891 401.067 417.849 857.453 857.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1620 0.000128 4096 370 5380 136960 23.0593 28.3261 4048.42 837.213 4937.1 4937.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 0.000128 2048 340 1940 136704 17.942 14.3485 843 418.115 1293.51 1293.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.001024 1024 220 420 15232 0.697088 8.25958 42.754 51.7544 51.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 6.4e-05 2048 250 5600 290816 35.4924 28.3093 5332.62 838.385 6234.92 6235.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.000128 2048 470 1860 135168 18.0175 14.5127 809.93 417.952 1260.52 1260.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 3.2e-05 4096 500 3760 514048 233.999 133.43 8735.14 3950.03 13052.9 13053.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000512 512 100 180 37376 0.832288 2.97984 26.3271 30.1823 30.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 0.000128 4096 360 6140 120832 37.2453 28.3218 3029.31 837.093 3932.07 3932.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000128 512 150 520 143360 5.37315 3.41626 42.2158 146.444 197.58 197.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 6.4e-05 1024 120 840 270336 24.8958 13.4922 268.794 420.358 727.696 727.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1620 0.000128 4096 370 5380 136704 23.0656 28.3258 2688.12 837.071 3576.66 3576.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 0.000128 2048 340 1940 136192 17.9856 14.3394 557.79 418.615 1008.83 1008.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.001024 1024 220 420 15104 0.694272 5.57715 42.406 48.7184 48.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 6.4e-05 2048 250 5600 289792 35.4375 28.2672 3525.65 836.393 4425.86 4425.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.000128 2048 470 1860 135168 18.0639 14.3335 538.714 418.616 989.832 989.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 3.2e-05 4096 500 3760 513024 234.042 133.288 11403.9 3943.93 15715.5 15715.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000512 512 100 180 37440 0.83376 3.81827 26.324 31.0202 31.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 0.000128 4096 360 6140 121344 37.2265 28.3355 3998.18 838.119 4901.97 4902.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000128 512 150 520 144384 5.32803 3.40787 55.3536 148.009 212.228 212.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 6.4e-05 1024 120 840 270336 24.7327 13.448 350.077 416.966 805.387 805.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1620 0.000128 4096 370 5380 136704 23.0505 28.3212 3533.12 847.394 4431.97 4432.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 0.000128 2048 340 1940 136704 17.9592 14.3268 735.375 419.136 1186.9 1186.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.001024 1024 220 420 15168 0.697792 7.23763 43.7742 51.754 51.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 6.4e-05 2048 250 5600 290304 35.5447 28.2796 4659.65 837.779 5561.36 5561.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.000128 2048 470 1860 135168 18.0656 14.3432 708.117 419.134 1159.76 1159.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 3.2e-05 4096 500 3760 513024 234.018 133.414 7923.82 3943.01 12234.6 12234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000512 512 100 180 37248 0.833696 2.65498 26.3019 29.834 29.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 0.000128 4096 360 6140 119808 37.2668 28.31 2734.49 834.243 3634.42 3634.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000128 512 150 520 141312 5.31702 3.39478 37.9419 145.929 192.714 192.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 6.4e-05 1024 120 840 264192 24.842 13.3263 241.067 412.642 692.036 692.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1620 0.000128 4096 370 5380 135936 23.0438 28.3097 2430.13 834.22 3315.78 3315.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 0.000128 2048 340 1940 135168 17.9859 14.3315 506.68 417.194 956.296 956.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.001024 1024 220 420 14976 0.695872 5.15946 43.3562 49.2556 49.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 6.4e-05 2048 250 5600 290304 35.4751 28.3353 3235.85 837.328 4137.1 4137.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.000128 2048 470 1860 133632 18.0859 14.4002 487.823 417.291 937.708 937.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 3.2e-05 4096 500 3760 513600 234.89 133.645 11640 3953.76 15962.5 15962.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000512 512 100 180 37400 0.831616 3.9383 26.2725 31.0876 31.1454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 0.000128 4096 360 6140 121600 37.3789 28.3914 4095.26 837.686 4998.82 4998.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000128 512 150 520 144000 5.3585 3.41846 57.2048 148.018 214.128 214.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 6.4e-05 1024 120 840 268800 24.9693 13.4902 359.719 416.649 814.987 815.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 0.000128 4096 370 5380 136800 23.1482 28.3976 3632.96 837.672 4522.26 4522.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 0.000128 2048 340 1940 136800 18.0679 14.4036 755.942 418.919 1207.44 1207.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.001024 1024 220 420 15000 0.695104 7.4583 43.6122 51.8079 51.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 6.4e-05 2048 250 5600 290400 35.6085 28.543 4780.72 837.277 5682.26 5682.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.000128 2048 470 1860 135200 18.1678 14.379 726.643 418.922 1178.22 1178.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 3.2e-05 4096 500 3760 512000 234.714 134.204 8386.21 3973.81 12729.2 12729.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000512 512 100 180 37200 0.831328 2.88973 26.316 30.0806 30.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 0.000128 4096 360 6140 120000 37.2658 28.3444 2948.52 835.532 3849.77 3849.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000128 512 150 520 140800 5.33069 3.39763 40.4243 146.805 196.083 196.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 6.4e-05 1024 120 840 262400 25.0132 13.3426 252.271 412.958 703.74 703.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 0.000128 4096 370 5380 136000 23.0642 28.3491 2620.51 835.498 3507.5 3507.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 0.000128 2048 340 1940 136000 17.9489 14.4118 542.533 417.848 992.843 992.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.001024 1024 220 420 14800 0.692224 5.30826 43.4446 49.4868 49.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 6.4e-05 2048 250 5600 289600 35.5867 28.3279 3451.24 838.711 4353.98 4354.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.000128 2048 470 1860 134400 18.0585 14.3566 522.583 417.82 972.916 973.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 3.2e-05 4096 500 3744 514560 234.004 133.313 8747.04 3949.3 13064 13064.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 0.000512 512 100 168 37696 0.833536 4.9705 26.325 32.1732 32.2283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 0.000128 4096 360 6144 122112 37.2193 28.3376 3080.12 842.116 3987.9 3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.000128 512 150 528 145920 5.33248 3.41402 42.3755 151.104 202.358 202.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 6.4e-05 1024 120 840 272896 24.8284 13.5004 270.349 424.081 732.921 733.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1620 0.000128 4096 370 5376 137216 23.0833 28.3382 2719.09 838.545 3609.14 3609.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 0.000128 2048 340 1944 137216 18.0001 14.3421 563.881 429.072 1025.42 1025.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 940 0.001024 1024 220 432 15200 0.699616 10.111 44.6567 55.5106 55.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 6.4e-05 2048 250 5592 291328 35.5309 28.3377 3585.41 838.954 4488.35 4488.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 0.000128 2048 470 1848 135808 18.0736 14.3876 544.328 419.362 996.253 996.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 3.2e-05 4096 500 3744 514560 235.125 133.597 9192.86 3948.03 13509.9 13510.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.000512 512 100 168 37680 0.831904 2.81731 26.3195 30.0106 30.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 0.000128 4096 360 6144 122080 37.4475 28.3807 3239.65 838.663 4144.26 4144.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.000128 512 150 528 145920 5.35587 3.41811 45.3352 148.55 202.79 202.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 6.4e-05 1024 120 840 272640 24.9393 13.532 285.593 419.52 743.744 743.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1620 0.000128 4096 370 5376 137200 23.1805 28.4055 2856.08 838.583 3746.33 3746.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 0.000128 2048 340 1944 137120 18.0718 14.3939 596.109 419.502 1048.18 1048.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 940 0.001024 1024 220 432 15200 0.700416 10.4452 43.35 54.5396 54.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 6.4e-05 2048 250 5592 291200 35.7284 28.3847 3777.55 838.673 4680.44 4680.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.000128 2048 470 1848 135840 18.1705 14.4341 575.473 419.378 1027.56 1027.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 3.2e-05 4096 500 3744 514560 234.349 133.378 9058.06 3943 13369.1 13369.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000512 512 100 168 37680 0.834336 2.8041 26.3071 29.9892 30.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 0.000128 4096 360 6144 121920 37.2647 28.3543 3182.8 837.594 4086.12 4086.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.000128 512 150 528 145536 5.33642 3.41811 44.799 147.825 201.509 201.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 6.4e-05 1024 120 840 272640 24.8124 13.5068 281.611 418.315 738.406 738.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 0.000128 4096 370 5376 137280 23.1302 28.373 2812.08 838.124 3701.78 3701.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 0.000128 2048 340 1944 137088 17.9838 14.4611 587.416 418.869 1038.84 1038.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.001024 1024 220 432 15168 0.696768 5.78602 44.3812 50.9061 50.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 6.4e-05 2048 250 5592 291264 35.5632 28.3357 3711.27 837.975 4613.25 4613.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.000128 2048 470 1848 135744 18.0744 14.7614 564.103 418.999 1016.04 1016.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 3.2e-05 4096 500 3744 513792 233.82 133.344 5848.72 3945.04 10161.2 10161.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.000512 512 100 168 37632 0.832992 1.86163 26.3067 29.0443 29.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 0.000128 4096 360 6144 121728 37.1923 28.3259 2057.7 837.004 2960.34 2960.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.000128 512 150 528 145152 5.33072 3.40992 29.1116 147.232 185.211 185.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 6.4e-05 1024 120 840 271872 24.8261 13.4941 182.312 418.525 639.318 639.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1620 0.000128 4096 370 5376 137088 23.0401 28.3369 1817.69 837.954 2707.1 2707.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 0.000128 2048 340 1944 136704 17.9619 14.3579 378.576 418.536 829.529 829.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 940 0.001024 1024 220 432 15072 0.694688 10.6271 43.6204 54.9847 55.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 6.4e-05 2048 250 5592 291072 35.4998 28.3402 2406.26 837.803 3308.02 3308.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.000128 2048 470 1848 135552 18.0326 14.3635 364.844 418.684 816.033 816.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 3.2e-05 4096 500 3744 514304 234.917 133.501 10502.2 3941.99 14812.9 14813.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000512 512 100 168 37632 0.831264 3.3064 26.2881 30.4708 30.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 0.000128 4096 360 6144 122080 37.3577 28.3825 3695.63 837.908 4599.39 4599.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000128 512 150 528 145600 5.35094 3.41622 52.4652 147.729 209.091 209.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 6.4e-05 1024 120 840 272384 24.9171 13.5246 323.775 418.573 780.958 781.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 0.000128 4096 370 5376 137200 23.1638 28.3835 3259.89 837.898 4149.42 4149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 0.000128 2048 340 1944 137088 18.0551 14.3617 680.863 419.165 1132.55 1132.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.001024 1024 220 432 15176 0.69872 6.76755 43.9871 51.4977 51.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 6.4e-05 2048 250 5592 290976 35.6668 28.4073 4297.58 837.963 5199.72 5199.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.000128 2048 470 1848 135744 18.1463 14.3726 653.022 419.039 1104.69 1104.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 3.2e-05 4096 500 3744 514304 234.241 133.392 6613.94 3961.03 10942.9 10943.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000512 512 100 168 37520 0.831296 2.13184 26.24 29.2488 29.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 0.000128 4096 360 6144 121856 37.1937 28.3765 2322.53 837.013 3225.22 3225.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.000128 512 150 528 145152 5.3439 3.41238 33.1373 147.88 189.903 190.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 6.4e-05 1024 120 840 272384 24.8493 13.5124 205.989 418.46 662.972 663.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1620 0.000128 4096 370 5376 137088 23.0959 28.3811 2050.46 838.203 2940.22 2940.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 0.000128 2048 340 1944 136640 17.9916 14.3593 427.21 418.587 878.254 878.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 940 0.001024 1024 220 432 15120 0.694656 12.5665 43.6879 56.9939 57.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 6.4e-05 2048 250 5592 290752 35.5274 28.3205 2707.13 837.917 3609.01 3609.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.000128 2048 470 1848 135296 18.0556 14.3503 410.61 418.699 861.819 861.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 3.2e-05 4096 500 3744 514048 234.171 133.382 10090.2 3944.29 14402.3 14402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000512 512 100 168 37632 0.833536 3.19021 26.3858 30.4527 30.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 0.000128 4096 360 6144 122112 37.2357 28.3475 3523.58 838.026 4427.3 4427.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000128 512 150 528 145920 5.33971 3.41258 50.4161 146.846 206.151 206.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 6.4e-05 1024 120 840 272384 24.8618 13.5817 316.617 419.136 774.355 774.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 0.000128 4096 370 5376 137216 23.076 28.3547 3129.79 838.013 4019.31 4019.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 0.000128 2048 340 1944 137216 17.986 14.3868 656.482 419.088 1108.05 1108.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.001024 1024 220 432 15168 0.70176 6.62573 42.9793 50.3508 50.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 6.4e-05 2048 250 5592 291072 35.5416 28.3542 3942.8 838.02 4844.83 4844.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.000128 2048 470 1848 135680 18.1084 14.3836 629.945 419.092 1081.64 1081.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 3.2e-05 4096 500 3744 514048 234.188 133.419 6629.11 3944.93 10941.9 10942.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000512 512 100 168 37504 0.828128 2.18112 26.2422 29.294 29.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 0.000128 4096 360 6144 121344 37.1591 28.3168 2273.75 835.662 3174.99 3175.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.000128 512 150 528 145408 5.33094 3.4072 33.1634 147.498 189.529 189.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 6.4e-05 1024 120 840 270336 24.8898 13.4894 208.275 417.988 664.8 664.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1620 0.000128 4096 370 5376 136960 23.0658 28.3317 2038.49 837.005 2926.97 2927.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 0.000128 2048 340 1944 136704 17.9289 14.3335 426.492 417.875 876.734 876.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.001024 1024 220 432 15104 0.69872 4.51411 43.6838 48.9394 48.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 6.4e-05 2048 250 5592 290816 35.5268 28.3857 2517.95 837.992 3419.96 3420.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.000128 2048 470 1848 135168 18.0121 14.4438 410.639 417.871 861.064 861.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 3.2e-05 4096 500 3744 513792 234.679 133.485 11110.1 3944.12 15422.7 15422.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000512 512 100 168 37656 0.832608 3.47002 26.3044 30.6501 30.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 0.000128 4096 360 6144 121824 37.3576 28.3955 3918.95 842.126 4826.94 4827.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000128 512 150 528 145728 5.35242 3.41942 55.7051 147.966 212.599 212.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 6.4e-05 1024 120 840 273024 24.8745 13.6233 345.893 432.558 817.108 817.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 0.000128 4096 370 5376 137088 23.1358 28.375 3461.23 854.432 4367.26 4367.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 0.000128 2048 340 1944 137088 18.0284 14.3565 724.411 418.935 1175.83 1175.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.001024 1024 220 432 15120 0.696512 7.19462 42.717 50.6512 50.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 6.4e-05 2048 250 5592 290880 35.6504 28.3546 4574.67 849.802 5488.58 5488.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.000128 2048 470 1848 135648 18.1269 14.4181 696.521 418.94 1148.11 1148.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 3.2e-05 4096 500 3744 513792 234.099 133.541 7751.17 3944.34 12063.4 12063.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000512 512 100 168 37584 0.832672 2.44822 26.3084 29.631 29.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 0.000128 4096 360 6144 121536 37.2656 28.3882 2721.06 838.253 3625.07 3625.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000128 512 150 528 145152 5.32374 3.41002 38.8223 147.51 195.195 195.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 6.4e-05 1024 120 840 271872 24.7118 13.4927 241.251 417.541 697.159 697.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1620 0.000128 4096 370 5376 137088 23.085 28.3737 2405.27 838.221 3295.03 3295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 0.000128 2048 340 1944 137088 18.0006 14.3741 502.816 419.194 954.489 954.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.001024 1024 220 432 14976 0.694304 5.01056 43.3923 49.1375 49.1924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 6.4e-05 2048 250 5592 290880 35.4893 28.3485 3181.35 837.863 4083.16 4083.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.000128 2048 470 1848 135360 18.1111 14.3561 482.043 419.283 933.893 933.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 3.2e-05 4096 500 3744 513920 234.255 133.523 10590.3 3945.67 14904 14904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000512 512 100 168 37600 0.831488 3.324 26.2721 30.4684 30.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 0.000128 4096 360 6144 121920 37.2779 28.3814 3739.76 838.104 4643.64 4643.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000128 512 150 528 145920 5.34131 3.41606 52.8469 147.896 209.632 209.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 6.4e-05 1024 120 840 272640 24.852 13.5137 328.965 419.156 786.649 786.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1620 0.000128 4096 370 5376 137120 23.1109 28.3769 3301.81 838.104 4191.48 4191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 0.000128 2048 340 1944 136960 18.0123 14.3589 688.097 419.218 1139.8 1139.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.001024 1024 220 432 15120 0.699392 6.88704 42.9486 50.5775 50.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 6.4e-05 2048 250 5592 291200 35.5405 28.4797 4355.46 838.027 5257.62 5257.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.000128 2048 470 1848 135680 18.1209 14.3557 661.901 419.13 1113.62 1113.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 3.2e-05 4096 500 3744 513280 233.968 133.763 7539.46 4005.61 11913.1 11913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000512 512 100 168 37440 0.831392 2.42646 26.4769 29.775 29.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 0.000128 4096 360 6144 120960 37.1269 28.3031 2640.54 843.343 3549.42 3549.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000128 512 150 528 144640 5.30102 3.4057 37.7355 148.518 195.091 195.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 6.4e-05 1024 120 840 271360 24.944 14.252 234.638 423.306 697.308 697.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1620 0.000128 4096 370 5376 136640 23.0262 28.338 2339.5 845.019 3235.96 3236.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 0.000128 2048 340 1944 136320 17.9132 14.432 489.797 421.763 944.009 944.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.001024 1024 220 432 15040 0.69664 4.88256 43.9087 49.5296 49.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 6.4e-05 2048 250 5592 291200 35.4465 28.3075 3093.3 846.374 4003.53 4003.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.000128 2048 470 1848 135040 17.9733 14.3346 470.524 421.725 924.663 924.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 3.2e-05 4096 500 3744 513792 233.591 133.365 13390 3945.38 17702.6 17702.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000512 512 100 168 37632 0.833728 4.25984 26.3002 31.4363 31.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 0.000128 4096 360 6144 121728 37.1291 28.3152 4695.68 836.745 5597.98 5598.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000128 512 150 528 145152 5.32976 3.4121 67.3779 147.287 223.534 223.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 6.4e-05 1024 120 840 271872 24.793 13.4958 416.949 418.449 873.846 873.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 0.000128 4096 370 5376 137088 23.038 28.3332 4155.04 837.76 5044.24 5044.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 0.000128 2048 340 1944 136704 17.9516 14.398 868.747 418.449 1319.65 1319.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.001024 1024 220 432 15072 0.693856 8.68541 42.5958 52.0173 52.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 6.4e-05 2048 250 5592 291072 35.4337 28.318 5485.76 837.716 6387.33 6387.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.000128 2048 470 1848 135552 18.0219 14.3945 836.241 418.454 1287.21 1287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 3.2e-05 4096 500 3744 513024 233.965 133.302 8726.19 3944.09 13037.8 13038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000512 512 100 168 37440 0.82944 2.80595 26.2636 29.942 29.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 0.000128 4096 360 6144 121344 37.1997 28.3302 3052.77 838.124 3956.53 3956.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000128 512 150 528 144384 5.32326 3.40992 43.7836 146.24 198.882 198.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 6.4e-05 1024 120 840 270336 24.7316 13.4457 268.831 416.827 723.994 724.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1620 0.000128 4096 370 5376 136704 23.0485 28.3292 2694.81 838.11 3584.37 3584.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 0.000128 2048 340 1944 136704 17.9759 14.3387 559.672 419.134 1011.22 1011.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.001024 1024 220 432 14976 0.692736 5.56861 42.3442 48.6488 48.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 6.4e-05 2048 250 5592 290304 35.5241 28.3824 3516.02 837.601 4417.63 4417.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.000128 2048 470 1848 135168 18.063 14.3524 536.555 419.127 988.198 988.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 3.2e-05 4096 500 3744 514400 235.2 133.774 13266.5 3944.99 17580.8 17581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000512 512 100 168 37600 0.834656 4.20282 26.2867 31.3671 31.4225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 0.000128 4096 360 6144 121600 37.5025 28.411 4662.08 837.467 5565.58 5565.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000128 512 150 528 145600 5.36576 3.41651 67.051 147.414 223.376 223.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 6.4e-05 1024 120 840 272000 24.9424 13.5352 413.85 418.696 871.184 871.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1620 0.000128 4096 370 5376 137000 23.2242 28.416 4122.25 851.081 5025.05 5025.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 0.000128 2048 340 1944 136800 18.094 14.4101 860.629 418.809 1312.05 1312.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.001024 1024 220 432 15100 0.694592 8.61098 42.6478 51.9954 52.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 6.4e-05 2048 250 5592 291200 35.7114 28.4303 5437.68 842.928 6344.86 6344.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.000128 2048 470 1848 135600 18.1726 14.3795 827.706 418.818 1279.18 1279.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 3.2e-05 4096 500 3744 513600 234.869 133.647 8987.8 3959.87 13316.5 13316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000512 512 100 168 37400 0.829536 2.88522 26.219 29.9764 30.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 0.000128 4096 360 6144 121600 37.3603 28.39 3153.8 837.932 4057.59 4057.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000128 512 150 528 144000 5.36026 3.41411 44.6298 147.003 200.539 200.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 6.4e-05 1024 120 840 268800 24.9788 13.4902 276.644 416.606 731.875 732.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1620 0.000128 4096 370 5376 136800 23.1588 28.3935 2782.58 837.955 3672.17 3672.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 0.000128 2048 340 1944 136800 18.0738 14.395 582.951 418.999 1034.52 1034.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.001024 1024 220 432 15000 0.696384 5.8839 42.7192 49.3439 49.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 6.4e-05 2048 250 5592 290400 35.6079 28.3244 3664.1 837.415 4565.56 4565.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.000128 2048 470 1848 135200 18.1785 14.422 558.78 418.999 1010.48 1010.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 3.2e-05 4096 500 3744 514304 234.097 133.383 13028.8 3946.22 17342.8 17343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000512 512 100 168 37520 0.829248 4.1376 26.2304 31.24 31.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 0.000128 4096 360 6144 121856 37.1918 28.3624 4586.96 836.672 5489.3 5489.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000128 512 150 528 145152 5.3401 3.41606 65.386 136.898 211.169 211.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 6.4e-05 1024 120 840 272384 24.826 13.8486 404.643 435.236 878.711 878.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 0.000128 4096 370 5376 137088 23.0965 28.3709 4050.41 837.866 4939.82 4939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 0.000128 2048 340 1944 136640 17.9891 14.3462 847.445 418.511 1298.4 1298.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.001024 1024 220 432 15120 0.696608 8.46227 44.7834 53.9854 54.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 6.4e-05 2048 250 5592 290752 35.5026 28.3336 5339.3 837.827 6241.07 6241.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.000128 2048 470 1848 135296 18.0697 14.3897 812.651 418.412 1263.63 1263.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 3.2e-05 4096 500 3744 512512 233.745 133.28 8546.34 3943.44 12857.1 12857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000512 512 100 168 37408 0.831424 2.75782 26.2426 29.8727 29.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 0.000128 4096 360 6144 121856 37.152 28.3374 3008.22 837.58 3911.39 3911.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000128 512 150 528 145152 5.34016 3.40579 43.028 146.686 198.589 198.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 6.4e-05 1024 120 840 272384 24.7899 13.5178 267.88 418.562 724.912 725.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1620 0.000128 4096 370 5376 136640 23.0208 28.3345 2644.65 837.504 3533.59 3533.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 0.000128 2048 340 1944 136192 17.9875 14.3331 552.77 418.84 1004.03 1004.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.001024 1024 220 432 15008 0.695328 5.53206 42.408 48.6764 48.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 6.4e-05 2048 250 5592 290304 35.482 28.2767 3494.32 836.906 4395.09 4395.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.000128 2048 470 1848 135296 18.0474 14.3442 533.046 418.84 984.379 984.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 3.2e-05 4096 500 3744 513600 234.74 133.472 12539.6 3945.1 16853.2 16853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000512 512 100 168 37560 0.83264 4.01603 26.2754 31.1655 31.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 0.000128 4096 360 6144 121920 37.3498 28.3823 4417.77 837.582 5321.2 5321.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000128 512 150 528 144960 5.34656 3.41971 63.2291 148.161 220.286 220.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 6.4e-05 1024 120 840 270720 24.897 13.5129 391.199 417.554 847.327 847.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 0.000128 4096 370 5376 137040 23.1382 28.3812 3897.61 837.571 4786.79 4786.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 0.000128 2048 340 1944 136800 18.0373 14.3567 818.101 418.864 1269.46 1269.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.001024 1024 220 432 15120 0.698368 8.26509 43.7503 52.7562 52.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 6.4e-05 2048 250 5592 290880 35.6214 28.3505 5161.4 837.387 6062.87 6062.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.000128 2048 470 1848 135360 18.1414 14.3749 785.006 418.859 1236.49 1236.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 3.2e-05 4096 500 3744 512640 234.369 133.578 8071 3949.49 12388.7 12388.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000512 512 100 168 37440 0.83376 2.6583 26.2708 29.8062 29.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 0.000128 4096 360 6144 120960 37.2251 28.3562 2816.66 838.944 3721.29 3721.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000128 512 150 528 144000 5.364 3.4153 40.7051 147.299 196.911 197.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 6.4e-05 1024 120 840 268800 25.034 13.6233 250.505 417.544 706.864 707.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 0.000128 4096 370 5376 136800 23.0733 28.3835 2497.03 840.444 3389.01 3389.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 0.000128 2048 340 1944 136320 17.9646 14.3724 522.426 417.838 972.703 972.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.001024 1024 220 432 14880 0.692384 5.29453 43.2739 49.3044 49.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 6.4e-05 2048 250 5592 290880 35.494 28.3282 3304.14 844.215 4212.28 4212.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.000128 2048 470 1848 134400 18.0716 14.3606 500.017 417.845 950.401 950.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 3.2e-05 4096 500 3744 514048 234.177 133.424 11994.9 3944.67 16307.5 16307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000512 512 100 168 37504 0.832544 3.8359 26.2415 30.9514 31.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 0.000128 4096 360 6144 121344 37.1629 28.345 4201.15 835.51 5102.29 5102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000128 512 150 528 145408 5.33094 3.41107 60.3657 146.982 216.219 216.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 6.4e-05 1024 120 840 270336 24.893 13.4849 372.717 417.807 829.062 829.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1620 0.000128 4096 370 5376 136960 23.0609 28.3284 3719.34 836.868 4607.68 4607.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 0.000128 2048 340 1944 136704 17.922 14.3464 779.389 419.858 1231.62 1231.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.001024 1024 220 432 15104 0.698016 7.89699 42.6455 51.2872 51.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 6.4e-05 2048 250 5592 290816 35.497 28.3368 4918.69 838.01 5820.65 5820.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.000128 2048 470 1848 135168 18.0106 14.3276 747.843 417.833 1198.12 1198.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 3.2e-05 4096 500 3744 514048 234.04 133.425 8221.31 3977.06 12566.1 12566.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000512 512 100 168 37376 0.829856 2.67424 26.2455 29.7913 29.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 0.000128 4096 360 6144 120832 37.2854 28.325 2865.27 848.593 3779.58 3779.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000128 512 150 528 145408 5.32989 3.41286 41.619 147.121 197.608 197.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 6.4e-05 1024 120 840 270336 24.9058 13.5455 254.338 417.9 710.849 710.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1620 0.000128 4096 370 5376 136704 23.0739 28.3174 2543.21 836.4 3431.08 3431.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 0.000128 2048 340 1944 136192 17.986 14.361 528.214 418.222 978.884 978.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.001024 1024 220 432 14848 0.693024 5.28822 42.4756 48.4989 48.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 6.4e-05 2048 250 5592 289792 35.4368 28.26 3338.76 835.75 4238.31 4238.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.000128 2048 470 1848 135168 18.0561 14.3606 509.505 418.313 960.334 960.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 3.2e-05 4096 500 3750 514304 233.989 133.345 9866.75 3948.19 14182.6 14182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 0.000512 512 100 175 37632 0.831616 5.71392 26.3127 32.9024 32.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 0.000128 4096 360 6125 122112 37.1807 28.3269 3467.44 838.442 4371.49 4371.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.000128 512 150 525 145664 5.34064 3.40992 48.2347 149.141 206.254 206.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 6.4e-05 1024 120 850 272384 24.8506 13.5963 311.13 419.392 769.13 769.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1620 0.000128 4096 370 5375 137344 23.0762 28.3337 3061.92 838.502 3951.91 3951.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 0.000128 2048 340 1950 137216 17.9693 14.383 641.149 419.406 1093.02 1093.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 940 0.001024 1024 220 425 15264 0.696352 11.6375 44.2699 56.6491 56.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 6.4e-05 2048 250 5600 291200 35.5097 28.3259 4058.17 838.875 4960.99 4961.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 0.000128 2048 470 1850 135808 18.0635 14.3995 617.337 419.289 1069.19 1069.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 3.2e-05 4096 500 3750 514560 235.148 133.584 8857.25 3947.52 13173.8 13174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.000512 512 100 175 37640 0.833376 2.82227 26.326 30.023 30.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 0.000128 4096 360 6125 122080 37.4244 28.3974 3106.12 838.489 4010.54 4010.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.000128 512 150 525 145600 5.37123 3.42221 42.8349 147.698 199.455 199.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 6.4e-05 1024 120 850 272640 24.9621 13.5291 279.912 419.286 737.846 737.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1620 0.000128 4096 370 5375 137280 23.21 28.3936 2740.22 838.481 3630.39 3630.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 0.000128 2048 340 1950 137120 18.0854 14.3708 575.938 419.318 1027.82 1027.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 940 0.001024 1024 220 425 15240 0.698368 9.83808 43.3995 53.9765 54.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 6.4e-05 2048 250 5600 291040 35.7274 28.4508 3627.94 838.378 4530.6 4530.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.000128 2048 470 1850 135840 18.1522 14.3647 552.982 419.418 1005.01 1005.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 3.2e-05 4096 500 3750 513920 234.482 133.508 5702.95 3948.86 10020.1 10020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 0.000512 512 100 175 37600 0.833792 4.9952 26.3255 32.1985 32.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 0.000128 4096 360 6125 121920 37.2843 28.3812 1998.69 838.725 2903.19 2903.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.000128 512 150 525 145280 5.35773 3.41459 27.9165 147.569 184.387 184.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 6.4e-05 1024 120 850 272640 24.8678 13.6856 180.85 419.351 638.91 639.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1620 0.000128 4096 370 5375 137280 23.1219 28.373 1765.77 838.709 2656.05 2656.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 0.000128 2048 340 1950 136960 18.0242 14.3637 370.739 419.436 822.676 822.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 940 0.001024 1024 220 425 15200 0.696064 9.80787 42.7913 53.3367 53.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 6.4e-05 2048 250 5600 290880 35.5756 28.3116 2336.73 838.491 3239.22 3239.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 0.000128 2048 470 1850 135680 18.1185 14.3605 355.213 419.543 807.336 807.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 3.2e-05 4096 500 3750 514176 234.547 133.522 9441.26 3949.33 13759 13759.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000512 512 100 175 37632 0.836128 3.0048 26.3354 30.2213 30.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 0.000128 4096 360 6125 121920 37.2756 28.3588 3313.21 838.39 4217.34 4217.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.000128 512 150 525 145536 5.34237 3.41606 46.1785 147.805 202.868 202.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 6.4e-05 1024 120 850 271872 24.8804 13.5024 296.934 418.826 754.297 754.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 0.000128 4096 370 5375 137376 23.1339 28.3708 2931.8 838.892 3822.28 3822.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 0.000128 2048 340 1950 137088 17.9818 14.3988 611.393 419.392 1063.27 1063.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.001024 1024 220 425 15264 0.697856 5.99878 44.3976 51.1378 51.1935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 6.4e-05 2048 250 5600 291072 35.59 28.3341 3871.97 838.911 4774.91 4775.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.000128 2048 470 1850 135744 18.0746 14.3513 588.746 419.272 1040.55 1040.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 3.2e-05 4096 500 3750 513792 233.827 133.397 6099.87 3947.99 10415.4 10415.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.000512 512 100 175 37536 0.83216 2.01075 26.3027 29.1893 29.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 0.000128 4096 360 6125 121728 37.1678 28.3217 2138.22 837.767 3041.59 3041.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.000128 512 150 525 145152 5.33837 3.41142 30.0596 148.377 187.316 187.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 6.4e-05 1024 120 850 271872 24.8325 13.4943 191.937 418.778 649.214 649.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1620 0.000128 4096 370 5375 137280 23.038 28.3322 1892.23 838.685 2782.37 2782.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 0.000128 2048 340 1950 136704 17.9686 14.338 395.946 418.886 847.246 847.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 940 0.001024 1024 220 425 15168 0.699712 10.6776 43.9643 55.384 55.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 6.4e-05 2048 250 5600 290688 35.4766 28.2767 2506.23 838.497 3408.6 3408.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.000128 2048 470 1850 135552 18.0375 14.336 379.265 418.885 830.631 830.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 3.2e-05 4096 500 3750 513856 235.186 133.632 10094.4 3957.48 14421 14421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000512 512 100 175 37576 0.830144 3.27779 26.2996 30.4501 30.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 0.000128 4096 360 6125 122080 37.32 28.4037 3542.3 839.409 4447.55 4447.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000128 512 150 525 145152 5.36192 3.41619 49.5322 148.673 207.111 207.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 6.4e-05 1024 120 850 271488 24.9518 13.5262 315.781 418.826 773.241 773.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 0.000128 4096 370 5375 137312 23.1688 28.3812 3128.69 838.566 4018.89 4018.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 0.000128 2048 340 1950 137088 18.0492 14.3626 656.061 419.467 1108.04 1108.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.001024 1024 220 425 15232 0.69776 6.47373 44.075 51.2886 51.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 6.4e-05 2048 250 5600 290976 35.653 28.3363 4139.51 838.441 5042.05 5042.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.000128 2048 470 1850 135744 18.1353 14.3626 631.188 419.477 1083.27 1083.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 3.2e-05 4096 500 3750 513408 234.6 133.684 6356.76 3959.25 10684.6 10684.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000512 512 100 175 37520 0.8296 2.14221 26.2727 29.2896 29.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 0.000128 4096 360 6125 121856 37.2013 28.3539 2228.95 836.944 3131.56 3131.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.000128 512 150 525 145152 5.33981 3.40989 31.5041 146.487 186.869 186.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 6.4e-05 1024 120 850 270592 24.9908 15.0159 200.418 418.401 658.981 659.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1620 0.000128 4096 370 5375 137312 23.0877 28.3659 1970.44 838.378 2860.34 2860.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 0.000128 2048 340 1950 136640 17.9828 14.423 411.687 418.523 862.719 862.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.001024 1024 220 425 15120 0.693056 4.17366 42.5968 47.5059 47.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 6.4e-05 2048 250 5600 290752 35.5575 28.3095 2603.84 837.784 3505.59 3505.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.000128 2048 470 1850 135296 18.0645 14.4108 394.944 418.641 846.161 846.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 3.2e-05 4096 500 3750 514048 234.257 133.384 10419.3 3947.27 14734.5 14734.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000512 512 100 175 37568 0.829984 3.42221 26.3035 30.5992 30.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 0.000128 4096 360 6125 122112 37.2402 28.3525 3638.8 838.687 4543.18 4543.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000128 512 150 525 145408 5.3489 3.41414 51.3186 147.782 207.992 208.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 6.4e-05 1024 120 850 272384 24.8748 13.4994 332.617 419.395 790.55 790.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 0.000128 4096 370 5375 137344 23.0926 28.3375 3223.16 838.787 4113.45 4113.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 0.000128 2048 340 1950 137216 17.9923 14.3366 679.662 419.397 1131.5 1131.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.001024 1024 220 425 15232 0.697568 6.73264 44.0148 51.4878 51.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 6.4e-05 2048 250 5600 291072 35.5283 28.3402 4177.73 838.639 5080.34 5080.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.000128 2048 470 1850 135680 18.1108 14.3628 652.105 419.388 1104.07 1104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 3.2e-05 4096 500 3750 514048 234.246 133.431 6888.79 3948.79 11205.5 11205.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000512 512 100 175 37504 0.832416 2.34733 26.3035 29.5291 29.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 0.000128 4096 360 6125 121344 37.1635 28.3272 2369 836.421 3271.02 3271.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000128 512 150 525 144384 5.3449 3.41142 33.756 147.392 190.035 190.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 6.4e-05 1024 120 850 270336 24.8748 13.4861 219.038 418.141 675.696 675.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1620 0.000128 4096 370 5375 136960 23.0701 28.3322 2117.21 837.787 3006.47 3006.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 0.000128 2048 340 1950 136704 17.9343 14.3476 445.305 418.282 895.976 896.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.001024 1024 220 425 15104 0.695616 4.52662 43.4627 48.7265 48.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 6.4e-05 2048 250 5600 290816 35.5119 28.3095 2634.08 838.812 3536.81 3536.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.000128 2048 470 1850 135168 18.0249 14.3604 425.85 418.394 876.732 876.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 3.2e-05 4096 500 3750 513792 234.799 133.48 11145.8 3943.57 15458 15458.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000512 512 100 175 37584 0.834816 3.61478 26.3018 30.7979 30.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 0.000128 4096 360 6125 121824 37.3662 28.3865 3925.7 837.853 4829.42 4829.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000128 512 150 525 145728 5.348 3.43165 55.0224 147.42 211.348 211.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 6.4e-05 1024 120 850 271872 24.9416 13.527 350.326 418.916 807.872 807.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 0.000128 4096 370 5375 137232 23.126 28.3836 3469.26 837.966 4358.81 4358.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 0.000128 2048 340 1950 137088 18.0244 14.417 725.19 418.996 1176.73 1176.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.001024 1024 220 425 15192 0.69632 7.07779 42.7193 50.5355 50.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 6.4e-05 2048 250 5600 290880 35.6479 28.3607 4589.18 837.85 5491.14 5491.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.000128 2048 470 1850 135648 18.1375 14.3901 696.249 418.995 1147.88 1147.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 3.2e-05 4096 500 3750 513792 234.204 133.528 7944.74 3943.54 12256.3 12256.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000512 512 100 175 37440 0.831776 2.60096 26.238 29.714 29.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 0.000128 4096 360 6125 121536 37.2617 28.377 2784.6 837.896 3688.24 3688.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000128 512 150 525 145152 5.32621 3.4096 39.398 146.232 194.494 194.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 6.4e-05 1024 120 850 269568 24.9317 13.781 249.402 417.319 705.588 705.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1620 0.000128 4096 370 5375 137088 23.0794 28.383 2464.53 837.887 3353.95 3354.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 0.000128 2048 340 1950 137088 17.991 14.4594 517.14 419.022 968.714 968.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.001024 1024 220 425 15120 0.694272 5.13085 42.4308 48.2983 48.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 6.4e-05 2048 250 5600 290880 35.4969 28.317 3261.59 837.5 4163.02 4163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.000128 2048 470 1850 135360 18.1099 14.3542 494.364 419.122 946.053 946.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 3.2e-05 4096 500 3750 513920 234.31 133.533 10793.9 3951.86 15113.9 15114.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000512 512 100 175 37600 0.833984 3.53485 26.3323 30.7449 30.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 0.000128 4096 360 6125 121920 37.2836 28.388 3797.44 838.816 4702.04 4702.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000128 512 150 525 145280 5.35434 3.41798 53.2526 147.591 209.743 209.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 6.4e-05 1024 120 850 272640 24.8507 13.5171 341.683 419.523 799.733 799.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 0.000128 4096 370 5375 137280 23.092 28.4007 3355.43 838.795 4245.8 4245.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 0.000128 2048 340 1950 136960 18.0244 14.3565 702.452 419.482 1154.41 1154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.001024 1024 220 425 15200 0.700416 6.92106 42.7625 50.4265 50.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 6.4e-05 2048 250 5600 290880 35.5195 28.4097 4442.04 838.714 5344.79 5344.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.000128 2048 470 1850 135680 18.1043 14.4297 677.917 419.481 1130.03 1130.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 3.2e-05 4096 500 3750 513280 233.937 133.82 7548.74 3950.03 11866.8 11867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000512 512 100 175 37440 0.829824 2.51933 26.2596 29.6528 29.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 0.000128 4096 360 6125 120960 37.1448 28.3045 2626.08 835.242 3526.88 3526.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000128 512 150 525 143360 5.32774 3.40406 36.9332 144.622 190.423 190.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 6.4e-05 1024 120 850 271360 24.9409 13.7234 240.085 419.278 698.192 698.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 0.000128 4096 370 5375 136960 23.0398 28.33 2336.32 836.931 3224.7 3224.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 0.000128 2048 340 1950 136320 17.9063 14.3592 489.293 417.809 939.472 939.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.001024 1024 220 425 15040 0.694272 4.83997 42.3523 47.9292 47.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 6.4e-05 2048 250 5600 290560 35.4661 28.3547 3095.55 838.29 3997.78 3997.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.000128 2048 470 1850 135040 17.9772 14.3544 472.571 417.688 922.696 922.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 3.2e-05 4096 500 3750 513792 233.584 133.381 13091.8 3942.34 17401.4 17401.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000512 512 100 175 37536 0.831488 4.31149 26.27 31.4568 31.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 0.000128 4096 360 6125 121728 37.1644 28.332 4586.55 837.448 5489.6 5489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000128 512 150 525 145152 5.33469 3.40992 65.1524 148.094 222.121 222.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 6.4e-05 1024 120 850 271872 24.7953 13.4996 414.686 418.465 871.607 871.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 0.000128 4096 370 5375 137280 23.0353 28.3406 4060.41 837.637 4949.5 4949.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 0.000128 2048 340 1950 136704 17.9498 14.3561 850.997 418.393 1301.8 1301.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.001024 1024 220 425 15168 0.695136 8.39318 43.6826 52.8162 52.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 6.4e-05 2048 250 5600 290688 35.4555 28.3582 5348.83 837.562 6250.32 6250.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.000128 2048 470 1850 135552 18.0165 14.3524 817.921 418.381 1268.78 1268.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 3.2e-05 4096 500 3750 513024 234.009 133.302 8823.35 3943.98 13134.9 13135.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000512 512 100 175 37440 0.831488 2.94093 26.2996 30.1143 30.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 0.000128 4096 360 6125 121344 37.2102 28.3259 3079.49 838.107 3983.24 3983.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000128 512 150 525 144384 5.32442 3.40378 43.3948 146.015 198.264 198.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 6.4e-05 1024 120 850 270336 24.7081 13.4533 277.668 416.83 732.821 732.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1620 0.000128 4096 370 5375 137088 23.041 28.3308 2728.31 838.103 3617.87 3617.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 0.000128 2048 340 1950 136704 17.9798 14.3562 570.692 425.28 1028.41 1028.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.001024 1024 220 425 14976 0.690464 5.59645 43.3054 49.636 49.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 6.4e-05 2048 250 5600 290304 35.5332 28.3402 3578.49 837.587 4480.06 4480.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.000128 2048 470 1850 135168 18.0566 14.3299 546.762 419.125 998.376 998.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 3.2e-05 4096 500 3750 514400 235.168 133.806 13276.1 3982.39 17627.8 17628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000512 512 100 175 37500 0.831296 4.34176 26.5047 31.7204 31.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 0.000128 4096 360 6125 122000 37.4485 28.4061 4649.85 847.652 5563.47 5563.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000128 512 150 525 145600 5.36298 3.42016 65.8226 149.217 223.956 224.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 6.4e-05 1024 120 850 272000 24.9263 13.5338 418.058 422.694 879.379 879.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 0.000128 4096 370 5375 137000 23.2236 28.4186 4094.92 845.427 4992.07 4992.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 0.000128 2048 340 1950 136800 18.084 14.3712 856.67 422.771 1312 1312.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.001024 1024 220 425 15200 0.698784 8.46931 43.9805 53.1929 53.2506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 6.4e-05 2048 250 5600 291200 35.7104 28.468 5403.68 846.355 6314.33 6314.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.000128 2048 470 1850 135600 18.1658 14.3792 822.494 422.794 1277.94 1278.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 3.2e-05 4096 500 3750 513600 234.769 133.641 8828.62 3941.51 13138.8 13139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000512 512 100 175 37400 0.831392 2.95526 26.2524 30.08 30.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 0.000128 4096 360 6125 121600 37.346 28.3864 3083.71 837.798 3987.35 3987.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000128 512 150 525 144000 5.35158 3.41597 43.1626 147.091 199.148 199.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 6.4e-05 1024 120 850 268800 24.9765 13.4983 273.982 416.578 729.193 729.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 0.000128 4096 370 5375 136800 23.1381 28.3894 2722.15 837.789 3611.55 3611.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 0.000128 2048 340 1950 136800 18.0608 14.359 569.372 418.983 1020.88 1020.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.001024 1024 220 425 15000 0.692064 5.61974 43.3938 49.7499 49.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 6.4e-05 2048 250 5600 290400 35.5878 28.3281 3573.33 837.254 4474.61 4474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.000128 2048 470 1850 135200 18.1675 14.367 544.989 418.979 996.603 996.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 3.2e-05 4096 500 3750 513408 234.528 133.679 12681.4 3952.44 17002.4 17002.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000512 512 100 175 37520 0.833568 4.18816 26.281 31.3448 31.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 0.000128 4096 360 6125 121856 37.2097 28.362 4449.56 837.039 5352.28 5352.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000128 512 150 525 145152 5.34797 3.41197 63.1783 148.144 220.215 220.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 6.4e-05 1024 120 850 270592 24.9934 13.5093 402.472 418.565 859.697 859.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 0.000128 4096 370 5375 137312 23.0795 28.366 3937.54 838.221 4827.29 4827.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 0.000128 2048 340 1950 136640 17.9876 14.3503 825.397 418.657 1276.49 1276.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.001024 1024 220 425 15120 0.69632 8.1025 43.6498 52.4914 52.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 6.4e-05 2048 250 5600 290752 35.4916 28.3186 5217.2 838.826 6119.94 6120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.000128 2048 470 1850 135296 18.0733 14.3508 794.668 418.592 1245.79 1245.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 3.2e-05 4096 500 3750 512512 233.835 133.321 8277.03 3955.64 12600.1 12600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000512 512 100 175 37408 0.832288 2.78442 26.2766 29.9391 29.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 0.000128 4096 360 6125 121856 37.1451 28.328 2903.38 837.497 3806.45 3806.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000128 512 150 525 145152 5.33632 3.40944 41.3332 145.399 195.608 195.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 6.4e-05 1024 120 850 268800 25.1586 13.5214 261.14 418.544 718.525 718.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1620 0.000128 4096 370 5375 137088 23.0178 28.3348 2560.8 837.508 3449.74 3449.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 0.000128 2048 340 1950 136192 17.9893 14.3242 537.142 418.829 988.385 988.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.001024 1024 220 425 15008 0.694272 5.27274 42.3107 48.3192 48.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 6.4e-05 2048 250 5600 290304 35.4675 28.4304 3387.57 836.897 4288.47 4288.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.000128 2048 470 1850 135296 18.0381 14.3319 517.366 418.929 968.769 968.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 3.2e-05 4096 500 3750 513600 234.704 133.429 12261.9 3940.43 16570.8 16571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000512 512 100 175 37560 0.831488 4.07107 26.3085 31.2532 31.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 0.000128 4096 360 6125 121920 37.3225 28.3802 4300.49 837.464 5203.77 5203.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000128 512 150 525 144960 5.34739 3.42221 61.0204 146.862 216.781 216.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 6.4e-05 1024 120 850 270720 24.8868 13.5054 389.022 417.569 845.138 845.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 0.000128 4096 370 5375 137040 23.1462 28.3791 3793.95 837.456 4683.01 4683.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 0.000128 2048 340 1950 136800 18.0449 14.3872 798.247 418.924 1249.71 1249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.001024 1024 220 425 15120 0.69632 7.88275 42.6022 51.2235 51.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 6.4e-05 2048 250 5600 290400 35.6199 28.3526 5024.43 837.328 5925.83 5925.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.000128 2048 470 1850 135360 18.1352 14.3662 766.51 418.81 1217.93 1218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 3.2e-05 4096 500 3750 512640 234.359 133.595 8189.54 3968.99 12526.8 12527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000512 512 100 175 37440 0.833536 2.78102 26.3396 29.9955 30.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 0.000128 4096 360 6125 120960 37.2179 28.3693 2848.76 836.532 3750.98 3751.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000128 512 150 525 144000 5.36106 3.41978 40.6381 146.303 195.85 195.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 6.4e-05 1024 120 850 268800 25.0421 13.4963 258.345 417.933 714.97 715.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 0.000128 4096 370 5375 136800 23.0819 28.3727 2527.27 838.88 3417.68 3417.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 0.000128 2048 340 1950 136320 17.9563 14.3606 530.118 418.311 980.848 980.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.001024 1024 220 425 14880 0.691776 5.19824 42.148 48.081 48.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 6.4e-05 2048 250 5600 289920 35.5406 28.3677 3337.09 838.244 4239.35 4239.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.000128 2048 470 1850 134400 18.0717 14.3929 506.223 418.336 957.126 957.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 3.2e-05 4096 500 3750 514048 234.199 133.411 11771.6 3947.87 16087.3 16087.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000512 512 100 175 37504 0.831456 3.93606 26.2963 31.1083 31.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 0.000128 4096 360 6125 121344 37.1536 28.3266 4119.31 836.24 5021.14 5021.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000128 512 150 525 144384 5.35088 3.41197 58.2389 147.889 215.022 215.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 6.4e-05 1024 120 850 270336 24.8771 14.3065 369.565 418.239 827.15 827.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1620 0.000128 4096 370 5375 136960 23.0568 28.3356 3644.32 844.317 4540.11 4540.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 0.000128 2048 340 1950 136704 17.9395 14.3284 762.815 418.268 1213.45 1213.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.001024 1024 220 425 15104 0.69632 7.53482 43.6264 51.8991 51.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 6.4e-05 2048 250 5600 290816 35.489 28.4542 4800.75 838.797 5703.6 5703.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.000128 2048 470 1850 135168 18.0208 14.4035 729.774 418.194 1180.5 1180.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 3.2e-05 4096 500 3750 514048 234.053 133.428 8455.65 3978.88 12802.3 12802.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000512 512 100 175 37376 0.831488 2.82979 26.2822 29.9857 30.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 0.000128 4096 360 6125 120832 37.284 28.3285 2939.69 848.256 3853.67 3853.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000128 512 150 525 143360 5.3775 3.41222 41.1686 147.99 198.077 198.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 6.4e-05 1024 120 850 270336 24.9162 13.4902 264.282 417.976 720.824 720.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1620 0.000128 4096 370 5375 136704 23.0769 28.3238 2609.06 849.051 3509.59 3509.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 0.000128 2048 340 1950 136192 17.997 14.3275 542.613 418.279 993.323 993.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.001024 1024 220 425 14848 0.690176 5.30253 43.438 49.4734 49.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 6.4e-05 2048 250 5600 289792 35.447 28.3319 3420.75 835.844 4320.48 4320.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.000128 2048 470 1850 135168 18.0561 14.3237 522.275 418.37 973.129 973.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 3.2e-05 4096 500 3744 514816 233.616 133.255 8606.16 3941.5 12914.8 12915.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 0.000512 512 100 192 37504 0.832512 5.31046 26.2935 32.4813 32.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 0.000128 4096 360 6144 122112 37.1955 28.3301 3033.23 837.629 3936.5 3936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.000128 512 150 544 144640 5.36099 3.41088 43.5435 147.461 199.91 200.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 6.4e-05 1024 120 864 272384 24.8509 13.4947 275.964 418.999 733.474 733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1620 0.000128 4096 370 5376 137216 23.0687 28.3382 2674.33 837.622 3563.44 3563.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 0.000128 2048 340 1952 136960 17.992 14.3538 560.656 419.016 1012.14 1012.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 940 0.001024 1024 220 448 15040 0.700256 9.83619 43.518 54.0994 54.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 6.4e-05 2048 250 5600 291200 35.5351 28.287 3548.26 838.023 4450.21 4450.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 0.000128 2048 470 1856 135680 18.0867 14.3799 541.714 418.891 993.178 993.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 3.2e-05 4096 500 3744 514560 233.933 133.196 5534.06 3940.78 9842.25 9842.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 0.000512 512 100 192 37440 0.832544 5.30304 26.2761 32.4547 32.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1210 0.000128 4096 360 6144 122112 37.234 28.3509 1950.05 837.916 2853.66 2853.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.000128 512 150 544 144384 5.36944 3.41053 28.3605 147.82 185.088 185.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 6.4e-05 1024 120 864 272384 24.8829 13.5061 178.316 418.989 635.851 635.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1620 0.000128 4096 370 5376 137216 23.0901 28.3401 1717.17 837.96 2606.63 2606.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 0.000128 2048 340 1952 136960 17.9966 14.3444 361.639 418.986 813.083 813.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 940 0.001024 1024 220 448 14976 0.700416 9.79018 42.877 53.4095 53.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 6.4e-05 2048 250 5600 291072 35.5285 28.3053 2279.37 837.794 3181.1 3181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 0.000128 2048 470 1856 135680 18.1091 14.379 348.054 418.987 799.63 799.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 3.2e-05 4096 500 3744 514880 234.895 133.506 8814.09 3978.63 13161.4 13161.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000512 512 100 192 37480 0.834816 3.11146 26.3128 30.3017 30.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 0.000128 4096 360 6144 122080 37.4152 28.392 3105.86 853.366 4025.15 4025.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.000128 512 150 544 144640 5.38646 3.41613 44.8639 147.521 201.319 201.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 6.4e-05 1024 120 864 272640 24.9968 13.5271 283.075 428.902 750.665 750.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1620 0.000128 4096 370 5376 137200 23.1808 28.3977 2739.28 853.457 3644.4 3644.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 0.000128 2048 340 1952 136960 18.0792 14.3745 575.102 419.375 1027.04 1027.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 940 0.001024 1024 220 448 15040 0.698368 10.2615 43.4508 54.4546 54.5109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 6.4e-05 2048 250 5600 291040 35.7059 28.3697 3625.74 859.056 4548.99 4549.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.000128 2048 470 1856 135680 18.1821 14.3734 554.201 419.371 1006.24 1006.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 3.2e-05 4096 500 3744 514560 234.117 133.323 5678.12 3944.99 9990.82 9991.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1630 0.000512 512 100 192 37440 0.833632 5.55859 26.3131 32.7502 32.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 0.000128 4096 360 6144 121920 37.2999 28.3772 1996.05 838.864 2900.7 2900.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.000128 512 150 544 144640 5.36922 3.41773 28.9605 148.523 186.401 186.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 6.4e-05 1024 120 864 272640 24.851 13.5201 182.7 419.39 640.622 640.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1620 0.000128 4096 370 5376 137120 23.1014 28.3674 1761.19 840.917 2653.66 2653.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 0.000128 2048 340 1952 136960 18.0143 14.3913 370.571 419.48 822.58 822.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 940 0.001024 1024 220 448 14960 0.694752 10.1335 43.7679 54.6397 54.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 6.4e-05 2048 250 5600 290880 35.5462 28.3206 2339.59 838.584 3245.16 3245.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.000128 2048 470 1856 135680 18.1229 14.4151 356.186 419.607 808.434 808.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 3.2e-05 4096 500 3744 514560 234.187 133.37 9527.17 3942.74 13837.8 13838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000512 512 100 192 37488 0.833536 3.37334 26.2995 30.5499 30.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 0.000128 4096 360 6144 121920 37.2444 28.3518 3358.15 837.567 4261.42 4261.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.000128 512 150 544 144384 5.36701 3.41587 48.6962 148.695 206.304 206.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 6.4e-05 1024 120 864 271872 24.8774 13.5156 303.582 436.99 779.13 779.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1620 0.000128 4096 370 5376 137280 23.1199 28.3774 2966.9 838.088 3856.57 3856.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 0.000128 2048 340 1952 136896 17.9918 14.3938 622.967 418.861 1074.32 1074.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.001024 1024 220 448 15024 0.699616 6.3847 43.9337 51.0608 51.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 6.4e-05 2048 250 5600 291072 35.5212 28.3235 3915.22 856.251 4835.43 4835.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.000128 2048 470 1856 135552 18.0852 14.3768 599.654 418.869 1051.09 1051.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 3.2e-05 4096 500 3744 513792 233.719 133.357 6057.49 3981.08 10405.9 10406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.000512 512 100 192 37440 0.835296 2.22928 26.5544 29.6629 29.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 0.000128 4096 360 6144 121728 37.1464 28.33 2127.97 844.859 3038.41 3038.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.000128 512 150 544 144384 5.35488 3.41168 31.6837 147.753 188.336 188.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 6.4e-05 1024 120 864 271872 24.7848 15.0381 196.431 422.393 658.805 658.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1620 0.000128 4096 370 5376 137088 23.0256 28.3281 1879.06 847.712 2778.21 2778.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 0.000128 2048 340 1952 136704 17.9547 14.463 396.256 422.49 851.267 851.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 940 0.001024 1024 220 448 14976 0.696512 11.5085 42.9343 55.1829 55.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 6.4e-05 2048 250 5600 290688 35.4739 28.3711 2498.83 845.626 3408.42 3408.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.000128 2048 470 1856 135168 18.0395 14.4358 380.517 422.56 835.657 835.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 3.2e-05 4096 500 3744 514304 234.889 133.492 9311.62 3945.21 13625.5 13625.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000512 512 100 192 37464 0.835584 3.35235 26.3169 30.5455 30.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 0.000128 4096 360 6144 122080 37.3681 28.373 3282.16 838.612 4186.63 4186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000128 512 150 544 144256 5.38499 3.41606 47.817 148.787 205.537 205.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 6.4e-05 1024 120 864 271488 24.9612 13.7186 299.752 425.97 764.562 764.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1620 0.000128 4096 370 5376 137200 23.1688 28.375 2894.22 838.729 3784.58 3784.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 0.000128 2048 340 1952 136864 18.0733 14.3812 609.215 419.381 1061.16 1061.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.001024 1024 220 448 15008 0.69984 6.29146 43.9992 51.0354 51.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 6.4e-05 2048 250 5600 290976 35.6573 28.4083 3835.22 840.564 4739.96 4740.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.000128 2048 470 1856 135520 18.162 14.3862 585.656 419.381 1037.69 1037.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 3.2e-05 4096 500 3744 514304 234.195 133.389 5992.72 3945.37 10306 10306.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000512 512 100 192 37408 0.835584 2.20762 26.3134 29.3991 29.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 0.000128 4096 360 6144 121856 37.2055 28.3587 2108.17 837.675 3011.52 3011.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.000128 512 150 544 144256 5.36547 3.4167 30.8688 145.814 185.59 185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 6.4e-05 1024 120 864 270592 25.0011 13.8357 192.018 418.742 649.755 649.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1620 0.000128 4096 370 5376 137088 23.089 28.3791 1860.81 840.76 2753.12 2753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 0.000128 2048 340 1952 136640 17.9933 14.4279 390.771 418.876 842.172 842.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.001024 1024 220 448 14896 0.694272 4.1273 43.634 48.4986 48.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 6.4e-05 2048 250 5600 290752 35.5469 28.3484 2465.86 838.587 3368.45 3368.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.000128 2048 470 1856 135296 18.0655 14.3688 375.237 419.002 826.781 826.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 3.2e-05 4096 500 3744 513408 234.565 133.373 4922.2 3942.65 9233.07 9233.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.000512 512 100 192 37296 0.831648 1.84544 26.2771 28.9991 29.0529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 0.000128 4096 360 6144 121632 37.3585 28.3858 1730.82 838.138 2634.83 2634.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.000128 512 150 544 143808 5.39446 3.4127 25.7702 148.484 183.193 183.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 6.4e-05 1024 120 864 271488 24.9781 13.5319 159.416 418.885 616.969 617.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1620 0.000128 4096 370 5376 136752 23.1496 28.3812 1526.86 838.081 2416.55 2416.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 0.000128 2048 340 1952 136416 18.0723 14.3754 321.252 419.075 772.883 772.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 940 0.001024 1024 220 448 14784 0.694976 10.5563 43.6002 54.8948 54.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 6.4e-05 2048 250 5600 290304 35.6762 28.4323 2018.71 837.657 2920.58 2920.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.000128 2048 470 1856 135072 18.1306 14.4269 308.92 419.064 760.643 760.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 3.2e-05 4096 500 3744 514560 233.991 133.241 9443 3941.5 13752 13752.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000512 512 100 192 37440 0.831232 3.4263 26.2795 30.5798 30.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 0.000128 4096 360 6144 122112 37.2352 28.3399 3297.71 838.028 4201.42 4201.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000128 512 150 544 144384 5.37114 3.41606 48.5206 147.945 205.378 205.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 6.4e-05 1024 120 864 272384 24.8636 13.5001 306.939 419.128 764.588 764.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1620 0.000128 4096 370 5376 137216 23.0889 28.3425 2924.57 837.992 3814.07 3814.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 0.000128 2048 340 1952 136960 18.023 14.3555 617.239 419.156 1068.87 1068.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.001024 1024 220 448 14976 0.696864 6.43846 42.9532 50.1313 50.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 6.4e-05 2048 250 5600 291072 35.5338 28.2996 3748.83 840.003 4652.77 4652.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.000128 2048 470 1856 135680 18.1041 14.4139 593.659 419.087 1045.37 1045.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 3.2e-05 4096 500 3744 514048 234.184 133.391 6357.76 3944.96 10670.6 10670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000512 512 100 192 37376 0.83152 2.3511 26.2837 29.5088 29.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 0.000128 4096 360 6144 121344 37.1506 28.33 2179.39 835.879 3080.86 3080.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000128 512 150 544 143360 5.36774 3.40992 32.3751 146.367 187.65 187.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 6.4e-05 1024 120 864 270336 24.8908 13.5846 204.683 417.728 661.046 661.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1620 0.000128 4096 370 5376 136960 23.0646 28.3291 1953.41 837.026 2841.9 2841.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 0.000128 2048 340 1952 136192 17.9491 14.3499 408.783 420.224 861.41 861.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.001024 1024 220 448 14848 0.693248 4.29907 42.2372 47.272 47.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 6.4e-05 2048 250 5600 290816 35.5349 28.3248 2388.87 838.073 3290.9 3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.000128 2048 470 1856 135168 18.0235 14.335 394.427 417.987 844.879 844.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 3.2e-05 4096 500 3744 513024 234.002 133.291 5211.62 3959.2 9538.38 9538.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000512 512 100 192 37248 0.830368 2.00896 26.2401 29.1231 29.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 0.000128 4096 360 6144 121344 37.2261 28.3195 1798.09 837.452 2701.2 2701.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.000128 512 150 544 142848 5.35862 3.40902 26.9316 146.155 181.981 182.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 6.4e-05 1024 120 864 270336 24.7175 13.4456 170.449 416.501 625.272 625.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1620 0.000128 4096 370 5376 136704 23.0416 28.3285 1606.74 837.432 2495.62 2495.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 0.000128 2048 340 1952 136704 17.9798 14.4092 339.568 418.806 790.864 790.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.001024 1024 220 448 14784 0.690176 3.60416 43.3346 47.6688 47.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 6.4e-05 2048 250 5600 290304 35.5231 28.2916 1993.5 836.935 2894.35 2894.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.000128 2048 470 1856 135168 18.069 14.359 326.538 418.929 777.994 778.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 3.2e-05 4096 500 3744 514368 234.434 133.415 13395.3 3943.02 17706.5 17706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000512 512 100 192 37440 0.833536 4.77453 26.285 31.9401 31.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 0.000128 4096 360 6144 121824 37.3625 28.3935 4703.12 837.76 5606.75 5606.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000128 512 150 544 144576 5.37955 3.41539 69.375 147.518 225.818 225.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 6.4e-05 1024 120 864 271872 24.9573 13.527 430.295 418.975 887.923 888.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1620 0.000128 4096 370 5376 137088 23.1363 28.3948 4154.04 837.675 5043.32 5043.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 0.000128 2048 340 1952 136800 18.0437 14.3506 874.93 419.027 1326.46 1326.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.001024 1024 220 448 14976 0.698048 8.91085 43.7812 53.4337 53.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 6.4e-05 2048 250 5600 290880 35.6366 28.3443 5498.64 837.654 6400.38 6400.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.000128 2048 470 1856 135360 18.1539 14.358 840.376 418.936 1291.93 1292.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 3.2e-05 4096 500 3744 513792 234.141 133.51 8665.51 3956.02 12989.5 12989.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000512 512 100 192 37296 0.82944 3.1273 26.2363 30.2372 30.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 0.000128 4096 360 6144 121536 37.2685 28.373 3048.62 838.073 3952.44 3952.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000128 512 150 544 144000 5.3519 3.41402 45.0833 146.431 200.41 200.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 6.4e-05 1024 120 864 269568 24.9307 13.4922 273.807 417.395 729.785 729.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1620 0.000128 4096 370 5376 137088 23.0806 28.3653 2699.14 838.055 3588.71 3588.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 0.000128 2048 340 1952 136512 18.0224 14.3544 557.236 419.117 1008.83 1008.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.001024 1024 220 448 14832 0.692224 5.75744 42.3487 48.841 48.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 6.4e-05 2048 250 5600 290880 35.4952 28.3278 3518.68 837.678 4420.28 4420.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.000128 2048 470 1856 135360 18.1151 14.3585 535.907 419.117 987.602 987.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 3.2e-05 4096 500 3744 513216 234.809 133.566 7097.17 3945.86 11411.7 11411.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000512 512 100 192 37152 0.827392 2.65158 26.2042 29.7236 29.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 0.000128 4096 360 6144 120960 37.3458 28.3813 2486.87 835.995 3388.7 3388.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000128 512 150 544 143424 5.38579 3.41869 37.3473 146.285 192.568 192.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 6.4e-05 1024 120 864 269568 25.0131 13.5069 227.337 417.796 683.811 683.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1620 0.000128 4096 370 5376 136944 23.1096 28.3899 2205.84 838.306 3095.72 3095.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 0.000128 2048 340 1952 135648 18.043 14.525 458.042 418.072 908.781 908.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.001024 1024 220 448 14688 0.690176 4.70221 42.159 47.594 47.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 6.4e-05 2048 250 5600 290304 35.6026 28.4114 2900.26 837.734 3802.11 3802.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.000128 2048 470 1856 134784 18.1068 14.3708 441.587 418.068 892.234 892.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 3.2e-05 4096 500 3744 514560 233.901 133.349 12628.2 3962.97 16958.7 16959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000512 512 100 192 37440 0.832384 4.54867 26.3109 31.7361 31.7921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 0.000128 4096 360 6144 121920 37.2572 28.3722 4450.28 838.719 5354.73 5354.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000128 512 150 544 144640 5.36464 3.41741 65.7103 147.637 222.254 222.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 6.4e-05 1024 120 864 272640 24.845 13.5162 404.969 419.503 862.986 863.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1620 0.000128 4096 370 5376 137120 23.0953 28.3805 3928.5 838.694 4818.75 4818.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 0.000128 2048 340 1952 136960 18.0059 14.3568 822.858 419.438 1274.76 1274.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.001024 1024 220 448 14960 0.694752 8.42086 42.7379 51.8963 51.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 6.4e-05 2048 250 5600 290880 35.5291 28.3688 5175.48 838.676 6078.18 6078.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.000128 2048 470 1856 135680 18.1123 14.4077 793.27 419.434 1245.33 1245.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 3.2e-05 4096 500 3744 514560 233.506 133.325 8467.45 3942.65 12777.2 12777.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000512 512 100 192 37280 0.832864 3.07405 26.2362 30.1867 30.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 0.000128 4096 360 6144 120960 37.1285 28.3007 2950.36 835.113 3851.01 3851.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000128 512 150 544 143360 5.32218 3.4047 43.0207 145.714 197.591 197.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 6.4e-05 1024 120 864 271360 24.9474 13.5509 267.854 419.161 725.676 725.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1620 0.000128 4096 370 5376 136640 23.04 28.332 2611.32 836.817 3499.59 3499.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 0.000128 2048 340 1952 136320 17.8974 14.3638 544.918 417.628 994.912 995.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.001024 1024 220 448 14880 0.694272 5.72006 42.3221 48.7782 48.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 6.4e-05 2048 250 5600 290560 35.4664 28.2874 3434.57 838.116 4336.56 4336.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.000128 2048 470 1856 135040 17.9708 14.4055 523.59 417.636 973.709 973.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 3.2e-05 4096 500 3744 512640 234.408 133.607 7143.54 3950.12 11462 11462.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000512 512 100 192 37200 0.833024 2.55683 26.9284 30.3604 30.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 0.000128 4096 360 6144 120960 37.2159 28.3689 2498.38 836.445 3400.52 3400.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000128 512 150 544 144000 5.36371 3.41552 36.7133 145.264 190.889 191.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 6.4e-05 1024 120 864 268800 25.0441 13.6515 224.993 417.885 681.735 681.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1620 0.000128 4096 370 5376 136800 23.081 28.3778 2215.88 838.789 3106.2 3106.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 0.000128 2048 340 1952 136320 17.9627 14.4896 459.546 418.184 910.288 910.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.001024 1024 220 448 14640 0.690048 4.67558 42.1314 47.541 47.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 6.4e-05 2048 250 5600 289920 35.5383 28.3894 2883.09 844.582 3791.71 3791.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.000128 2048 470 1856 134400 18.0703 14.3845 440.203 418.188 890.952 891.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 3.2e-05 4096 500 3744 513792 233.648 133.389 11869.3 3965.47 16202.1 16202.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000512 512 100 192 37440 0.831488 4.31328 26.3254 31.517 31.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 0.000128 4096 360 6144 121728 37.1592 28.3297 4177.98 837.621 5081.2 5081.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000128 512 150 544 144384 5.35795 3.40915 61.5448 148.441 218.88 218.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 6.4e-05 1024 120 864 271872 24.8019 13.512 384.035 418.888 841.393 841.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1620 0.000128 4096 370 5376 137088 23.038 28.3341 3690.6 838.634 4580.69 4580.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 0.000128 2048 340 1952 136704 17.9418 14.3606 777.689 418.881 1228.98 1229.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.001024 1024 220 448 14976 0.697984 8.05667 43.7604 52.5604 52.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 6.4e-05 2048 250 5600 290688 35.461 28.279 4885.76 838.488 5788.09 5788.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.000128 2048 470 1856 135168 18.0476 14.3485 746.223 418.883 1197.6 1197.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 3.2e-05 4096 500 3744 513024 233.989 133.336 7740.4 3957.36 12065.4 12065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000512 512 100 192 37248 0.833536 2.87139 26.237 29.9862 30.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 0.000128 4096 360 6144 121344 37.2129 28.3236 2715.77 837.329 3618.74 3618.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000128 512 150 544 142848 5.36314 3.40634 40.2199 145.084 194.203 194.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 6.4e-05 1024 120 864 270336 24.7321 13.449 249.644 416.449 704.435 704.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1620 0.000128 4096 370 5376 136704 23.0453 28.3307 2399.56 837.311 3288.32 3288.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 0.000128 2048 340 1952 136704 17.9807 14.3707 504.936 418.729 956.123 956.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.001024 1024 220 448 14784 0.692992 5.10771 42.2756 48.1207 48.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 6.4e-05 2048 250 5600 290304 35.5462 28.4037 3181.21 836.795 4082.07 4082.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.000128 2048 470 1856 135168 18.0524 14.3811 485.583 418.847 936.973 937.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 3.2e-05 4096 500 3744 513792 233.909 133.42 6687.74 3967.4 11022.8 11023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000512 512 100 192 37152 0.833536 2.49706 26.2653 29.6407 29.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 0.000128 4096 360 6144 120960 37.1625 28.3255 2334.42 836.784 3236.81 3236.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000128 512 150 544 142848 5.31402 3.40006 34.4681 145.598 188.913 189.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 6.4e-05 1024 120 864 267264 24.7298 13.368 213.096 414.906 666.261 666.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1620 0.000128 4096 370 5376 136512 23.0113 28.3204 2064.94 836.567 2952.92 2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 0.000128 2048 340 1952 135936 17.9727 14.3344 435.403 418.368 886.188 886.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.001024 1024 220 448 14688 0.693312 4.57133 42.2639 47.5708 47.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 6.4e-05 2048 250 5600 290304 35.4738 28.4004 2742.09 838.905 3644.98 3645.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.000128 2048 470 1856 134784 18.025 14.3544 418.922 418.366 869.773 869.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 3.2e-05 4096 500 3744 514400 235.117 133.792 11725.9 3983.29 16078.4 16078.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000512 512 100 192 37400 0.831712 4.24906 26.5262 31.6524 31.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 0.000128 4096 360 6144 121600 37.5026 28.418 4123.85 845.408 5035.28 5035.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000128 512 150 544 144000 5.40211 3.41459 60.7288 149.426 219.099 219.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 6.4e-05 1024 120 864 272000 24.9338 13.5584 377.15 422.646 838.444 838.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1620 0.000128 4096 370 5376 137000 23.2263 28.4119 3636.78 845.464 4533.95 4534.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 0.000128 2048 340 1952 136800 18.0982 14.3882 763.229 422.766 1218.58 1218.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.001024 1024 220 448 14900 0.696576 7.79504 43.8807 52.4161 52.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 6.4e-05 2048 250 5600 291200 35.718 28.5012 4803.4 846.238 5713.97 5714.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.000128 2048 470 1856 135200 18.1935 14.4012 731.829 422.77 1187.3 1187.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 3.2e-05 4096 500 3744 513600 234.788 133.623 8271.67 3945.21 12585.6 12585.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000512 512 100 192 37200 0.829632 2.99526 26.2328 30.101 30.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 0.000128 4096 360 6144 121600 37.358 28.3857 2898.54 838.683 3803.07 3803.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.000128 512 150 544 142400 5.3921 3.41808 42.0672 146.353 197.359 197.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 6.4e-05 1024 120 864 268800 24.9729 13.4861 260.46 417.023 716.101 716.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1620 0.000128 4096 370 5376 136800 23.1403 28.3914 2553.67 838.667 3443.94 3444.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 0.000128 2048 340 1952 136800 18.077 14.3856 534.044 419.413 986.022 986.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.001024 1024 220 448 14800 0.693344 5.52141 42.4116 48.6678 48.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 6.4e-05 2048 250 5600 290400 35.5983 28.3596 3355.7 838.133 4257.89 4257.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.000128 2048 470 1856 135200 18.1784 14.422 513.239 419.487 965.431 965.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 3.2e-05 4096 500 3744 513600 235.011 133.655 6836.86 3960.82 11166.6 11166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000512 512 100 192 37200 0.831008 2.4529 26.2796 29.6064 29.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 0.000128 4096 360 6144 120000 37.3453 28.3579 2376.38 832.066 3274.26 3274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000128 512 150 544 141600 5.33101 3.40576 35.2581 145.297 189.419 189.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 6.4e-05 1024 120 864 268800 25.2855 13.5332 219.246 418.899 677.122 677.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1620 0.000128 4096 370 5376 136200 23.1828 28.3968 2115.7 835.338 3002.7 3002.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 0.000128 2048 340 1952 135600 18.0036 14.3431 443.195 416.07 891.716 891.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.001024 1024 220 448 14700 0.698304 4.74832 43.4053 48.8954 48.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 6.4e-05 2048 250 5600 290400 35.7089 28.4452 2797.63 837.726 3699.62 3699.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.000128 2048 470 1856 133200 18.169 14.3427 422.513 416.066 871.2 871.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 3.2e-05 4096 500 3744 514304 234.101 133.355 11499.2 3960.54 15827.5 15827.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000512 512 100 192 37408 0.834464 4.16502 26.2902 31.3316 31.3867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 0.000128 4096 360 6144 121856 37.2039 28.3587 4061.22 848.241 4975.13 4975.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000128 512 150 544 144256 5.3616 3.41238 59.5843 148.35 216.839 216.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 6.4e-05 1024 120 864 270592 24.9947 13.5414 369.452 427.929 836.078 836.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1620 0.000128 4096 370 5376 137088 23.091 28.3647 3582.11 850.867 4484.52 4484.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 0.000128 2048 340 1952 136640 17.9814 14.3565 751.899 418.521 1202.86 1202.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.001024 1024 220 448 14896 0.695808 7.69821 43.6498 52.0836 52.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 6.4e-05 2048 250 5600 290752 35.5248 28.4979 4727.36 856.981 5648.48 5648.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.000128 2048 470 1856 135296 18.058 14.3534 722.876 418.523 1173.91 1174.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 3.2e-05 4096 500 3744 512512 233.937 133.29 8048.2 3962.38 12378.1 12378.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000512 512 100 192 37184 0.830976 2.92237 26.2199 30.0165 30.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 0.000128 4096 360 6144 121856 37.1829 28.3226 2849.48 837.733 3752.83 3752.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000128 512 150 544 143360 5.38269 3.40848 41.6299 146.375 196.929 197.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 6.4e-05 1024 120 864 268800 25.1534 13.4964 258.05 418.607 715.466 715.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1620 0.000128 4096 370 5376 136640 23.0189 28.3279 2506.14 837.736 3395.29 3395.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 0.000128 2048 340 1952 136192 17.9765 14.3363 526.34 418.889 977.646 977.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.001024 1024 220 448 14784 0.695072 5.38166 42.6001 48.7183 48.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 6.4e-05 2048 250 5600 290304 35.4854 28.2767 3310.99 837.086 4211.95 4212.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.000128 2048 470 1856 135296 18.0556 14.3584 508.64 418.951 960.111 960.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 3.2e-05 4096 500 3744 513408 234.266 133.52 6574.16 3944.92 10887.2 10887.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000512 512 100 192 36960 0.827744 2.40141 26.1388 29.4109 29.4676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 0.000128 4096 360 6144 120960 37.293 28.3744 2298.5 842.896 3207.18 3207.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000128 512 150 544 142464 5.41798 3.42074 33.8429 146.819 189.628 189.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 6.4e-05 1024 120 864 268800 25.183 13.8505 210.099 418.704 668.001 668.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1620 0.000128 4096 370 5376 136416 23.0894 28.3776 2031.98 842.767 2926.29 2926.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 0.000128 2048 340 1952 135744 18.0905 14.4233 425.212 419.133 876.959 877.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 0.001024 1024 220 448 14448 0.685984 4.25558 42.0961 47.0803 47.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 6.4e-05 2048 250 5600 290304 35.504 28.3016 2681.93 841.559 3587.41 3587.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.000128 2048 470 1856 134400 18.1538 14.3505 408.093 419.129 859.834 859.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 3.2e-05 4096 500 3744 513600 234.778 133.444 11343.4 3940.03 15651.9 15652.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000512 512 100 192 37320 0.831488 4.09629 26.2332 31.2053 31.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 0.000128 4096 360 6144 121920 37.3264 28.3936 4003.48 837.352 4906.66 4906.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000128 512 150 544 144000 5.37021 3.41968 58.0768 147.067 214.06 214.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 6.4e-05 1024 120 864 270720 24.8872 13.5148 356.154 429.796 824.518 824.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1620 0.000128 4096 370 5376 137040 23.1186 28.3776 3532.78 837.34 4421.69 4421.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 0.000128 2048 340 1952 136800 18.0394 14.3913 737.225 418.743 1188.5 1188.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.001024 1024 220 448 14880 0.694912 7.488 42.5844 50.811 50.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 6.4e-05 2048 250 5600 290400 35.6055 28.3839 4637.56 837.205 5538.86 5538.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.000128 2048 470 1856 135360 18.1485 14.3627 708.401 418.747 1159.76 1159.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 3.2e-05 4096 500 3744 512640 234.422 133.555 7963.84 3947.41 12279.5 12279.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000512 512 100 192 37200 0.830208 2.88563 26.2403 29.9979 30.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 0.000128 4096 360 6144 120960 37.2391 28.3526 2785.34 835.652 3686.7 3686.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000128 512 150 544 144000 5.35677 3.41574 41.3503 147.301 197.551 197.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 6.4e-05 1024 120 864 268800 25.0427 13.6009 255.153 417.608 711.561 711.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1620 0.000128 4096 370 5376 136800 23.0897 28.3812 2470.21 838.209 3359.97 3360.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 0.000128 2048 340 1952 136320 17.9466 14.4112 519.934 417.902 970.296 970.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.001024 1024 220 448 14640 0.690144 5.3265 43.1657 49.2242 49.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 6.4e-05 2048 250 5600 289920 35.5514 28.3177 3267.65 837.569 4169.19 4169.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.000128 2048 470 1856 134400 18.0665 14.3755 498.258 429.852 960.653 960.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 3.2e-05 4096 500 3744 509760 235.336 133.631 6664.48 3950.47 10984.2 10984.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000512 512 100 192 37080 0.830496 2.57219 26.2605 29.7043 29.7632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 0.000128 4096 360 6144 120960 37.3866 28.3956 2352.78 841.145 3259.82 3259.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000128 512 150 544 144000 5.38704 3.42016 34.8248 147.495 191.251 191.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 6.4e-05 1024 120 864 270720 24.9205 13.5188 214.083 418.05 670.73 670.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1620 0.000128 4096 370 5376 136080 23.1506 32.0086 2073.97 836.862 2966.07 2966.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 0.000128 2048 340 1952 135360 18.1207 14.4609 429.883 420.85 883.416 883.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.001024 1024 220 448 14400 0.68608 4.57011 43.0285 48.3265 48.3842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 6.4e-05 2048 250 5600 289440 35.5717 28.3187 2712.34 835.902 3612.24 3612.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.000128 2048 470 1856 133920 18.1741 14.3695 412.502 425.235 870.385 870.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 3.2e-05 4096 500 3744 514048 234.202 133.424 11236.4 3945.66 15549.9 15550.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000512 512 100 192 37376 0.83104 4.01984 26.2879 31.179 31.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 0.000128 4096 360 6144 121344 37.1351 28.3182 3938.35 835.735 4839.64 4839.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000128 512 150 544 143360 5.3751 3.40746 57.749 147.002 213.662 213.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 6.4e-05 1024 120 864 270336 24.8807 13.4861 360.454 417.792 816.77 816.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1620 0.000128 4096 370 5376 136960 23.0527 28.3279 3486.99 837.1 4375.55 4375.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 0.000128 2048 340 1952 136192 17.9732 14.5095 732.954 417.943 1183.48 1183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.001024 1024 220 448 14848 0.694304 7.39958 42.5178 50.6585 50.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 6.4e-05 2048 250 5600 290816 35.4982 28.3688 4622.48 838.25 5524.7 5524.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.000128 2048 470 1856 135168 18.0265 14.336 705.621 417.938 1156.03 1156.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 3.2e-05 4096 500 3744 514048 233.984 133.452 7621.63 3953.06 11942.4 11942.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000512 512 100 192 37120 0.82944 2.73382 26.2139 29.8199 29.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 0.000128 4096 360 6144 120832 37.2656 28.3172 2653.43 837.006 3556.13 3556.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000128 512 150 544 143360 5.37597 3.41053 39.4856 146.446 194.85 194.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 6.4e-05 1024 120 864 270336 24.894 13.9735 245.04 418.252 702.319 702.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1620 0.000128 4096 370 5376 136704 23.044 28.3199 2356.75 836.991 3245.19 3245.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 0.000128 2048 340 1952 136192 17.9984 14.3419 496.723 418.632 947.796 947.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 0.001024 1024 220 448 14592 0.690336 4.97392 42.0899 47.7985 47.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 6.4e-05 2048 250 5600 289792 35.4452 28.27 3124.27 836.297 4024.4 4024.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.000128 2048 470 1856 135168 18.0619 14.3565 478.098 418.666 929.292 929.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 3.2e-05 4096 500 3744 513024 233.973 133.373 7001.42 3942.5 11311.6 11311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000512 512 100 192 36864 0.827456 2.56675 26.1074 29.5448 29.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 0.000128 4096 360 6144 119808 37.2491 28.318 2424.05 834.302 3324.03 3324.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000128 512 150 544 141312 5.31344 3.3929 35.4323 144.888 189.158 189.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 6.4e-05 1024 120 864 264192 24.8541 13.4574 216.276 412.586 667.335 667.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1620 0.000128 4096 370 5376 135936 23.0502 28.3116 2156.23 834.236 3041.91 3041.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 0.000128 2048 340 1952 135168 17.9908 14.3516 448.944 417.193 898.585 898.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.001024 1024 220 448 14592 0.691456 4.43597 42.156 47.3264 47.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 6.4e-05 2048 250 5600 290304 35.4898 28.3034 2842.53 843.802 3750.23 3750.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.000128 2048 470 1856 133632 18.0769 14.3319 430.425 417.199 880.133 880.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 3.2e-05 4096 500 3760 514560 233.776 133.307 8788.14 3947.2 13102.7 13102.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1630 0.000512 512 100 200 37440 0.833536 5.68915 26.3242 32.8905 32.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 0.000128 4096 360 6160 121600 37.2258 28.3537 3085.73 838.545 3989.96 3990.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.000128 512 150 520 145152 5.35408 3.40992 42.8363 148.463 200.191 200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 6.4e-05 1024 120 840 272384 24.8262 13.4985 276.16 419.461 734.11 734.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1620 0.000128 4096 370 5400 137216 23.0781 28.3417 2735.99 838.538 3626.03 3626.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 0.000128 2048 340 1960 136704 18.0036 14.3401 573.177 419.456 1025.1 1025.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 940 0.001024 1024 220 440 15136 0.700288 10.0413 44.1958 54.9823 55.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 6.4e-05 2048 250 5600 291200 35.4914 28.3699 3608.99 838.926 4511.89 4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.000128 2048 470 1880 135808 18.0716 14.3831 553.14 419.355 1005.06 1005.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 3.2e-05 4096 500 3760 514048 234.282 133.358 5654.58 3948.19 9970.69 9970.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 0.000512 512 100 200 37376 0.83024 5.68106 26.3066 32.8618 32.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1210 0.000128 4096 360 6160 121600 37.252 28.3484 1984.35 838.848 2888.91 2889.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.000128 512 150 520 144896 5.3616 3.41014 27.4631 148.582 184.943 185.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 6.4e-05 1024 120 840 272384 24.8543 13.5056 177.67 419.435 635.625 635.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1620 0.000128 4096 370 5400 137216 23.0745 28.3502 1754.44 841.914 2647.86 2647.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 0.000128 2048 340 1960 136704 18.0074 14.4384 368.324 419.498 820.391 820.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 940 0.001024 1024 220 440 15104 0.697408 9.97805 43.8405 54.5592 54.6149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 6.4e-05 2048 250 5600 291072 35.547 28.2863 2322.55 838.66 3225.16 3225.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 0.000128 2048 470 1880 135680 18.1105 14.4671 355.162 419.607 807.45 807.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 3.2e-05 4096 500 3760 514560 234.874 133.581 10058.5 3991.43 14418.7 14418.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.000512 512 100 200 37440 0.833664 3.71165 26.5639 31.1531 31.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 0.000128 4096 360 6160 121600 37.3972 28.3853 3536.41 845.992 4448.3 4448.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.000128 512 150 520 145280 5.36678 3.42038 48.6514 149.101 206.666 206.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 6.4e-05 1024 120 840 272000 24.9682 13.5212 315.06 423.015 776.722 776.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1620 0.000128 4096 370 5400 137200 23.1707 28.3905 3126.84 845.98 4024.46 4024.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 0.000128 2048 340 1960 136800 18.0694 14.3826 659.775 423.055 1115.38 1115.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 940 0.001024 1024 220 440 15120 0.700416 11.434 43.2392 55.4162 55.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 6.4e-05 2048 250 5600 291040 35.6649 28.4016 4117.01 850.308 5031.5 5031.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.000128 2048 470 1880 135840 18.1518 14.3659 634.563 423.113 1090.29 1090.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 3.2e-05 4096 500 3760 513920 234.278 133.515 6341.35 3947.97 10657.4 10657.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 0.000512 512 100 200 37360 0.829504 2.41456 26.2977 29.5834 29.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 0.000128 4096 360 6160 121600 37.2893 28.3912 2226.75 838.715 3131.25 3131.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.000128 512 150 520 145280 5.36125 3.42058 31.4401 148.382 188.73 188.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 6.4e-05 1024 120 840 271360 24.9669 13.5187 199.579 419.352 657.572 657.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1620 0.000128 4096 370 5400 137120 23.0893 28.3747 1967.52 838.839 2857.91 2857.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 0.000128 2048 340 1960 136640 18.033 14.478 414.291 421.767 868.675 868.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 940 0.001024 1024 220 440 15040 0.696448 11.0795 43.722 55.5401 55.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 6.4e-05 2048 250 5600 290880 35.5373 28.3314 2602 838.487 3504.48 3504.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.000128 2048 470 1880 135680 18.1134 14.3745 398.208 432.946 863.746 863.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 3.2e-05 4096 500 3760 513600 234.813 133.439 5162.32 3942.96 9473.83 9474.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1630 0.000512 512 100 200 37320 0.82928 6.36518 26.2958 33.5327 33.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 0.000128 4096 360 6160 121440 37.3379 28.3795 1810.1 838.002 2713.92 2714.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.000128 512 150 520 144000 5.36666 3.4199 25.7765 146.627 181.315 181.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 6.4e-05 1024 120 840 270720 24.8911 13.5106 163.392 417.647 619.595 619.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1620 0.000128 4096 370 5400 137040 23.1488 28.3977 1599.45 837.991 2489.07 2489.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 0.000128 2048 340 1960 136320 18.0584 14.3552 337.781 419.136 789.449 789.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 940 0.001024 1024 220 440 15000 0.692224 10.9505 42.3772 54.0627 54.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 6.4e-05 2048 250 5600 290400 35.6076 28.3449 2107.62 837.673 3009.36 3009.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 0.000128 2048 470 1880 135360 18.1326 14.4061 324.562 419.137 776.343 776.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 3.2e-05 4096 500 3760 514176 234.48 133.517 9197.67 3945.86 13511.8 13512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000512 512 100 200 37440 0.8328 3.3847 26.3183 30.5778 30.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 0.000128 4096 360 6160 121536 37.2662 28.3566 3233.8 837.716 4137.25 4137.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.000128 512 150 520 144768 5.35939 3.41472 44.7869 147.887 201.574 201.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 6.4e-05 1024 120 840 271872 24.8612 13.5168 288.859 434.392 761.787 761.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 0.000128 4096 370 5400 137184 23.1183 28.3775 2860.53 838.229 3750.34 3750.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 0.000128 2048 340 1960 136704 18.0139 14.3471 602.323 419.019 1053.81 1053.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.001024 1024 220 440 15120 0.700096 6.02522 44.044 50.8114 50.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 6.4e-05 2048 250 5600 291072 35.5635 28.3054 3784.54 838.316 4686.83 4686.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.000128 2048 470 1880 135744 18.0568 14.3503 579.375 418.937 1030.82 1030.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 3.2e-05 4096 500 3760 513792 233.65 133.344 5985.83 3946.49 10299.6 10299.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000512 512 100 200 37344 0.831488 2.23814 26.3031 29.412 29.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 0.000128 4096 360 6160 121344 37.2061 28.3342 2097.59 841.775 3005.02 3005.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.000128 512 150 520 144384 5.35965 3.41606 29.331 146.002 184.236 184.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 6.4e-05 1024 120 840 271872 24.8023 13.4934 189.133 418.72 646.307 646.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1620 0.000128 4096 370 5400 137088 23.0261 28.3323 1855.13 841.579 2748.14 2748.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 0.000128 2048 340 1960 136320 17.976 14.3474 390.857 418.828 842.112 842.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 940 0.001024 1024 220 440 15072 0.698368 10.0352 42.7593 53.535 53.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 6.4e-05 2048 250 5600 290688 35.4858 28.4163 2449.56 838.268 3351.85 3351.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.000128 2048 470 1880 135552 18.0129 14.3811 375.814 418.954 827.263 827.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 3.2e-05 4096 500 3760 513792 234.102 133.55 4926.72 3948.41 9243.08 9243.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 0.000512 512 100 200 37296 0.832096 1.92035 26.3025 29.0982 29.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 0.000128 4096 360 6160 121536 37.2569 28.379 1731.45 838.874 2636.07 2636.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.000128 512 150 520 144000 5.36451 3.41699 24.4434 145.678 179.037 179.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 6.4e-05 1024 120 840 269568 24.923 13.4947 155.079 417.775 611.433 611.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1620 0.000128 4096 370 5400 137088 23.0748 28.3829 1529.15 838.851 2419.53 2419.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 0.000128 2048 340 1960 136512 18.0302 14.357 322.298 419.481 774.273 774.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 940 0.001024 1024 220 440 14976 0.694272 9.77533 42.4655 52.9797 53.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 6.4e-05 2048 250 5600 290880 35.4812 28.3955 2018.08 838.506 2920.57 2920.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.000128 2048 470 1880 135360 18.1132 14.434 309.445 419.482 761.582 761.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 3.2e-05 4096 500 3760 513856 234.957 133.647 13039.1 3948.74 17356.8 17357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000512 512 100 200 37408 0.833536 4.82995 26.3003 32.008 32.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 0.000128 4096 360 6160 121632 37.3766 28.3914 4575.93 837.935 5479.75 5479.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000128 512 150 520 144704 5.37446 3.41658 63.7574 148.664 221.339 221.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 6.4e-05 1024 120 840 271488 24.9461 13.5543 417.677 418.488 874.822 874.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 0.000128 4096 370 5400 137088 23.1528 28.3916 4050.01 837.912 4939.54 4939.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 0.000128 2048 340 1960 136640 18.0698 14.4209 862.059 419.041 1313.69 1313.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.001024 1024 220 440 15064 0.695904 8.74461 43.7787 53.2607 53.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 6.4e-05 2048 250 5600 290976 35.6321 28.3783 5386.06 837.881 6288.06 6288.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.000128 2048 470 1880 135744 18.1275 14.3954 828.417 419.039 1280.08 1280.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 3.2e-05 4096 500 3760 513408 234.582 133.718 8229.79 3967.92 12566.3 12566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000512 512 100 200 37296 0.833408 3.12925 26.2788 30.2837 30.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 0.000128 4096 360 6160 121408 37.2552 28.3625 2887.71 837.7 3791.13 3791.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000128 512 150 520 144256 5.36947 3.41117 41.0299 147.598 197.544 197.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 6.4e-05 1024 120 840 270592 24.9842 13.5105 261.036 418.75 718.442 718.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1620 0.000128 4096 370 5400 137088 23.0908 28.3784 2553.32 838.915 3443.78 3443.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 0.000128 2048 340 1960 136192 18.0148 14.3715 539.888 418.875 991.252 991.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.001024 1024 220 440 15008 0.698368 5.45101 42.6647 48.8563 48.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 6.4e-05 2048 250 5600 290752 35.5013 28.3254 3376.33 838.624 4278.89 4278.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.000128 2048 470 1880 135296 18.0746 14.364 518.189 418.872 969.605 969.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 3.2e-05 4096 500 3760 512064 234.99 133.755 6678.46 3947.91 10995.4 10995.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000512 512 100 200 37296 0.833824 2.61325 26.313 29.8034 29.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 0.000128 4096 360 6160 120960 37.3769 28.4039 2337.82 837.808 3241.52 3241.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.000128 512 150 520 143808 5.39789 3.41846 33.3225 146.887 189.152 189.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 6.4e-05 1024 120 840 271488 24.954 13.5365 213.092 418.772 670.514 670.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1620 0.000128 4096 370 5400 136752 23.124 28.391 2069.37 837.803 2958.77 2958.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 0.000128 2048 340 1960 136416 18.0604 14.373 438.296 418.982 889.815 889.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.001024 1024 220 440 14952 0.692768 4.55475 43.435 48.727 48.7833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 6.4e-05 2048 250 5600 290304 35.6577 28.3446 2736.66 837.358 3638.13 3638.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.000128 2048 470 1880 135072 18.1278 14.383 420.281 418.982 871.881 871.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 3.2e-05 4096 500 3760 514048 234.099 133.384 12125.6 3947.36 16445.2 16445.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000512 512 100 200 37376 0.833792 4.54582 26.3004 31.7229 31.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 0.000128 4096 360 6160 121600 37.2422 28.3328 4250.57 838.642 5154.89 5154.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000128 512 150 520 144896 5.35779 3.41514 59.8098 148.896 217.606 217.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 6.4e-05 1024 120 840 272384 24.8505 13.747 389.457 432.372 860.585 860.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 0.000128 4096 370 5400 137216 23.0714 28.3379 3761.99 845.357 4658.83 4658.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 0.000128 2048 340 1960 136704 18.0062 14.338 796.6 423.498 1252.55 1252.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.001024 1024 220 440 15104 0.700416 8.1879 43.8597 52.7896 52.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 6.4e-05 2048 250 5600 291072 35.4881 28.3269 4934.02 851.647 5849.6 5849.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.000128 2048 470 1880 135680 18.0966 14.3932 764.644 419.401 1216.64 1216.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 3.2e-05 4096 500 3760 514048 234.177 133.439 7721.59 3943.84 12033.3 12033.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000512 512 100 200 37248 0.831424 2.99008 26.2307 30.0935 30.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 0.000128 4096 360 6160 120832 37.2039 28.3232 2650.33 835.396 3551.37 3551.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000128 512 150 520 144384 5.34835 3.41197 38.2675 147.481 194.634 194.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 6.4e-05 1024 120 840 270336 24.8757 13.4857 246.726 417.616 702.866 702.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1620 0.000128 4096 370 5400 136960 23.0625 28.3259 2370.35 836.749 3258.57 3258.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 0.000128 2048 340 1960 136192 17.9687 14.3974 501.665 417.766 951.9 951.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.001024 1024 220 440 14976 0.693248 5.11651 43.3518 49.2028 49.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 6.4e-05 2048 250 5600 290816 35.4924 28.2931 2993.16 837.788 3894.85 3894.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.000128 2048 470 1880 135168 18.0122 14.3477 482.823 417.834 933.12 933.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 3.2e-05 4096 500 3760 513024 234.034 133.271 6262.83 3940.13 10570.5 10570.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000512 512 100 200 37248 0.832416 2.47398 26.2797 29.6291 29.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 0.000128 4096 360 6160 121344 37.2202 28.3206 2180.93 837.314 3083.89 3083.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000128 512 150 520 142848 5.35194 3.41053 31.0715 147.405 187.368 187.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 6.4e-05 1024 120 840 270336 24.7271 13.6428 199.796 416.456 654.775 654.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1620 0.000128 4096 370 5400 136704 23.0441 28.3177 1935.42 837.315 2824.18 2824.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 0.000128 2048 340 1960 135936 18.0112 14.4594 407.494 421.082 861.151 861.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.001024 1024 220 440 14976 0.696192 4.23494 43.4852 48.4574 48.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 6.4e-05 2048 250 5600 290304 35.5377 28.3235 2468.7 836.803 3369.48 3369.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.000128 2048 470 1880 135168 18.0692 14.3196 392.113 418.739 843.344 843.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 3.2e-05 4096 500 3760 513792 234.644 133.444 12458.6 3942.94 16770 16770.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000512 512 100 200 37368 0.831872 4.72086 26.2794 31.8746 31.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 0.000128 4096 360 6160 121536 37.3308 28.3911 4384.62 837.71 5288.16 5288.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000128 512 150 520 145152 5.36333 3.41402 62.2925 147.688 218.885 218.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 6.4e-05 1024 120 840 271872 24.9354 13.527 395.82 431.614 866.051 866.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 0.000128 4096 370 5400 137088 23.1289 28.3795 3875.61 842.324 4769.53 4769.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 0.000128 2048 340 1960 136512 18.0661 14.3518 819.646 418.932 1271.1 1271.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.001024 1024 220 440 15048 0.695584 8.18419 42.7207 51.6444 51.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 6.4e-05 2048 250 5600 290880 35.6251 28.3689 5129.34 854.859 6048.3 6048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.000128 2048 470 1880 135648 18.1287 14.3463 787.772 418.928 1239.28 1239.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 3.2e-05 4096 500 3760 513792 234.121 133.532 8070.97 3965.85 12404.8 12405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000512 512 100 200 37296 0.830464 3.0936 26.3027 30.2685 30.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 0.000128 4096 360 6160 121536 37.2716 28.3821 2830.21 838.897 3734.87 3734.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.000128 512 150 520 144000 5.35795 3.41066 39.8189 146.744 195.463 195.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 6.4e-05 1024 120 840 269568 24.9235 13.9762 253.787 417.797 710.645 710.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1620 0.000128 4096 370 5400 137088 23.0777 28.3772 2500.22 838.874 3390.62 3390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 0.000128 2048 340 1960 136512 18.0317 14.3829 528.96 419.523 981 981.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.001024 1024 220 440 14976 0.694112 5.28998 42.4687 48.495 48.5536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 6.4e-05 2048 250 5600 290880 35.4879 28.3247 3302.88 838.515 4205.32 4205.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.000128 2048 470 1880 135360 18.1148 14.3544 506.96 432.949 972.479 972.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 3.2e-05 4096 500 3760 513216 234.823 133.55 7137.09 3944.75 11450.5 11450.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000512 512 100 200 37152 0.831488 2.68698 26.2548 29.8161 29.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 0.000128 4096 360 6160 120960 37.3527 28.3769 2494.67 836.105 3396.62 3396.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000128 512 150 520 143424 5.38758 3.41645 35.0463 145.424 189.404 189.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 6.4e-05 1024 120 840 269568 25.016 15.1278 224.68 417.86 682.841 682.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 0.000128 4096 370 5400 136944 23.1178 28.3898 2211.68 838.425 3101.69 3101.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 0.000128 2048 340 1960 135648 18.0619 14.3851 465.231 418.121 915.905 915.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.001024 1024 220 440 14904 0.692384 4.932 42.3445 48.0126 48.0702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 6.4e-05 2048 250 5600 290304 35.6184 28.3322 2913.82 837.837 3815.73 3815.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.000128 2048 470 1880 134784 18.1248 14.4159 446.59 418.126 897.358 897.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 3.2e-05 4096 500 3760 513792 233.791 133.452 6394.38 3946.01 10707.9 10708.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000512 512 100 200 37152 0.832768 2.46579 26.2881 29.6304 29.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 0.000128 4096 360 6160 120960 37.1606 28.3298 2238.3 835.831 3139.73 3139.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.000128 512 150 520 142848 5.31837 3.40195 31.466 146.758 187.082 187.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 6.4e-05 1024 120 840 267264 24.7494 13.3785 199.13 414.519 651.94 652.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1620 0.000128 4096 370 5400 136512 23.0159 28.3201 1977.75 835.763 2864.93 2865.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 0.000128 2048 340 1960 135936 17.976 14.4172 416.153 417.96 866.616 866.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.001024 1024 220 440 14688 0.691744 4.37814 43.185 48.2991 48.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 6.4e-05 2048 250 5600 290304 35.4857 28.3133 2606.92 838.067 3508.9 3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.000128 2048 470 1880 134784 18.0409 14.3209 399.035 417.965 849.467 849.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 3.2e-05 4096 500 3760 513920 234.293 133.501 11694.5 3948.01 16010.6 16010.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000512 512 100 200 37360 0.829792 4.38627 26.3005 31.5587 31.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 0.000128 4096 360 6160 121600 37.2938 28.3688 4102.9 838.88 5007.55 5007.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000128 512 150 520 145280 5.36512 3.41658 57.9976 148.904 215.812 215.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 6.4e-05 1024 120 840 271360 24.9974 13.5235 368.95 419.342 826.976 827.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 0.000128 4096 370 5400 137120 23.0841 28.379 3622.64 845.601 4519.79 4519.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 0.000128 2048 340 1960 136640 18.03 14.4576 764.35 419.431 1216.38 1216.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.001024 1024 220 440 15040 0.69824 7.73542 43.7941 52.2723 52.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 6.4e-05 2048 250 5600 290880 35.5065 28.3095 4771.36 838.581 5673.87 5673.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.000128 2048 470 1880 135680 18.1146 14.3812 734.306 419.424 1186.33 1186.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 3.2e-05 4096 500 3760 513280 233.915 133.785 8034.77 3949.9 12352.7 12352.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000512 512 100 200 37280 0.83344 3.07386 26.286 30.2352 30.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 0.000128 4096 360 6160 120960 37.1239 28.306 2807.23 835.202 3707.97 3708.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000128 512 150 520 143360 5.33046 3.40874 39.4391 145.941 194.247 194.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 6.4e-05 1024 120 840 271360 24.9374 13.5068 252.616 419.798 711.02 711.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 0.000128 4096 370 5400 136640 23.038 28.3353 2479.42 836.905 3367.77 3367.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 0.000128 2048 340 1960 135680 17.9512 14.334 517.868 417.684 967.94 968.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.001024 1024 220 440 14880 0.6928 5.37789 43.2772 49.3914 49.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 6.4e-05 2048 250 5600 290560 35.4843 28.287 3250.68 838.196 4152.76 4152.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.000128 2048 470 1880 135040 17.9769 14.3364 498.932 422.526 953.875 953.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 3.2e-05 4096 500 3760 512640 234.344 133.593 6707.7 3949.59 11025.5 11025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000512 512 100 200 37200 0.830912 2.57264 26.2733 29.7201 29.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 0.000128 4096 360 6160 120960 37.2166 28.3516 2349.4 835.418 3250.5 3250.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000128 512 150 520 144000 5.36429 3.4145 33.4384 146.438 188.783 188.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 6.4e-05 1024 120 840 268800 25.0303 13.5004 210.771 417.483 666.942 667.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 0.000128 4096 370 5400 136800 23.0884 28.3771 2078.47 837.991 2968 2968.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 0.000128 2048 340 1960 135360 18.0101 14.3585 434.217 417.777 884.463 884.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.001024 1024 220 440 14880 0.6928 4.60282 42.3208 47.6605 47.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 6.4e-05 2048 250 5600 289920 35.5421 28.4849 2723.03 837.335 3624.49 3624.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.000128 2048 470 1880 134400 18.0642 14.3872 417.333 417.781 867.668 867.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 3.2e-05 4096 500 3760 512000 234.726 134.404 6767.77 3979.7 11116.9 11117.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000512 512 100 200 37120 0.831488 2.56362 26.3037 29.7421 29.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 0.000128 4096 360 6160 120320 37.1306 28.2799 2358.5 833.32 3257.33 3257.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000128 512 150 520 140800 5.32778 3.39565 31.7826 143.91 184.546 184.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 6.4e-05 1024 120 840 266240 24.6474 13.3242 205.031 412.844 656.004 656.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1620 0.000128 4096 370 5400 136320 23.0607 28.314 2082.53 836.743 2970.73 2970.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 0.000128 2048 340 1960 134400 17.9716 14.2996 430.163 416.681 879.221 879.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.001024 1024 220 440 14720 0.692416 4.34995 42.123 47.2082 47.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 6.4e-05 2048 250 5600 289280 35.4529 28.2769 2681.83 835.794 3581.46 3581.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.000128 2048 470 1880 134400 17.9755 14.3053 414.944 416.683 864.01 864.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 3.2e-05 4096 500 3760 513792 233.659 133.369 11171.5 3961.59 15500.4 15500.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000512 512 100 200 37344 0.834592 4.20045 26.2829 31.3621 31.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 0.000128 4096 360 6160 121344 37.1997 28.3257 3928.99 836.947 4831.58 4831.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000128 512 150 520 144384 5.35168 3.40992 54.4702 147.478 210.84 210.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 6.4e-05 1024 120 840 271872 24.8123 13.5005 346.492 418.443 803.417 803.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 0.000128 4096 370 5400 137088 23.0362 28.3399 3474.35 838.104 4363.91 4363.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 0.000128 2048 340 1960 136320 17.9931 14.336 724.611 418.546 1175.59 1175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.001024 1024 220 440 15072 0.697216 7.34208 41.6603 49.7422 49.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 6.4e-05 2048 250 5600 290688 35.4483 28.3493 4536.65 837.918 5438.48 5438.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.000128 2048 470 1880 135552 18.0022 14.347 696.923 418.546 1147.92 1148.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 3.2e-05 4096 500 3760 513024 234.064 133.29 7871.03 3940.95 12179.6 12179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000512 512 100 200 37248 0.831552 3.00854 26.2823 30.1661 30.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 0.000128 4096 360 6160 121344 37.2396 28.3368 2763.94 837.334 3666.96 3667.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000128 512 150 520 142848 5.36634 3.40442 38.4958 146.352 193.749 193.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 6.4e-05 1024 120 840 270336 24.7156 13.466 248.188 416.448 702.977 703.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1620 0.000128 4096 370 5400 136704 23.0449 28.3361 2434.96 837.307 3323.72 3323.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 0.000128 2048 340 1960 135936 18.0184 14.4242 512.51 418.735 963.787 963.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.001024 1024 220 440 14976 0.695808 5.24714 42.4284 48.4138 48.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 6.4e-05 2048 250 5600 290304 35.5059 28.267 3204.92 836.803 4105.6 4105.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.000128 2048 470 1880 135168 18.0595 14.345 493.122 418.74 944.37 944.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 3.2e-05 4096 500 3760 513792 233.849 133.441 6495.27 3959.51 10822.4 10822.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000512 512 100 200 37152 0.831488 2.51328 26.2777 29.6643 29.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 0.000128 4096 360 6160 120960 37.174 28.3095 2262.61 835.764 3163.97 3164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000128 512 150 520 142848 5.30915 3.40582 31.7901 145.712 186.347 186.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 6.4e-05 1024 120 840 267264 24.7118 13.3708 202.477 414.51 655.23 655.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1620 0.000128 4096 370 5400 136512 23.0088 28.3208 2008.85 835.743 2896.01 2896.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 0.000128 2048 340 1960 135936 17.9731 14.3419 422.388 417.958 872.764 872.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.001024 1024 220 440 14688 0.694048 4.4625 42.1294 47.3296 47.3843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 6.4e-05 2048 250 5600 290304 35.474 28.3058 2638.08 838.082 3540.06 3540.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.000128 2048 470 1880 134784 18.0348 14.3305 404.888 417.956 855.314 855.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 3.2e-05 4096 500 3760 513024 233.95 133.379 6050.95 3961.22 10379.8 10380
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000512 512 100 200 36864 0.829824 2.42314 26.1519 29.4489 29.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 0.000128 4096 360 6160 119808 37.2559 28.326 2096.12 834.361 2996.17 2996.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000128 512 150 520 141312 5.31661 3.39242 29.8406 146.174 184.849 184.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 6.4e-05 1024 120 840 264192 24.8578 13.3243 187.248 412.64 638.227 638.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1620 0.000128 4096 370 5400 135936 23.0475 28.3169 1861.34 834.343 2747.12 2747.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 0.000128 2048 340 1960 135168 18.0021 14.4151 393.553 417.258 843.329 843.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.001024 1024 220 440 14592 0.692224 4.2168 43.1122 48.0625 48.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 6.4e-05 2048 250 5600 290304 35.4681 28.2746 2473.55 837.45 3374.85 3374.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.000128 2048 470 1880 133632 18.0731 14.3928 377.352 417.261 827.178 827.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 3.2e-05 4096 500 3760 514400 235.091 133.787 11467.6 3960.08 15796.8 15797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000512 512 100 200 37300 0.83008 4.3079 26.276 31.4577 31.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 0.000128 4096 360 6160 121200 37.4868 28.4142 4017.28 838.056 4921.35 4921.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000128 512 150 520 144800 5.39443 3.42698 56.8308 148.745 214.525 214.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 6.4e-05 1024 120 840 272000 24.9265 13.5373 363.503 419.179 821.306 821.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 0.000128 4096 370 5400 137000 23.2284 28.4118 3559.52 838.045 4449.29 4449.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 0.000128 2048 340 1960 136400 18.1279 14.3688 751.039 419.104 1202.74 1202.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.001024 1024 220 440 15000 0.698368 7.6631 43.6881 52.0898 52.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 6.4e-05 2048 250 5600 290800 35.7358 28.382 4706.82 839.199 5610.24 5610.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.000128 2048 470 1880 135600 18.1664 14.3831 723.472 419.108 1175.23 1175.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 3.2e-05 4096 500 3760 513600 234.793 133.617 7783.74 3941.88 12094.3 12094.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000512 512 100 200 37200 0.829216 2.93277 26.2576 30.0628 30.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 0.000128 4096 360 6160 120800 37.4114 28.3853 2712.85 838.02 3616.77 3616.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000128 512 150 520 144000 5.35786 3.41846 38.4116 146.493 193.809 193.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 6.4e-05 1024 120 840 268800 24.9897 13.4922 244.328 416.686 699.653 699.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 0.000128 4096 370 5400 136800 23.1465 28.3832 2405.05 838.002 3294.66 3294.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 0.000128 2048 340 1960 136000 18.1048 14.4097 506.952 419.074 958.644 958.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.001024 1024 220 440 14800 0.69104 4.99098 43.3398 49.0642 49.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 6.4e-05 2048 250 5600 290400 35.5865 28.3435 3178.03 837.471 4079.54 4079.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.000128 2048 470 1880 135200 18.1703 14.4681 488.883 419.257 940.88 940.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 3.2e-05 4096 500 3760 513600 235.009 133.668 6996.04 3960.82 11325.8 11326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000512 512 100 200 36900 0.825344 2.66864 26.1198 29.6577 29.7149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 0.000128 4096 360 6160 120000 37.3485 28.3505 2422.53 831.984 3320.32 3320.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000128 512 150 520 141600 5.33216 3.4055 33.2831 144.779 186.929 187.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 6.4e-05 1024 120 840 268800 25.3013 13.5317 212.889 418.904 670.789 670.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 0.000128 4096 370 5400 136200 23.1731 28.4385 2154.52 835.192 3041.4 3041.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 0.000128 2048 340 1960 134400 18.0697 14.3475 437.789 416.066 886.379 886.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.001024 1024 220 440 14700 0.691456 4.34474 41.9743 47.0545 47.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 6.4e-05 2048 250 5600 290400 35.7003 28.3566 2774.46 837.613 3676.24 3676.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.000128 2048 470 1880 134400 18.0693 14.4364 423.294 416.064 871.963 872.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 3.2e-05 4096 500 3760 512000 234.602 134.201 6194.75 3970.78 10534.6 10534.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000512 512 100 200 36800 0.82944 2.34678 26.1222 29.3397 29.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 0.000128 4096 360 6160 120000 37.2585 28.344 2152.36 834.806 3052.88 3052.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000128 512 150 520 140800 5.3377 3.39725 30.3256 146.233 185.419 185.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 6.4e-05 1024 120 840 262400 25.0252 13.7074 191.361 412.674 642.927 643.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 0.000128 4096 370 5400 136000 23.0625 28.3544 1908.86 834.788 2795.14 2795.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 0.000128 2048 340 1960 134400 18.0534 14.3769 402.176 417.478 852.187 852.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.001024 1024 220 440 14400 0.684032 4.05088 42.879 47.6562 47.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 6.4e-05 2048 250 5600 289600 35.5678 28.3365 2526.69 838.018 3428.72 3428.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.000128 2048 470 1880 134400 18.0616 14.3535 388.358 417.476 838.349 838.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 3.2e-05 4096 500 3744 514048 233.904 133.445 9477.14 3954.16 13798.9 13799.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1630 0.000512 512 100 192 37504 0.83456 6.28736 26.3347 33.5008 33.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 0.000128 4096 360 6144 122112 37.162 28.3397 3330.54 838.45 4234.6 4234.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.000128 512 150 528 144384 5.36438 3.40992 48.3829 146.85 204.135 204.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 6.4e-05 1024 120 864 271872 24.8674 13.5033 297.341 419.34 755.21 755.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1620 0.000128 4096 370 5376 137216 23.0236 28.3351 2937.28 838.435 3827.15 3827.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 0.000128 2048 340 1968 136576 18.0038 14.3611 621.319 419.296 1073.1 1073.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 940 0.001024 1024 220 432 15200 0.700192 10.4838 42.9572 54.186 54.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 6.4e-05 2048 250 5616 291200 35.4836 28.4554 3877.71 838.863 4780.62 4780.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.000128 2048 470 1872 135296 18.0892 14.3357 600.452 419.305 1052.29 1052.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 3.2e-05 4096 500 3744 513536 234.342 133.598 6036.36 3965.31 10369.9 10370.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1630 0.000512 512 100 192 37440 0.831488 6.31373 26.2836 33.4715 33.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 0.000128 4096 360 6144 122112 37.2135 28.3423 2117.93 838.126 3021.71 3021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.000128 512 150 528 144384 5.36781 3.41504 31.0806 146.835 186.826 186.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 6.4e-05 1024 120 864 271360 24.9346 13.4973 193.127 419.068 650.79 650.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1620 0.000128 4096 370 5376 137216 23.0531 28.3392 1866.4 838.114 2755.98 2756.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 0.000128 2048 340 1968 136448 18.0347 14.3623 397.122 419.116 848.753 848.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 940 0.001024 1024 220 432 15168 0.694272 10.4447 42.5605 53.741 53.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 6.4e-05 2048 250 5616 291072 35.5002 28.302 2482.96 837.932 3384.79 3384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 0.000128 2048 470 1872 135168 18.115 14.3464 381.698 419.265 833.527 833.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 3.2e-05 4096 500 3744 513024 233.903 133.651 4994.12 3947.5 9309.44 9309.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 0.000512 512 100 192 37440 0.833536 6.28531 26.3044 33.4652 33.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1210 0.000128 4096 360 6144 121728 37.1585 28.3242 1750.41 836.895 2652.89 2652.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.000128 512 150 528 143616 5.3712 3.40992 25.6804 148.352 182.938 183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 6.4e-05 1024 120 864 270336 24.9759 13.5004 158.421 418.516 615.567 615.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1620 0.000128 4096 370 5376 137088 23.0339 28.3418 1546.11 837.892 2435.45 2435.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 0.000128 2048 340 1968 136320 17.9722 14.336 328.394 418.482 779.298 779.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 940 0.001024 1024 220 432 15072 0.69632 10.5001 43.5158 54.7532 54.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1780 6.4e-05 2048 250 5616 290688 35.4533 28.2827 2051.21 837.725 2952.77 2952.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1780 0.000128 2048 470 1872 134784 18.0565 14.3299 316.233 418.483 767.202 767.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 3.2e-05 4096 500 3744 514240 235.168 133.646 9164.98 3945.37 13479.4 13479.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.000512 512 100 192 37480 0.835104 3.24275 26.2819 30.4014 30.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 0.000128 4096 360 6144 122080 37.3863 28.4017 3217.37 837.663 4120.93 4121.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.000128 512 150 528 144320 5.3975 3.41606 46.4005 148.533 203.876 203.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 6.4e-05 1024 120 864 271360 25.0531 13.525 289.303 419.01 747.05 747.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1620 0.000128 4096 370 5376 137200 23.169 28.3853 2840.42 837.642 3729.7 3729.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 0.000128 2048 340 1968 136640 18.0926 14.4614 600.789 419.015 1052.46 1052.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 940 0.001024 1024 220 432 15200 0.700416 10.0598 42.9765 53.78 53.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 6.4e-05 2048 250 5616 291040 35.6784 28.3883 3771.57 837.718 4673.46 4673.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.000128 2048 470 1872 135200 18.1827 14.3733 579.533 418.91 1031.1 1031.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 3.2e-05 4096 500 3744 513920 234.207 133.504 5975.96 3960.79 10304.8 10305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 0.000512 512 100 192 37440 0.834144 2.17642 26.3185 29.3721 29.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 0.000128 4096 360 6144 121920 37.2603 28.3684 2091.06 838.819 2995.61 2995.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.000128 512 150 528 144000 5.37946 3.4175 30.4685 146.942 186.336 186.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 6.4e-05 1024 120 864 271360 24.9901 13.5156 189.247 419.395 647.307 647.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1620 0.000128 4096 370 5376 137120 23.1003 28.3759 1845.65 838.806 2736.01 2736.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 0.000128 2048 340 1968 136640 18.0246 14.3677 392.849 419.602 844.949 845.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 940 0.001024 1024 220 432 15120 0.694784 9.57315 42.4642 52.7765 52.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 6.4e-05 2048 250 5616 290880 35.5234 28.3013 2448.92 838.585 3351.44 3351.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.000128 2048 470 1872 135040 18.128 14.3846 376.881 419.596 829.096 829.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 3.2e-05 4096 500 3744 512640 235.202 133.652 4884.5 3945.45 9199.09 9199.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1630 0.000512 512 100 192 37320 0.832032 5.45037 26.2353 32.5605 32.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 0.000128 4096 360 6144 121920 37.3378 28.3866 1721.74 837.516 2625.08 2625.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.000128 512 150 528 143040 5.38634 3.42099 25.3053 147.609 181.852 181.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 6.4e-05 1024 120 864 268800 25.1067 13.5045 155.773 417.349 611.887 612.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1620 0.000128 4096 370 5376 137040 23.1157 28.3862 1519.33 837.499 2408.41 2408.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 0.000128 2048 340 1968 136320 18.0796 14.3714 324.519 418.774 775.858 775.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 940 0.001024 1024 220 432 15120 0.69632 9.96352 43.7486 54.4502 54.5051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 6.4e-05 2048 250 5616 290400 35.6214 28.3588 2018.02 837.178 2919.29 2919.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.000128 2048 470 1872 134880 18.138 14.4366 311.975 418.777 763.428 763.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 3.2e-05 4096 500 3744 513792 234.37 133.657 12678.6 3950.17 16997.1 16997.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000512 512 100 192 37488 0.835392 4.47251 26.3231 31.674 31.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 0.000128 4096 360 6144 121920 37.241 28.3542 4422.69 838.302 5326.69 5326.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000128 512 150 528 144000 5.37398 3.41402 64.2074 147.601 220.725 220.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 6.4e-05 1024 120 864 271104 24.8973 13.5105 408.025 418.788 865.376 865.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1620 0.000128 4096 370 5376 137280 23.0953 28.3771 3927.4 838.789 4817.74 4817.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 0.000128 2048 340 1968 136512 18.0117 14.3562 837.45 419.223 1289.14 1289.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.001024 1024 220 432 15168 0.70032 8.37632 42.7818 51.9034 51.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 6.4e-05 2048 250 5616 291072 35.523 28.4099 5246.58 838.775 6149.4 6149.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.000128 2048 470 1872 135168 18.0781 14.463 807.485 419.548 1259.68 1259.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 3.2e-05 4096 500 3744 513024 233.904 133.672 7976.53 3962.45 12306.8 12307.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000512 512 100 192 37440 0.834016 2.86298 26.3249 30.0649 30.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 0.000128 4096 360 6144 121728 37.139 28.3392 2788.13 837.407 3691.13 3691.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.000128 512 150 528 143616 5.37206 3.40992 41.0284 147.683 197.624 197.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 6.4e-05 1024 120 864 270336 24.9888 13.5197 253.675 418.679 711.016 711.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1620 0.000128 4096 370 5376 137088 23.0204 28.3256 2463.03 838.425 3352.88 3352.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 0.000128 2048 340 1968 136320 17.9663 14.3396 524.828 418.779 976.012 976.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.001024 1024 220 432 15072 0.690976 5.15942 43.3933 49.2853 49.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 6.4e-05 2048 250 5616 290688 35.4549 28.3191 3271.26 838.177 4173.32 4173.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.000128 2048 470 1872 134784 18.0523 14.3378 503.774 418.775 955.045 955.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 3.2e-05 4096 500 3744 512640 234.393 133.897 6460.13 3969.95 10798.7 10798.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.000512 512 100 192 37296 0.830784 2.43069 26.2593 29.5636 29.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 0.000128 4096 360 6144 121536 37.2578 28.3785 2262.79 838.922 3167.46 3167.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.000128 512 150 528 142848 5.36893 3.41274 33.6166 146.727 189.255 189.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 6.4e-05 1024 120 864 269568 24.9257 13.4902 206.693 417.779 663.046 663.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1620 0.000128 4096 370 5376 137088 23.0848 28.3667 2002.94 838.929 2893.39 2893.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 0.000128 2048 340 1968 136512 18.0241 14.3568 427.915 419.478 879.876 879.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 940 0.001024 1024 220 432 14976 0.69296 14.6032 43.493 58.8318 58.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 6.4e-05 2048 250 5616 290880 35.4913 28.3665 2662.87 838.557 3565.4 3565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.000128 2048 470 1872 134784 18.1434 14.3751 409.85 419.478 861.952 862.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 3.2e-05 4096 500 3744 511488 234.338 133.844 5436.86 3952.93 9758.27 9758.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 0.000512 512 100 192 37248 0.830336 2.06285 26.2603 29.1981 29.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 0.000128 4096 360 6144 121344 37.2115 28.3259 1905.8 838.226 2809.67 2809.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.000128 512 150 528 142848 5.36326 3.40378 28.5023 146.44 183.838 183.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 6.4e-05 1024 120 864 267264 25.0266 13.4468 173.448 416.833 628.913 629.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1620 0.000128 4096 370 5376 136704 23.0506 28.3242 1683.46 838.221 2573.14 2573.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 0.000128 2048 340 1968 135936 18.0066 14.338 359.59 419.137 811.18 811.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 940 0.001024 1024 220 432 14976 0.693696 13.8076 43.4665 58.0094 58.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 6.4e-05 2048 250 5616 290304 35.5404 28.3352 2249.26 837.73 3150.97 3151.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.000128 2048 470 1872 134400 18.0885 14.334 346.55 419.13 798.208 798.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 3.2e-05 4096 500 3744 513408 235.234 133.788 11682.1 3963.98 16015.4 16015.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000512 512 100 192 37464 0.831872 4.29654 26.3169 31.4887 31.5432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 0.000128 4096 360 6144 122080 37.326 28.381 4106.67 838.601 5011.08 5011.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000128 512 150 528 143808 5.38874 3.41402 59.5694 147.484 215.988 216.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 6.4e-05 1024 120 864 270592 25.033 13.5208 377.078 418.713 834.502 834.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1620 0.000128 4096 370 5376 137200 23.147 28.3933 3622.67 838.578 4512.87 4512.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 0.000128 2048 340 1968 136416 18.0771 14.3885 775.009 419.378 1226.96 1227.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.001024 1024 220 432 15176 0.694272 7.73242 43.8388 52.3062 52.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 6.4e-05 2048 250 5616 290976 35.6308 28.653 4842.84 838.543 5745.77 5745.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.000128 2048 470 1872 135072 18.1711 14.3595 744.697 419.373 1196.7 1196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 3.2e-05 4096 500 3744 513408 234.479 133.711 7404.92 3968.97 11742.3 11742.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000512 512 100 192 37408 0.83712 2.77331 26.315 29.9683 30.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 0.000128 4096 360 6144 121856 37.1827 28.3791 2590.04 837.704 3493.41 3493.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000128 512 150 528 143360 5.384 3.4079 39.0604 146.665 194.645 194.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 6.4e-05 1024 120 864 270592 24.9891 13.5066 237.602 418.785 695.036 695.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1620 0.000128 4096 370 5376 137088 23.081 28.3719 2286.35 838.884 3176.76 3176.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 0.000128 2048 340 1968 136192 18.0064 14.3582 486.958 418.916 938.339 938.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.001024 1024 220 432 15120 0.694208 4.89632 42.4324 48.063 48.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 6.4e-05 2048 250 5616 290752 35.5164 28.3926 3046.54 838.595 3949.15 3949.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.000128 2048 470 1872 134848 18.0637 14.3606 468.203 419.021 919.749 919.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 3.2e-05 4096 500 3744 512064 235.059 133.777 6082.2 3965.34 10416.6 10416.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000512 512 100 192 37296 0.831872 2.36134 26.2719 29.509 29.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 0.000128 4096 360 6144 121632 37.3596 28.386 2130.25 837.819 3033.92 3034.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.000128 512 150 528 143808 5.39632 3.41526 31.9863 146.674 187.602 187.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 6.4e-05 1024 120 864 268800 25.2653 13.5803 193.893 418.776 651.667 651.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1620 0.000128 4096 370 5376 136752 23.1342 28.3896 1877.9 837.813 2767.32 2767.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 0.000128 2048 340 1968 135744 18.1001 14.3645 399.511 418.98 851.058 851.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.001024 1024 220 432 14952 0.694464 4.01075 43.3289 48.0781 48.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 6.4e-05 2048 250 5616 290304 35.6516 28.4081 2500.11 837.37 3401.65 3401.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.000128 2048 470 1872 134400 18.1291 14.3581 384.215 418.979 835.783 835.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 3.2e-05 4096 500 3744 512512 233.786 133.275 5500.9 3959.31 9827.55 9827.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000512 512 100 192 37184 0.833536 2.04854 26.2411 29.1659 29.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 0.000128 4096 360 6144 121856 37.1765 28.3254 1928.99 838.293 2832.89 2832.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.000128 512 150 528 143360 5.38237 3.41251 28.7959 146.78 184.5 184.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 6.4e-05 1024 120 864 268800 25.1441 13.8651 174.928 418.938 633.034 633.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1620 0.000128 4096 370 5376 136640 23.0219 28.3184 1699.44 838.282 2589.14 2589.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 0.000128 2048 340 1968 136192 17.9781 14.349 362.748 419.402 814.582 814.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 940 0.001024 1024 220 432 15008 0.698176 12.6352 42.4315 55.8081 55.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 6.4e-05 2048 250 5616 290304 35.4652 28.3711 2257.8 837.678 3159.43 3159.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.000128 2048 470 1872 134400 18.0669 14.4777 347.538 419.222 799.407 799.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 3.2e-05 4096 500 3744 513536 234.301 133.617 11328.2 3950.17 15646.6 15646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000512 512 100 192 37440 0.83216 4.18662 26.2989 31.362 31.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 0.000128 4096 360 6144 122112 37.2057 28.3459 3955.43 838.639 4859.73 4859.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000128 512 150 528 144384 5.36861 3.41088 59.1932 147.642 215.742 215.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 6.4e-05 1024 120 864 271360 24.9555 13.4964 365.01 419.527 823.147 823.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1620 0.000128 4096 370 5376 137216 23.0668 28.3443 3501.79 838.62 4391.9 4391.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 0.000128 2048 340 1968 136448 18.0233 14.3544 751.568 419.482 1203.53 1203.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.001024 1024 220 432 15168 0.698336 7.56736 42.8743 51.1834 51.2363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 6.4e-05 2048 250 5616 291072 35.5077 28.2849 4562.74 838.63 5465.27 5465.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.000128 2048 470 1872 135168 18.1149 14.3355 721.315 419.389 1173.26 1173.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 3.2e-05 4096 500 3744 513024 234.502 133.788 7316.37 3950.55 11635.5 11635.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000512 512 100 192 37376 0.833856 2.75344 26.2798 29.9128 29.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 0.000128 4096 360 6144 121344 37.1323 28.3263 2515.47 835.72 3416.76 3416.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000128 512 150 528 143360 5.3737 3.40992 37.7716 147.306 193.989 194.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 6.4e-05 1024 120 864 270336 24.8727 13.4865 234.512 417.739 690.767 690.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1620 0.000128 4096 370 5376 136960 23.0687 28.3338 2243.49 837 3131.97 3132.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 0.000128 2048 340 1968 135680 17.9939 14.3786 477.735 427.935 938.149 938.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.001024 1024 220 432 15104 0.695808 4.86134 43.4239 49.0229 49.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 6.4e-05 2048 250 5616 290816 35.4644 28.3022 2880.7 838.029 3782.6 3782.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.000128 2048 470 1872 134656 18.0652 14.4164 462.137 417.897 912.619 912.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 3.2e-05 4096 500 3744 511488 234.323 133.845 6101.74 3951.67 10421.9 10422.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000512 512 100 192 37248 0.832352 2.31795 26.2607 29.4522 29.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 0.000128 4096 360 6144 121344 37.2066 28.3218 2099.36 838.038 3003.03 3003.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000128 512 150 528 142848 5.35414 3.40678 31.576 146.233 186.698 186.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 6.4e-05 1024 120 864 267264 25.0105 13.6489 195.994 416.792 651.597 651.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1620 0.000128 4096 370 5376 136704 23.0595 28.3242 1873.05 838.024 2762.53 2762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 0.000128 2048 340 1968 135936 18.0036 14.4896 401.128 419.085 852.809 852.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.001024 1024 220 432 14976 0.694016 4.2025 42.3412 47.2811 47.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 6.4e-05 2048 250 5616 290304 35.5352 28.3748 2348.33 837.508 3249.85 3249.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.000128 2048 470 1872 134400 18.0879 14.4282 385.162 419.236 837.015 837.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 3.2e-05 4096 500 3744 512000 234.569 134.228 5389.05 4012.9 9771.02 9771.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000512 512 100 192 37120 0.828832 2.04867 26.454 29.3718 29.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 0.000128 4096 360 6144 120832 37.2788 28.3178 1844.91 844.547 2755.16 2755.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.000128 512 150 528 143360 5.37546 3.41635 28.0065 147.387 184.312 184.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 6.4e-05 1024 120 864 270336 24.8943 13.4861 173.732 421.995 634.258 634.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1620 0.000128 4096 370 5376 136704 23.059 28.3247 1650.9 844.524 2546.88 2546.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 0.000128 2048 340 1968 135168 18.0532 14.3808 351.676 422.325 806.536 806.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.001024 1024 220 432 14848 0.692224 3.61472 42.4476 46.7956 46.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 6.4e-05 2048 250 5616 289792 35.46 28.3298 2064.8 843.844 2972.54 2972.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.000128 2048 470 1872 134144 18.097 14.3237 339.875 422.325 794.719 794.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 3.2e-05 4096 500 3744 513216 234.997 133.652 11255.7 3949.61 15574.3 15574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000512 512 100 192 37440 0.833568 4.07594 26.3368 31.2893 31.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 0.000128 4096 360 6144 121824 37.344 28.3897 3961.27 838.434 4865.54 4865.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000128 512 150 528 144000 5.39021 3.41731 58.1568 148.666 215.762 215.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 6.4e-05 1024 120 864 270720 25.1215 13.5268 350.807 419.308 808.922 809.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1620 0.000128 4096 370 5376 137088 23.1184 28.3791 3503.8 838.417 4393.79 4393.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 0.000128 2048 340 1968 136512 18.0578 14.378 740.663 419.29 1192.49 1192.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.001024 1024 220 432 15120 0.696832 7.3257 43.7899 51.8548 51.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 6.4e-05 2048 250 5616 290880 35.6403 28.33 4618.67 838.329 5521.08 5521.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.000128 2048 470 1872 135072 18.1594 14.3461 711.014 419.295 1162.92 1163.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 3.2e-05 4096 500 3744 512640 234.468 133.91 7747.86 3954.09 12070.6 12070.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000512 512 100 192 37296 0.833856 2.85693 26.2595 29.9939 30.0483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 0.000128 4096 360 6144 121536 37.2658 28.3739 2715.53 838.805 3620.08 3620.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000128 512 150 528 142848 5.37786 3.40992 39.6977 146.531 195.142 195.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 6.4e-05 1024 120 864 269568 24.9104 13.4918 244.535 417.753 700.847 700.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1620 0.000128 4096 370 5376 137088 23.0843 28.3651 2401.84 838.783 3292.15 3292.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 0.000128 2048 340 1968 136512 18.0242 14.3764 508.353 419.475 960.329 960.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.001024 1024 220 432 14976 0.692512 5.02784 42.3561 48.1195 48.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 6.4e-05 2048 250 5616 290880 35.4972 28.3135 3169.9 838.402 4072.22 4072.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.000128 2048 470 1872 134784 18.1301 14.4917 487.18 419.482 939.386 939.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 3.2e-05 4096 500 3744 511488 235.245 134.146 6560.05 3968.45 10898.2 10898.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000512 512 100 192 37152 0.828064 2.47603 26.1853 29.5309 29.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 0.000128 4096 360 6144 120960 37.3535 28.3814 2296.63 835.405 3197.88 3197.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000128 512 150 528 143424 5.38931 3.41811 34.1232 147.276 190.336 190.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 6.4e-05 1024 120 864 269568 25.0102 13.5057 208.484 417.501 664.654 664.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1620 0.000128 4096 370 5376 136944 23.1117 28.3849 2037.16 837.708 2926.45 2926.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 0.000128 2048 340 1968 135648 18.0391 14.4528 430.223 417.772 880.585 880.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.001024 1024 220 432 14904 0.69232 4.56909 43.2732 48.5797 48.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 6.4e-05 2048 250 5616 290304 35.6 28.3981 2688.63 837.137 3589.87 3589.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.000128 2048 470 1872 133920 18.1436 14.4143 412.125 417.774 862.559 862.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 3.2e-05 4096 500 3744 511488 234.51 134.314 6581.19 3975.71 10926 10926.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000512 512 100 192 37152 0.831744 2.45923 26.241 29.5756 29.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 0.000128 4096 360 6144 120960 37.1346 28.3136 2304.63 835.911 3206.1 3206.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000128 512 150 528 140544 5.36832 3.39968 33.0092 145.524 187.429 187.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 6.4e-05 1024 120 864 267264 24.7233 13.3727 206.881 414.569 659.704 659.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1620 0.000128 4096 370 5376 136512 23.0195 28.322 2037.74 835.895 2925.05 2925.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 0.000128 2048 340 1968 135936 17.9809 14.465 434.13 418.025 884.698 884.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.001024 1024 220 432 14688 0.688128 4.25795 42.0328 47.0221 47.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 6.4e-05 2048 250 5616 290304 35.4691 28.3683 2702.72 838.214 3604.87 3604.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.000128 2048 470 1872 133632 18.0898 14.3268 414.542 418.023 865.08 865.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 3.2e-05 4096 500 3744 513920 234.234 133.507 11173.6 3948.44 15490 15490.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000512 512 100 192 37440 0.83712 4.05837 26.3168 31.2541 31.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 0.000128 4096 360 6144 121920 37.2634 28.3722 3935.99 838.806 4840.54 4840.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000128 512 150 528 144000 5.38221 3.41402 56.7087 148.713 214.349 214.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 6.4e-05 1024 120 864 271360 24.9634 13.5741 346.794 419.513 805.001 805.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1620 0.000128 4096 370 5376 137120 23.083 28.3769 3465.59 838.797 4355.92 4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 0.000128 2048 340 1968 136640 18.02 14.3733 727.661 419.59 1179.74 1179.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.001024 1024 220 432 15120 0.698368 7.36144 43.7973 51.9006 51.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 6.4e-05 2048 250 5616 290880 35.4996 28.3279 4553.53 838.734 5456.2 5456.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.000128 2048 470 1872 135040 18.1301 14.3988 699.806 419.482 1151.92 1152.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 3.2e-05 4096 500 3744 513280 233.915 133.787 7923.48 3971.12 12262.6 12262.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000512 512 100 192 37280 0.82944 2.84195 26.2588 29.9721 30.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 0.000128 4096 360 6144 120960 37.1209 28.3164 2757.16 835.796 3658.5 3658.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000128 512 150 528 142080 5.34528 3.40736 40.1561 145.814 194.848 194.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 6.4e-05 1024 120 864 271360 24.9494 13.6537 252.341 419.5 710.596 710.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1620 0.000128 4096 370 5376 136640 23.0318 28.3295 2440.74 837.507 3329.68 3329.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 0.000128 2048 340 1968 135680 17.9498 14.3585 517.232 417.966 967.604 967.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.001024 1024 220 432 15040 0.696416 5.24461 42.3494 48.3341 48.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 6.4e-05 2048 250 5616 290560 35.4673 28.4577 3237.57 838.787 4140.39 4140.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.000128 2048 470 1872 134400 18.0229 14.4859 497.24 418.073 947.919 948.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 3.2e-05 4096 500 3744 512640 234.373 133.582 6543.43 3947.46 10859.1 10859.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000512 512 100 192 37200 0.830848 2.51229 26.2409 29.6256 29.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 0.000128 4096 360 6144 120960 37.2231 28.3519 2280.92 835.663 3182.26 3182.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000128 512 150 528 142080 5.40454 3.41197 33.3685 146.253 188.568 188.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 6.4e-05 1024 120 864 268800 25.0452 13.5598 206.632 417.613 663.007 663.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1620 0.000128 4096 370 5376 136800 23.0825 28.378 2024.7 838.232 2914.47 2914.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 0.000128 2048 340 1968 135360 18.0279 14.3527 425.631 417.903 876.031 876.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.001024 1024 220 432 14880 0.69328 4.46928 42.2215 47.4276 47.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 6.4e-05 2048 250 5616 289920 35.5404 28.3228 2660.69 837.588 3562.25 3562.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.000128 2048 470 1872 134400 18.0676 14.4948 410.154 417.904 860.724 860.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 3.2e-05 4096 500 3744 512000 234.721 134.375 6049.33 3973.66 10392.4 10392.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000512 512 100 192 37120 0.83216 2.18522 26.2567 29.321 29.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 0.000128 4096 360 6144 120320 37.1294 28.278 2097.63 833.219 2996.36 2996.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000128 512 150 528 140800 5.32134 3.39558 31.0416 145.807 185.695 185.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 6.4e-05 1024 120 864 266240 24.662 13.3772 190.692 412.845 641.735 641.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1620 0.000128 4096 370 5376 136320 23.0687 28.3133 1863.13 836.634 2751.22 2751.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 0.000128 2048 340 1968 134400 17.9702 14.4549 393.757 416.678 842.962 843.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 0.001024 1024 220 432 14720 0.687936 4.21622 43.0727 48.0191 48.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 6.4e-05 2048 250 5616 289280 35.4386 28.2562 2472.25 835.78 3371.83 3371.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.000128 2048 470 1872 133120 18.0447 14.3026 378.316 416.677 827.442 827.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 3.2e-05 4096 500 3750 514304 233.791 133.367 9943.59 3958.32 14269.4 14269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1630 0.000512 512 100 200 37440 0.833632 6.26278 26.3055 33.4475 33.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 0.000128 4096 360 6150 121600 37.1699 28.3356 3496.69 838.088 4400.4 4400.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.000128 512 150 550 144128 5.36918 3.40864 50.2322 146.674 205.817 205.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 6.4e-05 1024 120 850 272384 24.822 14.4413 310.106 419.13 768.659 768.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1620 0.000128 4096 370 5400 137216 23.0346 28.3402 3085.71 838.098 3975.26 3975.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 0.000128 2048 340 1950 137216 17.9566 14.3483 648.174 419.054 1099.66 1099.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 940 0.001024 1024 220 450 15008 0.700384 11.2558 43.9856 55.9859 56.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 6.4e-05 2048 250 5600 291072 35.4784 28.3041 4064.76 838.339 4966.99 4967.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.000128 2048 470 1850 135808 18.0405 14.338 623.255 419.069 1074.81 1074.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 3.2e-05 4096 500 3750 514048 234.194 133.4 6299.42 3944.94 10612.2 10612.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1630 0.000512 512 100 200 37376 0.830144 6.24435 26.2821 33.3995 33.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 0.000128 4096 360 6150 121600 37.2516 28.3527 2210.48 838.216 3114.4 3114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.000128 512 150 550 143872 5.38064 3.41213 32.7433 147.794 189.461 189.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 6.4e-05 1024 120 850 272384 24.8612 13.5131 200.967 419.079 658.579 658.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1620 0.000128 4096 370 5400 137216 23.0851 28.3411 1954.67 838.305 2844.48 2844.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 0.000128 2048 340 1950 137216 17.9738 14.4377 409.942 419.135 861.609 861.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 940 0.001024 1024 220 450 14976 0.69632 11.183 42.7455 54.6679 54.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 6.4e-05 2048 250 5600 290816 35.5153 28.3445 2576.65 838.145 3478.76 3478.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 0.000128 2048 470 1850 135680 18.0855 14.3647 393.075 419.14 844.764 844.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 3.2e-05 4096 500 3750 513792 233.666 133.365 5160.76 3963.48 9491.55 9491.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 0.000512 512 100 200 37344 0.833536 6.2976 26.2836 33.4594 33.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1210 0.000128 4096 360 6150 121344 37.207 28.3238 1810.71 836.96 2713.31 2713.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.000128 512 150 550 143616 5.37482 3.4161 26.9507 147.333 183.209 183.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 6.4e-05 1024 120 850 271872 24.8132 13.4863 164.238 418.45 621.146 621.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1620 0.000128 4096 370 5400 137088 23.039 28.3361 1601.33 837.974 2490.76 2490.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 0.000128 2048 340 1950 136704 17.9496 14.3585 336.219 418.555 787.207 787.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 940 0.001024 1024 220 450 14880 0.69456 11.112 42.586 54.4379 54.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 6.4e-05 2048 250 5600 290688 35.4637 28.3398 2113.94 837.849 3015.7 3015.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 0.000128 2048 470 1850 135552 18.032 14.3585 323.245 418.543 774.282 774.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 3.2e-05 4096 500 3750 514240 235.159 133.679 9207.58 3962.25 13538.9 13539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.000512 512 100 200 37440 0.83376 3.43446 26.3112 30.6212 30.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 0.000128 4096 360 6150 121600 37.4043 28.3958 3232.02 838.009 4135.94 4136.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.000128 512 150 550 144320 5.40102 3.42016 47.2387 148.917 205.103 205.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 6.4e-05 1024 120 850 272640 24.904 13.5272 291.582 419.111 749.286 749.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1620 0.000128 4096 370 5400 137200 23.1688 28.3898 2857.11 838.003 3746.75 3746.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 0.000128 2048 340 1950 137120 18.0504 14.424 600.342 419.082 1052 1052.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 940 0.001024 1024 220 450 15000 0.698368 9.99827 44.102 54.8415 54.8985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 6.4e-05 2048 250 5600 291040 35.6886 28.3427 3780.34 838.007 4682.49 4682.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.000128 2048 470 1850 135840 18.1466 14.3998 576.282 419.075 1028.01 1028.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 3.2e-05 4096 500 3750 513920 234.383 133.508 5908.67 3966.18 10243 10243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 0.000512 512 100 200 37360 0.832992 2.25792 26.3001 29.4337 29.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 0.000128 4096 360 6150 121600 37.2851 28.3692 2074.91 838.794 2979.47 2979.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.000128 512 150 550 144000 5.38205 3.41776 30.5409 147.839 187.311 187.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 6.4e-05 1024 120 850 272640 24.8447 13.5172 187.024 419.498 645.046 645.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1620 0.000128 4096 370 5400 137120 23.1083 28.374 1833.34 838.795 2723.7 2723.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 0.000128 2048 340 1950 136960 18.0197 14.3524 383.22 419.539 835.234 835.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 940 0.001024 1024 220 450 14960 0.7008 9.96093 29.1809 39.8865 39.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 6.4e-05 2048 250 5600 290880 35.52 28.3832 2422.38 838.707 3325.1 3325.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.000128 2048 470 1850 135680 18.1055 14.3909 369.267 419.48 821.346 821.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 3.2e-05 4096 500 3750 512640 235.112 133.661 4914.8 3948.64 9232.48 9232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1630 0.000512 512 100 200 37320 0.82944 5.61818 26.2952 32.7885 32.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 0.000128 4096 360 6150 121440 37.3511 28.3885 1731.01 838.14 2635 2635.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.000128 512 150 550 143040 5.39162 3.4183 25.5919 146.671 181.202 181.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 6.4e-05 1024 120 850 270720 24.8909 13.5069 157.345 417.685 613.585 613.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1620 0.000128 4096 370 5400 137040 23.1207 28.3853 1533.26 838.144 2422.99 2423.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 0.000128 2048 340 1950 136800 18.0358 14.3974 322.996 419.105 774.65 774.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 940 0.001024 1024 220 450 14880 0.694784 10.0436 42.6325 53.416 53.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 6.4e-05 2048 250 5600 290400 35.61 28.3464 2025.13 837.918 2927.11 2927.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.000128 2048 470 1850 135360 18.1312 14.3564 309.874 419.103 761.563 761.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 3.2e-05 4096 500 3750 513280 233.958 133.8 4245.65 3966.49 8580.17 8580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1630 0.000512 512 100 200 37280 0.832928 5.6279 26.3025 32.8061 32.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 0.000128 4096 360 6150 120960 37.1436 28.3236 1486.13 836.047 2387.74 2387.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.000128 512 150 550 142080 5.35469 3.40582 22.0751 146.052 177.017 177.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 6.4e-05 1024 120 850 271360 24.9441 13.4988 135.371 419.547 593.516 593.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1620 0.000128 4096 370 5400 136640 23.0442 28.3607 1315.29 837.738 2204.5 2204.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 0.000128 2048 340 1950 136320 17.9146 14.3455 275.255 418.021 725.655 725.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 940 0.001024 1024 220 450 14880 0.696832 9.83587 42.4325 53.0078 53.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 6.4e-05 2048 250 5600 290560 35.4927 28.3331 1737.6 839.023 2640.55 2640.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 0.000128 2048 470 1850 135040 17.9741 14.363 265.059 418.023 715.522 715.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 3.2e-05 4096 500 3750 514176 234.191 133.533 12493.6 3967.17 16828.8 16829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000512 512 100 200 37440 0.832384 4.57142 26.3355 31.782 31.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 0.000128 4096 360 6150 121536 37.247 28.3625 4374.07 838.391 5278.17 5278.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000128 512 150 550 144000 5.36995 3.41347 63.4765 147.458 219.844 219.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 6.4e-05 1024 120 850 271872 24.8387 13.6456 400.933 418.882 858.458 858.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1620 0.000128 4096 370 5400 137280 23.0868 28.3889 3878.07 838.891 4768.51 4768.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 0.000128 2048 340 1950 137088 17.9579 14.3442 817.582 419.273 1269.26 1269.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.001024 1024 220 450 14976 0.695296 8.4992 42.6745 51.9108 51.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 6.4e-05 2048 250 5600 291072 35.5276 28.3348 5151.27 838.878 6054.12 6054.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.000128 2048 470 1850 135744 18.0415 14.3703 785 419.27 1236.79 1236.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 3.2e-05 4096 500 3750 513792 233.625 133.366 7756.03 3961.1 12084.4 12084.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000512 512 100 200 37344 0.831872 2.90992 26.2754 30.0598 30.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 0.000128 4096 360 6150 121344 37.1792 28.3502 2713.18 836.665 3615.49 3615.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.000128 512 150 550 143616 5.36787 3.41402 40.3459 147.302 196.557 196.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 6.4e-05 1024 120 850 271872 24.824 13.5004 247.592 418.308 704.384 704.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1620 0.000128 4096 370 5400 137088 23.0435 28.3327 2398.58 837.863 3287.89 3287.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 0.000128 2048 340 1950 136704 17.9563 14.3458 504.399 418.41 955.215 955.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.001024 1024 220 450 14880 0.694944 5.2495 43.6289 49.6173 49.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 6.4e-05 2048 250 5600 290688 35.4303 28.2726 3174.59 837.547 4075.95 4076.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.000128 2048 470 1850 135552 18.0241 14.3286 484.984 418.414 935.857 935.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 3.2e-05 4096 500 3750 513792 234.139 133.534 6352.1 3947.49 10667.5 10667.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.000512 512 100 200 37296 0.831488 2.46864 26.306 29.6495 29.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 0.000128 4096 360 6150 121536 37.2405 28.3799 2225.05 838.897 3129.67 3129.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.000128 512 150 550 142848 5.37629 3.40989 32.9506 147.65 189.514 189.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 6.4e-05 1024 120 850 269568 24.9186 13.4946 201.108 417.817 657.494 657.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1620 0.000128 4096 370 5400 137088 23.0897 28.3706 1966.42 838.885 2856.84 2856.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 0.000128 2048 340 1950 137088 17.9885 14.3908 413.118 419.533 865.129 865.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 940 0.001024 1024 220 450 14832 0.692224 14.2094 43.4582 58.4024 58.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 6.4e-05 2048 250 5600 290880 35.4774 28.4444 2600.16 838.762 3502.96 3503.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.000128 2048 470 1850 135360 18.1284 14.398 396.131 419.531 848.292 848.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 3.2e-05 4096 500 3750 513024 234.006 133.315 5405.76 3940.22 9713.58 9713.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 0.000512 512 100 200 37248 0.83152 2.11859 26.2749 29.2682 29.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 0.000128 4096 360 6150 121344 37.2081 28.3436 1894.55 837.2 2797.41 2797.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.000128 512 150 550 142848 5.36717 3.40442 28.1697 146.179 183.246 183.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 6.4e-05 1024 120 850 270336 24.7154 13.4471 172.531 416.345 627.199 627.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1620 0.000128 4096 370 5400 136704 23.0487 28.3324 1672.13 837.123 2560.71 2560.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 0.000128 2048 340 1950 136704 17.9817 14.3853 352.504 418.647 803.627 803.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 940 0.001024 1024 220 450 14784 0.693824 14.1941 43.3491 58.2834 58.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 6.4e-05 2048 250 5600 290304 35.5366 28.2706 2212.55 836.62 3113.09 3113.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.000128 2048 470 1850 135168 18.0603 14.328 337.272 422.098 791.863 791.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 3.2e-05 4096 500 3750 513856 235.015 133.63 11461.3 3947.81 15778 15778.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000512 512 100 200 37408 0.835392 4.37091 26.3188 31.5684 31.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 0.000128 4096 360 6150 121408 37.3821 28.3786 4026.04 838.617 4930.53 4930.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000128 512 150 550 143808 5.3911 3.41613 58.536 147.544 215.018 215.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 6.4e-05 1024 120 850 271488 24.9446 13.5306 369.581 418.891 827.105 827.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1620 0.000128 4096 370 5400 137200 23.1517 28.3771 3567.08 838.585 4457.27 4457.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 0.000128 2048 340 1950 137088 18.0429 14.3892 754.12 419.371 1206.03 1206.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.001024 1024 220 450 15008 0.699328 7.90819 42.8053 51.4564 51.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 6.4e-05 2048 250 5600 290976 35.6229 28.3576 4739.72 838.539 5642.35 5642.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.000128 2048 470 1850 135744 18.1396 14.3693 722.434 419.375 1174.42 1174.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 3.2e-05 4096 500 3750 513408 234.447 133.683 7284.47 3947.73 11600.6 11600.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000512 512 100 200 37296 0.830016 2.84317 26.2599 29.9776 30.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 0.000128 4096 360 6150 120960 37.2954 28.3546 2538.75 836.935 3441.44 3441.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000128 512 150 550 143360 5.38432 3.41126 38.5978 146.628 194.148 194.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 6.4e-05 1024 120 850 270592 24.9899 13.5155 233.058 418.402 690.13 690.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1620 0.000128 4096 370 5400 137088 23.0964 28.3835 2255.58 838.115 3145.26 3145.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 0.000128 2048 340 1950 136640 17.9764 14.379 473.283 418.527 924.271 924.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.001024 1024 220 450 14896 0.693664 4.99427 43.4018 49.1326 49.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 6.4e-05 2048 250 5600 290752 35.5044 28.3423 2988.46 837.823 3890.24 3890.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.000128 2048 470 1850 135296 18.0576 14.4069 454.398 418.642 905.609 905.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 3.2e-05 4096 500 3750 512064 234.999 133.739 5962.71 3949.23 10281 10281.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000512 512 100 200 37296 0.833536 2.40845 26.3179 29.6026 29.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 0.000128 4096 360 6150 120960 37.396 28.3815 2085.43 837.924 2989.24 2989.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.000128 512 150 550 143808 5.3977 3.41286 31.5779 147.802 188.317 188.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 6.4e-05 1024 120 850 271488 24.9441 13.5332 191.263 418.831 648.728 648.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1620 0.000128 4096 370 5400 136752 23.1109 28.3868 1844.54 837.908 2734.02 2734.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 0.000128 2048 340 1950 136416 18.0588 14.4545 387.551 419.033 839.2 839.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.001024 1024 220 450 14784 0.694272 4.09603 43.3455 48.1782 48.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 6.4e-05 2048 250 5600 290304 35.6721 28.4361 2445.49 837.462 3347.18 3347.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.000128 2048 470 1850 135072 18.1323 14.4127 372.003 419.034 823.686 823.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 3.2e-05 4096 500 3750 512512 233.747 133.295 5390.85 3946.05 9704.24 9704.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000512 512 100 200 37184 0.830208 2.06643 26.2756 29.2154 29.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 0.000128 4096 360 6150 120960 37.2214 28.3314 1884 847.055 2796.72 2796.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.000128 512 150 550 143360 5.38317 3.40614 28.1753 147.864 184.958 185.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 6.4e-05 1024 120 850 268800 25.1663 13.6135 170.262 418.84 628.036 628.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1620 0.000128 4096 370 5400 136640 23.0214 28.3269 1667.31 838.157 2556.88 2556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 0.000128 2048 340 1950 136192 17.9896 14.3755 349.859 419.113 801.434 801.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 940 0.001024 1024 220 450 14784 0.693504 12.7886 43.4164 56.9417 56.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 6.4e-05 2048 250 5600 290304 35.478 28.2879 2208.26 837.533 3109.67 3109.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.000128 2048 470 1850 135296 18.0382 14.3852 336.929 419.125 788.577 788.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 3.2e-05 4096 500 3750 514048 234.105 133.374 11324.1 3960.29 15652.1 15652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000512 512 100 200 37376 0.831616 4.32128 26.3043 31.4993 31.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 0.000128 4096 360 6150 121600 37.2591 28.3464 3948.72 838.819 4853.25 4853.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000128 512 150 550 143872 5.38026 3.41264 59.1447 148.777 216.842 216.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 6.4e-05 1024 120 850 272384 24.8574 13.5021 362.515 419.539 820.568 820.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1620 0.000128 4096 370 5400 137216 23.0609 28.3449 3505.26 838.809 4395.55 4395.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 0.000128 2048 340 1950 137216 17.9793 14.4579 742.123 419.485 1194.15 1194.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.001024 1024 220 450 14976 0.698368 7.5695 43.8215 52.1318 52.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 6.4e-05 2048 250 5600 290816 35.506 28.3312 4565.73 838.751 5468.42 5468.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.000128 2048 470 1850 135680 18.1005 14.3614 711.477 419.486 1163.53 1163.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 3.2e-05 4096 500 3750 514048 234.132 133.429 7345.66 3948.71 11662.2 11662.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000512 512 100 200 37248 0.832832 2.88179 26.2549 30.0121 30.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 0.000128 4096 360 6150 120832 37.1936 28.3172 2546.77 836.299 3448.68 3448.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000128 512 150 550 143360 5.3697 3.40966 38.326 146.387 193.62 193.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 6.4e-05 1024 120 850 270336 24.8921 13.6636 233.592 418.04 690.346 690.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1620 0.000128 4096 370 5400 136960 23.0535 28.3292 2269.43 837.6 3158.49 3158.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 0.000128 2048 340 1950 136704 17.924 14.334 476.375 418.196 926.932 927.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.001024 1024 220 450 14848 0.694272 5.06778 43.3404 49.1454 49.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 6.4e-05 2048 250 5600 290816 35.4729 28.3668 2940.48 838.647 3843.08 3843.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.000128 2048 470 1850 135168 18.0172 14.3663 455.42 418.197 906.103 906.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 3.2e-05 4096 500 3750 513024 234.01 133.303 6201.57 3957.92 10527.1 10527.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000512 512 100 200 37248 0.830176 2.4481 26.2779 29.5996 29.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 0.000128 4096 360 6150 121344 37.2101 28.3257 2140.02 837.31 3042.98 3043.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000128 512 150 550 142848 5.36714 3.40582 32.116 146.199 187.214 187.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 6.4e-05 1024 120 850 270336 24.7264 13.4435 199.415 416.44 654.179 654.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1620 0.000128 4096 370 5400 136704 23.0345 28.3352 1902.27 837.305 2791.03 2791.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 0.000128 2048 340 1950 136704 17.9779 14.3929 404.455 418.724 855.651 855.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.001024 1024 220 450 14784 0.694272 4.43802 42.301 47.4757 47.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 6.4e-05 2048 250 5600 290304 35.5101 28.4146 2420.7 836.803 3321.54 3321.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.000128 2048 470 1850 135168 18.0567 14.3695 387.251 418.728 838.505 838.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 3.2e-05 4096 500 3750 514048 233.904 133.447 5532.05 3946.51 9846.2 9846.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000512 512 100 200 37120 0.831328 2.16893 26.2362 29.2795 29.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 0.000128 4096 360 6150 120832 37.2534 28.3239 1901 836.458 2803.14 2803.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.000128 512 150 550 143360 5.37885 3.41146 28.839 146.432 184.192 184.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 6.4e-05 1024 120 850 270336 24.9005 13.4861 176.891 417.905 633.337 633.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1620 0.000128 4096 370 5400 136704 23.0605 28.3096 1701.53 836.473 2589.45 2589.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 0.000128 2048 340 1950 136192 18.0009 14.3385 356.156 418.223 806.821 806.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.001024 1024 220 450 14592 0.690176 3.83386 42.0958 46.663 46.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 6.4e-05 2048 250 5600 289792 35.4453 28.2685 2111.32 835.713 3010.85 3010.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.000128 2048 470 1850 135168 18.0553 14.3657 343.143 418.222 793.888 793.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 3.2e-05 4096 500 3750 513792 234.681 133.484 11729.6 3959.89 16057.9 16058.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000512 512 100 200 37368 0.833152 4.39763 26.2716 31.5456 31.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 0.000128 4096 360 6150 121536 37.3311 28.4058 4120.07 837.629 5023.54 5023.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000128 512 150 550 144000 5.38992 3.41728 60.034 147.52 216.491 216.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 6.4e-05 1024 120 850 271872 24.9569 13.526 367.673 418.751 825.066 825.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1620 0.000128 4096 370 5400 137088 23.1142 28.3899 3638.55 837.604 4527.73 4527.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 0.000128 2048 340 1950 137088 18.0152 14.3599 757.156 418.825 1208.46 1208.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.001024 1024 220 450 14976 0.698368 7.84384 42.7504 51.3362 51.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 6.4e-05 2048 250 5600 290880 35.6356 28.3652 4764.48 837.498 5666.09 5666.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.000128 2048 470 1850 135648 18.1254 14.4096 726.545 418.816 1178.01 1178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 3.2e-05 4096 500 3750 513792 234.142 133.539 8325 3961.74 12654.7 12654.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000512 512 100 200 37296 0.832096 3.18291 26.2835 30.3404 30.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 0.000128 4096 360 6150 121536 37.2539 28.3763 2919.23 838.224 3823.19 3823.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000128 512 150 550 142848 5.38019 3.41402 42.6606 146.52 198.103 198.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 6.4e-05 1024 120 850 269568 24.9272 13.4983 260.255 417.467 716.307 716.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1620 0.000128 4096 370 5400 137088 23.0954 28.3672 2578.62 838.206 3468.36 3468.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 0.000128 2048 340 1950 137088 17.9886 14.51 539.02 419.18 990.798 990.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.001024 1024 220 450 14832 0.69552 5.55418 42.3832 48.6781 48.7342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 6.4e-05 2048 250 5600 290880 35.4931 28.4457 3388.41 837.833 4290.29 4290.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.000128 2048 470 1850 135360 18.1257 14.3742 516.304 419.244 968.152 968.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 3.2e-05 4096 500 3750 513216 234.861 133.562 6864.27 3981.08 11214.1 11214.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000512 512 100 200 37152 0.832864 2.73114 26.4874 30.0951 30.1502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 0.000128 4096 360 6150 120960 37.3391 28.3817 2401.45 843.647 3310.93 3311.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000128 512 150 550 143424 5.3895 3.41974 35.7323 147.991 192.664 192.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 6.4e-05 1024 120 850 269568 25.0066 13.5107 217.521 421.604 677.801 677.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1620 0.000128 4096 370 5400 136944 23.126 28.3914 2127.65 845.981 3025.23 3025.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 0.000128 2048 340 1950 136512 18.0007 14.4129 447.123 421.873 901.513 901.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.001024 1024 220 450 14688 0.6944 4.48717 43.7487 48.9748 49.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 6.4e-05 2048 250 5600 290304 35.6418 28.3358 2805.99 845.394 3715.48 3715.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.000128 2048 470 1850 134784 18.1136 14.4384 427.143 421.881 881.675 881.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 3.2e-05 4096 500 3750 513792 233.832 133.439 6458.25 3950.14 10775.9 10776.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000512 512 100 200 37152 0.832768 2.49242 26.3066 29.6748 29.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 0.000128 4096 360 6150 120960 37.1411 28.3156 2250.25 836.587 3152.4 3152.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000128 512 150 550 140544 5.3616 3.40173 32.6582 146.715 188.264 188.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 6.4e-05 1024 120 850 267264 24.7407 13.3673 201.704 414.917 654.885 655.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1620 0.000128 4096 370 5400 136512 23.0066 28.3218 1987.94 836.575 2875.91 2875.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 0.000128 2048 340 1950 135936 17.9721 14.3275 417.289 418.365 868.054 868.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.001024 1024 220 450 14688 0.69296 4.33872 43.3422 48.4174 48.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 6.4e-05 2048 250 5600 290304 35.4912 28.3693 2631.6 838.898 3534.46 3534.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.000128 2048 470 1850 134784 18.0392 14.3241 401.258 418.362 852.083 852.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 3.2e-05 4096 500 3750 509760 235.371 133.634 5878.62 3955.29 10203.2 10203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000512 512 100 200 37080 0.830304 2.41162 26.2841 29.5675 29.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 0.000128 4096 360 6150 120960 37.384 28.3992 2070.29 836.165 2972.34 2972.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.000128 512 150 550 141120 5.44746 3.4224 30.8603 146.412 186.274 186.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 6.4e-05 1024 120 850 270720 24.9209 13.5148 188.709 417.693 644.993 645.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1620 0.000128 4096 370 5400 136080 23.1526 28.3982 1822.67 836.146 2710.45 2710.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 0.000128 2048 340 1950 135360 18.1106 14.372 381.606 418.148 832.341 832.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.001024 1024 220 450 14400 0.683424 4.30842 41.9757 47.0111 47.0671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 6.4e-05 2048 250 5600 289440 35.5794 28.3724 2413.37 835.199 3312.62 3312.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.000128 2048 470 1850 133920 18.1734 14.3748 367.253 418.148 818.052 818.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 3.2e-05 4096 500 3750 513920 234.218 133.528 11334.3 3945.2 15647.6 15647.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000512 512 100 200 37360 0.831168 4.28445 26.2797 31.4386 31.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 0.000128 4096 360 6150 121600 37.2726 28.3749 3991.63 838.085 4895.47 4895.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000128 512 150 550 144000 5.3833 3.41606 58.9928 147.63 215.552 215.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 6.4e-05 1024 120 850 272640 24.8551 13.5141 361.408 419.161 819.099 819.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1620 0.000128 4096 370 5400 137120 23.095 28.3692 3528.09 838.153 4417.78 4417.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 0.000128 2048 340 1950 136960 18.0139 14.3827 739.652 419.117 1191.27 1191.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.001024 1024 220 450 14960 0.696704 7.58157 43.7917 52.1112 52.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 6.4e-05 2048 250 5600 290880 35.5116 28.3116 4647.45 838.046 5549.43 5549.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.000128 2048 470 1850 135680 18.1018 14.3849 709.906 419.122 1161.62 1161.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 3.2e-05 4096 500 3750 513280 233.82 133.804 7740.98 3948.37 12057.2 12057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000512 512 100 200 37280 0.829568 2.91123 26.2723 30.0558 30.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 0.000128 4096 360 6150 120960 37.1276 28.3138 2701.48 834.888 3601.92 3602.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000128 512 150 550 142080 5.35117 3.40787 39.6032 146.807 195.294 195.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 6.4e-05 1024 120 850 271360 24.9422 13.5054 245.816 419.039 703.46 703.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1620 0.000128 4096 370 5400 136640 23.0416 28.3448 2388.58 836.581 3276.62 3276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 0.000128 2048 340 1950 136320 17.8998 14.3972 501.589 417.51 951.501 951.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.001024 1024 220 450 14880 0.693056 5.36019 43.3956 49.4927 49.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 6.4e-05 2048 250 5600 290560 35.461 28.3146 3162.41 837.88 4064.18 4064.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.000128 2048 470 1850 135040 17.9704 14.422 481.648 417.517 931.658 931.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 3.2e-05 4096 500 3750 512640 234.375 133.576 6705.11 3946.89 11020.2 11020.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000512 512 100 200 37200 0.831456 2.64358 26.2884 29.8078 29.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 0.000128 4096 360 6150 120960 37.1963 28.3448 2353.81 835.603 3255.06 3255.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000128 512 150 550 142080 5.41101 3.41606 33.9285 147.359 190.245 190.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 6.4e-05 1024 120 850 268800 25.038 13.4965 208.058 417.53 664.277 664.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1620 0.000128 4096 370 5400 136800 23.083 28.3791 2086.34 838.155 2976.04 2976.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 0.000128 2048 340 1950 136320 17.9496 14.3504 427.573 417.838 877.813 877.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.001024 1024 220 450 14640 0.692128 4.61133 43.1884 48.5351 48.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 6.4e-05 2048 250 5600 289920 35.5444 28.3255 2692.64 837.512 3594.12 3594.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.000128 2048 470 1850 134400 18.0592 14.3506 408.601 417.834 858.945 859.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 3.2e-05 4096 500 3750 512000 234.662 134.398 6086.02 3961.78 10417.1 10417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000512 512 100 200 37120 0.831488 2.28963 26.305 29.4703 29.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 0.000128 4096 360 6150 120320 37.1415 28.2886 2122.66 833.328 3021.52 3021.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000128 512 150 550 140800 5.32938 3.39562 31.278 145.877 186.009 186.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 6.4e-05 1024 120 850 266240 24.6626 13.321 190.948 412.893 641.981 642.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1620 0.000128 4096 370 5400 136320 23.0492 28.3372 1881.83 836.745 2770.04 2770.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 0.000128 2048 340 1950 135680 17.9052 14.3355 393.632 416.729 842.706 842.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 0.001024 1024 220 450 14720 0.69632 4.50445 43.3137 48.5572 48.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 6.4e-05 2048 250 5600 289280 35.4521 28.2829 2476.72 835.892 3376.45 3376.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.000128 2048 470 1850 134400 17.9752 14.3446 378.658 416.736 827.814 827.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 3.2e-05 4096 500 3750 512000 234.648 134.198 5886.41 3970.37 10225.9 10226.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000512 512 100 200 36800 0.827392 2.34125 26.1221 29.333 29.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 0.000128 4096 360 6150 120000 37.2751 28.3648 2049.68 834.819 2950.25 2950.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000128 512 150 550 140800 5.3368 3.39837 30.1684 146.077 185.11 185.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 6.4e-05 1024 120 850 262400 25.0444 13.3938 180.812 412.675 632.084 632.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1620 0.000128 4096 370 5400 136000 23.0361 28.3495 1817.19 834.8 2703.45 2703.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 0.000128 2048 340 1950 136000 17.9536 14.377 379.411 417.47 829.314 829.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.001024 1024 220 450 14400 0.687584 3.89949 43.0078 47.6388 47.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 6.4e-05 2048 250 5600 289600 35.581 28.3321 2384.53 838.017 3286.57 3286.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.000128 2048 470 1850 134400 18.0652 14.3641 363.149 417.475 813.154 813.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 3.2e-05 4096 500 3780 514816 233.452 133.213 9160.94 3946.09 13474 13474.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1630 0.000512 512 100 180 37600 0.833504 5.15731 26.3233 32.3569 32.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 0.000128 4096 360 6180 121472 37.2016 28.351 3211.89 838.546 4116.09 4116.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.000128 512 150 540 143360 5.38582 3.41053 46.8885 149.475 205.289 205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 6.4e-05 1024 120 840 271360 24.9195 13.4967 286.773 419.452 744.798 744.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1620 0.000128 4096 370 5400 137088 23.0346 28.3308 2839.3 838.542 3729.28 3729.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 0.000128 2048 340 1980 136448 18.0027 14.3608 600.818 419.45 1052.75 1052.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 940 0.001024 1024 220 420 15328 0.700416 9.83168 44.0525 54.6277 54.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 6.4e-05 2048 250 5640 291072 35.4591 28.3564 3764.42 838.942 4667.28 4667.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.000128 2048 470 1860 135680 18.0675 14.42 574.037 419.352 1025.98 1026.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 3.2e-05 4096 500 3780 514560 233.812 133.258 5972.02 3943.27 10282.6 10282.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1630 0.000512 512 100 180 37568 0.833728 5.08986 26.3036 32.2704 32.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 0.000128 4096 360 6180 121344 37.2682 28.36 2085.71 838.118 2989.57 2989.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.000128 512 150 540 143360 5.39456 3.41322 30.77 148.449 188.156 188.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 6.4e-05 1024 120 840 271360 24.9536 13.6499 188.184 419.02 645.967 646.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1620 0.000128 4096 370 5400 137088 23.0647 28.3466 1845.04 838.062 2734.59 2734.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 0.000128 2048 340 1980 136448 18.0238 14.3489 391.787 419.084 843.363 843.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 940 0.001024 1024 220 420 15296 0.69632 9.71162 43.5521 54.0028 54.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 6.4e-05 2048 250 5640 290816 35.5169 28.3672 2444.4 837.931 3346.33 3346.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 0.000128 2048 470 1860 135680 18.0943 14.4486 373.133 436.398 842.179 842.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 3.2e-05 4096 500 3780 513792 233.587 133.323 4839.83 3943.85 9150.89 9151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 0.000512 512 100 180 37536 0.835168 5.10362 26.3097 32.2906 32.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1210 0.000128 4096 360 6180 120960 37.2174 28.3235 1697.61 836.911 2600.17 2600.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.000128 512 150 540 142848 5.39059 3.41334 25.6858 148.734 183.353 183.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 6.4e-05 1024 120 840 270336 24.9732 13.527 154.15 418.482 611.293 611.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1620 0.000128 4096 370 5400 136896 23.0257 28.3339 1503.96 837.891 2393.29 2393.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 0.000128 2048 340 1980 135936 17.9964 14.3401 318.774 418.478 769.708 769.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 940 0.001024 1024 220 420 15264 0.695968 9.69878 43.4863 53.9231 53.9795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 6.4e-05 2048 250 5640 290688 35.459 28.2789 1999.74 841.705 2905.3 2905.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 0.000128 2048 470 1860 135168 18.0421 14.4589 303.767 418.481 754.853 754.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 3.2e-05 4096 500 3780 514048 234.16 133.429 4200.2 3947.88 8515.96 8516.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 0.000512 512 100 180 37504 0.831488 5.09734 26.3216 32.2929 32.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1210 0.000128 4096 360 6180 120832 37.192 28.3163 1463.42 845.192 2374.22 2374.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.000128 512 150 540 142336 5.39811 3.40397 22.0287 146.745 177.703 177.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 6.4e-05 1024 120 840 270336 24.8967 13.49 133.285 426.456 598.281 598.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1620 0.000128 4096 370 5400 136704 23.0646 28.3192 1296.41 837.601 2185.47 2185.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 0.000128 2048 340 1980 135680 17.9922 14.3276 274.484 418.187 725.111 725.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 940 0.001024 1024 220 420 15232 0.694272 9.67568 42.4019 52.8157 52.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1780 6.4e-05 2048 250 5640 290816 35.4992 28.387 1719.64 847.68 2631.31 2631.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1780 0.000128 2048 470 1860 135168 18.029 14.3626 261.933 418.288 712.715 712.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 3.2e-05 4096 500 3780 514880 234.454 133.485 12545.3 3942.88 16856.4 16856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.000512 512 100 180 37600 0.833824 4.13686 26.3047 31.3193 31.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 0.000128 4096 360 6180 121440 37.3763 28.3956 4382.48 837.878 5286.24 5286.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.000128 512 150 540 143360 5.41027 3.41811 63.7829 149.02 221.756 221.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 6.4e-05 1024 120 840 271360 25.0325 13.558 400.771 426.315 865.835 865.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1620 0.000128 4096 370 5400 137120 23.1608 28.3893 3887.33 837.855 4776.81 4776.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 0.000128 2048 340 1980 136320 18.0972 14.3708 832.178 419.072 1283.82 1283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 940 0.001024 1024 220 420 15320 0.698368 14.3887 43.8248 58.9529 59.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 6.4e-05 2048 250 5640 290880 35.6109 28.344 5181.18 837.874 6083.12 6083.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.000128 2048 470 1860 135680 18.1469 14.3936 792.908 419.012 1244.56 1244.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 3.2e-05 4096 500 3780 514560 233.923 133.325 7789.51 3944.56 12101.6 12101.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 0.000512 512 100 180 37520 0.83152 2.64525 26.3011 29.8191 29.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 0.000128 4096 360 6180 121280 37.2716 28.3737 2717.94 838.71 3622.4 3622.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.000128 512 150 540 143360 5.40358 3.41606 40.7839 147.326 197.055 197.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 6.4e-05 1024 120 840 271360 24.9591 13.5151 247.047 419.347 705.027 705.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1620 0.000128 4096 370 5400 137120 23.0861 28.3836 2404.68 838.7 3294.93 3295.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 0.000128 2048 340 1980 136320 18.036 14.3585 512.8 419.427 964.726 964.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 940 0.001024 1024 220 420 15280 0.696224 14.2834 42.5165 57.5386 57.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 6.4e-05 2048 250 5640 290880 35.5139 28.3263 3191.91 838.486 4094.35 4094.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.000128 2048 470 1860 135680 18.1077 14.3544 489.006 419.434 941.005 941.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 3.2e-05 4096 500 3780 513600 234.643 133.457 6369.2 3943.74 10681.3 10681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 0.000512 512 100 180 37440 0.831744 2.17498 26.2779 29.3281 29.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 0.000128 4096 360 6180 120960 37.3873 28.3912 2220.4 838.17 3124.45 3124.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.000128 512 150 540 142080 5.4105 3.41811 33.2221 146.856 189.032 189.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 6.4e-05 1024 120 840 268800 25.0785 13.5091 201.039 417.817 657.605 657.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1620 0.000128 4096 370 5400 136800 23.134 28.3816 1964.67 838.158 2854.42 2854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 0.000128 2048 340 1980 135840 18.0804 14.3646 418.618 419.166 870.335 870.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 940 0.001024 1024 220 420 15240 0.695136 14.2652 43.4973 58.5012 58.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 6.4e-05 2048 250 5640 290400 35.592 28.3461 2611.87 838.064 3513.99 3514.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.000128 2048 470 1860 135360 18.1338 14.3585 399.727 419.163 851.484 851.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 3.2e-05 4096 500 3780 514560 233.501 133.384 5407.3 3945.88 9720.35 9720.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1630 0.000512 512 100 180 37440 0.830112 7.52989 26.3033 34.7085 34.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 0.000128 4096 360 6180 120320 37.1753 28.3177 1871.39 836.626 2773.62 2773.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.000128 512 150 540 142080 5.36173 3.40992 28.6684 146.219 183.785 183.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 6.4e-05 1024 120 840 271360 24.9515 13.542 172.351 419.496 630.504 630.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1620 0.000128 4096 370 5400 136640 23.0416 28.326 1664.21 837.519 2553.18 2553.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 0.000128 2048 340 1980 135680 17.9327 14.3691 354.754 417.973 805.146 805.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 940 0.001024 1024 220 420 15200 0.69632 14.2107 42.4039 57.3538 57.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 6.4e-05 2048 250 5640 290560 35.4841 28.3055 2215.39 838.812 3118.09 3118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.000128 2048 470 1860 135040 17.9794 14.3428 338.416 417.983 788.825 788.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 3.2e-05 4096 500 3780 514560 233.997 133.372 11546.9 3946.11 15860.7 15860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000512 512 100 180 37584 0.831488 3.83693 26.3255 31.0378 31.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 0.000128 4096 360 6180 121344 37.2637 28.3546 4037.92 838.29 4941.93 4942.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000128 512 150 540 143232 5.38387 3.41808 58.5175 147.809 215.259 215.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 6.4e-05 1024 120 840 270336 25.0222 14.6249 370.363 418.665 828.839 828.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1620 0.000128 4096 370 5400 137088 23.1029 28.3812 3575.09 838.992 4465.65 4465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 0.000128 2048 340 1980 136320 18.0164 14.3606 763.691 419.224 1215.4 1215.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.001024 1024 220 420 15312 0.698656 7.43418 42.718 50.8946 50.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 6.4e-05 2048 250 5640 291072 35.5222 28.3116 4772.27 838.774 5675 5675.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.000128 2048 470 1860 135552 18.0645 14.3647 727.563 419.22 1179.32 1179.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 3.2e-05 4096 500 3780 513792 233.648 133.358 7208.21 3943.8 11519.3 11519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000512 512 100 180 37536 0.833504 2.57606 26.3066 29.7602 29.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 0.000128 4096 360 6180 120960 37.2388 28.327 2511.23 836.937 3413.84 3413.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.000128 512 150 540 142848 5.38547 3.40992 38.5438 146.945 194.417 194.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 6.4e-05 1024 120 840 270336 24.9752 13.4908 230.865 418.437 687.931 688.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1620 0.000128 4096 370 5400 136896 23.0458 28.3298 2224.27 837.962 3113.69 3113.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 0.000128 2048 340 1980 135936 17.9999 14.3856 474.378 418.54 925.412 925.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.001024 1024 220 420 15264 0.695168 4.80144 43.4778 49.0191 49.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 6.4e-05 2048 250 5640 290688 35.4543 28.4053 2969.77 837.703 3871.45 3871.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.000128 2048 470 1860 135168 18.0388 14.3757 452.09 418.652 903.263 903.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 3.2e-05 4096 500 3780 513792 234.13 133.522 5940.91 3947.52 10256.4 10256.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000512 512 100 180 37440 0.833088 2.09683 26.2974 29.2688 29.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 0.000128 4096 360 6180 120960 37.2959 28.382 2072.22 838.929 2976.93 2977.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.000128 512 150 540 142848 5.37942 3.40864 31.492 146.961 187.367 187.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 6.4e-05 1024 120 840 269568 24.9338 13.4964 188.574 417.809 644.967 645.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1620 0.000128 4096 370 5400 136800 23.0771 28.3767 1833.69 838.896 2724.12 2724.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 0.000128 2048 340 1980 135936 18.0695 14.3565 391.467 419.528 843.524 843.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 940 0.001024 1024 220 420 15120 0.693824 12.39 43.4442 56.5711 56.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 6.4e-05 2048 250 5640 290880 35.4909 28.4056 2441.41 838.523 3343.94 3344.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.000128 2048 470 1860 135360 18.1181 14.3503 372.606 419.524 824.7 824.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 3.2e-05 4096 500 3780 513024 234.038 133.313 5357.22 3939.1 9663.96 9664.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.000512 512 100 180 37440 0.831488 1.8679 26.2997 29.0428 29.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 0.000128 4096 360 6180 120576 37.2792 28.3454 1864.53 837.116 2767.38 2767.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.000128 512 150 540 141312 5.39005 3.40602 27.656 146.49 183.073 183.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 6.4e-05 1024 120 840 267264 25.0269 13.9748 167.928 416.336 623.426 623.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1620 0.000128 4096 370 5400 136704 23.0498 28.3347 1655.47 837.11 2544.05 2544.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 0.000128 2048 340 1980 135936 18.0076 14.3463 352.94 418.636 804.032 804.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 940 0.001024 1024 220 420 15168 0.695104 12.4518 43.4665 56.6566 56.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 6.4e-05 2048 250 5640 290304 35.5284 28.3403 2196.06 836.588 3096.63 3096.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.000128 2048 470 1860 135168 18.0668 14.358 335.795 418.634 786.961 787.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 3.2e-05 4096 500 3780 512640 234.409 133.587 4647.53 3961.61 8977.42 8977.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 0.000512 512 100 180 37200 0.828864 1.58506 26.1854 28.6447 28.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 0.000128 4096 360 6180 120000 37.2536 28.3546 1609.93 835.655 2511.3 2511.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.000128 512 150 540 142080 5.40387 3.4144 24.6089 145.62 179.177 179.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 6.4e-05 1024 120 840 268800 25.0469 13.4984 147.58 417.705 603.992 604.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1620 0.000128 4096 370 5400 136800 23.0771 28.3723 1436.74 838.209 2326.47 2326.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 0.000128 2048 340 1980 135360 18.0082 14.3766 305.3 417.896 755.688 755.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 940 0.001024 1024 220 420 15120 0.69632 12.4272 42.3851 55.5524 55.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 6.4e-05 2048 250 5640 289920 35.5639 28.3157 1911.45 837.674 2813.12 2813.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.000128 2048 470 1860 134400 18.069 14.3688 291.118 417.895 741.555 741.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 3.2e-05 4096 500 3780 514304 234.855 133.487 11035.1 3959.89 15363.7 15363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000512 512 100 180 37576 0.833536 3.74669 26.3005 30.9235 30.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 0.000128 4096 360 6180 121408 37.3875 28.373 3856.18 850.836 4772.89 4772.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000128 512 150 540 142912 5.41718 3.41792 57.2669 148.853 215.08 215.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 6.4e-05 1024 120 840 270592 25.0651 13.7787 349.371 418.306 806.681 806.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1620 0.000128 4096 370 5400 137088 23.1446 28.3791 3409.25 861.121 4321.97 4322.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 0.000128 2048 340 1980 136416 18.0828 14.3579 727.146 418.974 1178.67 1178.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.001024 1024 220 420 15288 0.699296 7.17126 43.8076 51.7207 51.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 6.4e-05 2048 250 5640 290752 35.6321 28.3279 4527.71 845.152 5436.93 5437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.000128 2048 470 1860 135520 18.1443 14.3585 691.872 418.972 1143.45 1143.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 3.2e-05 4096 500 3780 514304 234.061 133.376 6961.92 3943.86 11273.5 11273.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000512 512 100 180 37520 0.834496 2.40989 26.3001 29.5861 29.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 0.000128 4096 360 6180 120960 37.2724 28.3589 2423.32 836.883 3325.95 3326.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000128 512 150 540 142464 5.40083 3.41462 36.5189 146.985 192.446 192.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 6.4e-05 1024 120 840 270592 24.9803 13.6335 220.799 418.392 677.965 678.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1620 0.000128 4096 370 5400 137088 23.3276 28.3747 2150.9 838.091 3040.78 3040.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 0.000128 2048 340 1980 136192 18.0055 14.354 458.543 423.209 914.215 914.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.001024 1024 220 420 15232 0.694272 4.44832 42.3956 47.5815 47.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 6.4e-05 2048 250 5640 290752 35.5185 28.635 2856.64 837.778 3758.69 3758.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.000128 2048 470 1860 135296 18.0652 14.3494 435.879 432.208 900.603 900.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 3.2e-05 4096 500 3780 513408 234.464 133.346 5863.77 3941.59 10173.5 10173.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000512 512 100 180 37464 0.83408 2.04573 26.3304 29.2529 29.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 0.000128 4096 360 6180 120960 37.3868 28.3961 2047.33 838.013 2951.22 2951.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000128 512 150 540 142464 5.42445 3.41606 31.0864 147.112 187.168 187.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 6.4e-05 1024 120 840 268800 25.2615 13.5256 185.619 418.869 643.436 643.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1620 0.000128 4096 370 5400 136752 23.1252 28.3873 1812 838.048 2701.64 2701.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 0.000128 2048 340 1980 135744 18.0899 14.3792 385.331 419.077 836.977 837.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.001024 1024 220 420 15120 0.692576 4.00848 42.3488 47.0939 47.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 6.4e-05 2048 250 5640 290304 35.6435 28.3625 2404.31 837.551 3305.97 3306.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.000128 2048 470 1860 135072 18.1263 14.3735 367.516 419.07 819.187 819.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 3.2e-05 4096 500 3780 512512 233.816 133.267 5149.23 3961.18 9477.77 9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000512 512 100 180 37408 0.835456 1.90893 26.3259 29.1139 29.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 0.000128 4096 360 6180 120960 37.1863 28.33 1803.08 838.305 2707.01 2707.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.000128 512 150 540 141568 5.42448 3.40758 27.2751 148.994 185.232 185.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 6.4e-05 1024 120 840 268800 25.1716 13.4943 163.015 419.029 620.872 621.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1620 0.000128 4096 370 5400 136640 23.0218 28.3216 1593.68 838.283 2483.39 2483.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 0.000128 2048 340 1980 136192 18.0021 14.3304 341.503 419.223 793.166 793.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.001024 1024 220 420 15008 0.69632 3.29523 43.3875 47.4225 47.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 6.4e-05 2048 250 5640 290304 35.4954 28.2696 2120.02 837.814 3021.71 3021.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.000128 2048 470 1860 135296 18.0456 14.3606 324.936 419.224 776.673 776.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 3.2e-05 4096 500 3780 510720 235.345 133.925 4525.43 3944.21 8839.19 8839.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.000512 512 100 180 37240 0.831328 1.58925 26.2266 28.6896 28.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 0.000128 4096 360 6180 120960 37.4406 28.3884 1588.68 836.698 2491.31 2491.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.000128 512 150 540 141120 5.39165 3.41197 23.754 146.16 178.843 178.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 6.4e-05 1024 120 840 264320 25.2568 13.4185 141.842 415.019 595.695 595.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1620 0.000128 4096 370 5400 136640 23.1834 28.3969 1404.37 836.58 2292.61 2292.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 0.000128 2048 340 1980 135520 18.1109 14.3667 299.127 418.377 750.085 750.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 940 0.001024 1024 220 420 14840 0.689728 11.0173 42.1019 53.8514 53.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 6.4e-05 2048 250 5640 288960 35.6392 28.3288 1863.73 835.984 2763.8 2763.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.000128 2048 470 1860 134400 18.1503 14.4364 284.326 418.379 735.396 735.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 3.2e-05 4096 500 3780 514560 233.826 133.227 10404.8 3942.19 14714.3 14714.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000512 512 100 180 37568 0.834144 3.59834 26.3038 30.7805 30.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 0.000128 4096 360 6180 121344 37.2872 28.3587 3606.67 838.128 4510.55 4510.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000128 512 150 540 143360 5.38771 3.41709 55.1925 147.999 212.122 212.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 6.4e-05 1024 120 840 271360 24.9535 13.5 334.648 419.083 792.346 792.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1620 0.000128 4096 370 5400 137088 23.0728 28.3438 3211.79 849.888 4113.17 4113.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 0.000128 2048 340 1980 136448 18.0282 14.3644 691.522 419.151 1143.17 1143.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.001024 1024 220 420 15296 0.699936 6.78842 42.7771 50.3078 50.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 6.4e-05 2048 250 5640 290816 35.4978 28.2844 4170.7 849.771 5084.36 5084.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.000128 2048 470 1860 135680 18.09 14.4957 658.76 419.149 1110.6 1110.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 3.2e-05 4096 500 3780 514048 234.22 133.435 7117.37 3963.45 11448.8 11449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000512 512 100 180 37504 0.83376 2.44618 26.3122 29.635 29.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 0.000128 4096 360 6180 120832 37.2132 28.3192 2448.95 835.834 3350.43 3350.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000128 512 150 540 142336 5.4024 3.40906 37.2805 147.436 193.656 193.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 6.4e-05 1024 120 840 270336 24.8977 13.4844 228.436 417.795 684.774 684.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1620 0.000128 4096 370 5400 136704 23.0584 28.3382 2182.93 849.653 3084.06 3084.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 0.000128 2048 340 1980 135680 17.9996 14.3402 467.444 417.945 917.833 917.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.001024 1024 220 420 15232 0.699488 4.78416 42.6655 48.193 48.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 6.4e-05 2048 250 5640 290816 35.5119 28.33 2766.78 850.294 3681.03 3681.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.000128 2048 470 1860 135168 18.0224 14.3838 446.392 418.037 896.937 897.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 3.2e-05 4096 500 3780 513024 233.966 133.312 5874.32 3954.4 10196.3 10196.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000512 512 100 180 37440 0.833536 2.08864 26.3049 29.2698 29.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 0.000128 4096 360 6180 120576 37.2689 28.3273 2015.74 837.308 2918.75 2918.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000128 512 150 540 141312 5.39734 3.41286 30.4064 146.514 185.857 185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 6.4e-05 1024 120 840 267264 25.0154 13.4451 185.969 416.43 641.019 641.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1620 0.000128 4096 370 5400 136704 23.0318 28.3292 1801.28 837.298 2690.01 2690.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 0.000128 2048 340 1980 135936 18.0051 14.3543 385.968 418.743 837.176 837.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.001024 1024 220 420 15168 0.695712 4.08774 42.4202 47.247 47.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 6.4e-05 2048 250 5640 290304 35.5317 28.4013 2269.06 836.78 3169.89 3169.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.000128 2048 470 1860 135168 18.0654 14.3585 367.78 418.735 819.038 819.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 3.2e-05 4096 500 3780 514048 233.991 133.466 5407.19 3947.09 9722.03 9722.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000512 512 100 180 37376 0.833728 1.98246 26.3045 29.1653 29.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 0.000128 4096 360 6180 120832 37.2414 28.3141 1838.11 836.281 2740.05 2740.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000128 512 150 540 141312 5.42736 3.41082 28.5098 146.793 184.27 184.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 6.4e-05 1024 120 840 270336 24.9013 15.2494 174.744 417.898 632.951 633.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1620 0.000128 4096 370 5400 136192 23.0509 28.3138 1643.47 836.269 2531.19 2531.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 0.000128 2048 340 1980 135168 18.0547 14.338 353.458 418.219 804.171 804.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 0.001024 1024 220 420 15104 0.69744 3.8823 43.4377 48.058 48.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 6.4e-05 2048 250 5640 289792 35.4483 28.2511 2021.19 835.642 2920.65 2920.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.000128 2048 470 1860 135168 18.0634 14.3451 338.112 418.222 788.847 788.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 3.2e-05 4096 500 3780 514560 233.846 133.388 4939.7 3944.36 9251.57 9251.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000512 512 100 180 37120 0.829952 1.90669 26.1727 28.9524 29.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 0.000128 4096 360 6180 119040 37.227 28.2857 1661.01 832.664 2559.29 2559.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.000128 512 150 540 140800 5.3231 3.3897 25.769 146.135 180.745 180.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 6.4e-05 1024 120 840 266240 24.6675 13.3236 157.499 412.492 608.141 608.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1620 0.000128 4096 370 5400 136320 23.0616 28.3148 1504.53 836.018 2392 2392.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 0.000128 2048 340 1980 134400 17.9738 14.4138 321.115 416.328 769.933 770.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 0.001024 1024 220 420 15040 0.69632 3.23162 43.32 47.2909 47.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 6.4e-05 2048 250 5640 289280 35.4651 28.2696 1863.03 835.066 2761.94 2762.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.000128 2048 470 1860 134400 17.9676 14.3357 308.248 416.321 756.974 757.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 3.2e-05 4096 500 3776 512512 234.362 134.033 9004.68 3958.57 13331.9 13332.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1630 0.000512 512 100 192 37504 0.837024 5.2993 26.3188 32.4956 32.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 0.000128 4096 360 6144 121856 37.1971 28.3342 3150.56 838.459 4054.65 4054.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.000128 512 150 576 142592 5.39914 3.40954 49.1562 147.804 205.903 206.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 6.4e-05 1024 120 896 269824 25.1116 14.0883 298.289 419.39 757.038 757.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1620 0.000128 4096 370 5376 137216 23.0298 28.3304 2777.64 838.445 3667.52 3667.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 0.000128 2048 340 1984 136832 17.9876 14.3404 590.615 419.306 1042.37 1042.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 940 0.001024 1024 220 448 15040 0.700416 9.67885 42.9621 53.3847 53.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 6.4e-05 2048 250 5632 291072 35.4767 28.3931 3708.4 838.884 4611.27 4611.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.000128 2048 470 1856 135168 18.0976 14.3708 563.917 419.304 1015.8 1015.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 3.2e-05 4096 500 3776 512000 234.818 134.13 5773.67 3970.07 10113 10113.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1630 0.000512 512 100 192 37440 0.831488 5.27549 26.2953 32.4441 32.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 0.000128 4096 360 6144 121856 37.2428 28.342 2020.25 838.868 2924.81 2924.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.000128 512 150 576 142336 5.41866 3.41667 31.7884 148.738 189.492 189.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 6.4e-05 1024 120 896 269312 25.1835 13.5111 191.585 419.266 649.709 649.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1620 0.000128 4096 370 5376 137216 23.067 28.3484 1780.75 838.514 2670.76 2670.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 0.000128 2048 340 1984 136704 18.0135 14.3447 377.794 423.553 833.824 833.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 940 0.001024 1024 220 448 14976 0.69632 9.63213 43.7395 54.1122 54.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 6.4e-05 2048 250 5632 290816 35.4986 28.2849 2372.09 838.421 3274.4 3274.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 0.000128 2048 470 1856 135168 18.1264 14.3918 361.222 419.333 813.175 813.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 3.2e-05 4096 500 3776 511488 234.344 134.247 4781.81 3975 9125.69 9125.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 0.000512 512 100 192 37440 0.833536 5.27546 26.304 32.4548 32.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1210 0.000128 4096 360 6144 121344 37.2169 28.3259 1665.97 836.825 2568.44 2568.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.000128 512 150 576 142080 5.41264 3.40931 26.5946 146.673 182.222 182.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 6.4e-05 1024 120 896 268800 25.1645 13.4918 160.579 418.39 617.784 617.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1620 0.000128 4096 370 5376 137088 23.0359 28.3361 1478.74 837.967 2368.16 2368.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 0.000128 2048 340 1984 136320 17.9942 14.334 316.386 418.487 767.325 767.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 940 0.001024 1024 220 448 14976 0.697696 9.60102 42.6781 53.0196 53.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 6.4e-05 2048 250 5632 290688 35.4582 28.2767 1972.69 837.741 2874.28 2874.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 0.000128 2048 470 1856 134784 18.0607 14.3506 300.681 418.484 751.683 751.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 3.2e-05 4096 500 3776 512000 234.794 134.175 4121.66 3972.05 8462.96 8463.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 0.000512 512 100 192 37376 0.831168 5.24074 26.3039 32.4206 32.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1210 0.000128 4096 360 6144 121344 37.1395 28.3156 1436.46 836.47 2338.49 2338.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.000128 512 150 576 141312 5.4225 3.40826 22.9084 145.26 177.124 177.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 6.4e-05 1024 120 896 268288 25.202 13.4871 136.859 418.131 593.837 593.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1620 0.000128 4096 370 5376 136960 23.0446 28.3305 1269.57 837.86 2158.88 2158.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 0.000128 2048 340 1984 136192 17.9595 14.3302 269.693 418.288 720.39 720.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 940 0.001024 1024 220 448 14848 0.691008 9.46032 43.3148 53.5085 53.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1780 6.4e-05 2048 250 5632 290816 35.5177 28.287 1690.03 838.865 2592.81 2592.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1780 0.000128 2048 470 1856 134656 18.0489 14.4469 256.068 418.404 707.072 707.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 3.2e-05 4096 500 3776 512640 235.42 134.218 12112.6 3976.85 16459.4 16459.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000512 512 100 192 37480 0.833536 4.2455 26.3129 31.4336 31.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 0.000128 4096 360 6144 121760 37.3825 28.397 4224.33 838.711 5128.93 5129.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.000128 512 150 576 142720 5.42378 3.42627 65.1033 146.535 220.617 220.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 6.4e-05 1024 120 896 270080 25.2043 13.5279 405.634 419.435 863.967 864.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1620 0.000128 4096 370 5376 137200 23.1506 28.3975 3725.75 838.708 4616.09 4616.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 0.000128 2048 340 1984 136800 18.0736 14.3661 796.994 419.372 1248.91 1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 940 0.001024 1024 220 448 15040 0.698656 13.5941 42.7918 57.1287 57.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 6.4e-05 2048 250 5632 290880 35.6069 28.4201 4971.36 838.795 5874.29 5874.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.000128 2048 470 1856 135200 18.1725 14.379 756.896 419.371 1208.92 1209.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 3.2e-05 4096 500 3776 512000 234.725 134.188 7322.08 3974.17 11665.5 11665.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 0.000512 512 100 192 37440 0.835584 2.7376 26.29 29.9036 29.9618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 0.000128 4096 360 6144 121600 37.2552 28.3812 2553 838.208 3456.95 3457.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.000128 512 150 576 142720 5.41258 3.41606 41.8536 146.471 197.281 197.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 6.4e-05 1024 120 896 270080 25.1431 13.5205 248.64 419.043 706.508 706.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1620 0.000128 4096 370 5376 137120 23.1092 28.3689 2252.36 838.231 3142.15 3142.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 0.000128 2048 340 1984 136640 18.0245 14.4015 484.066 419.13 935.729 935.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 940 0.001024 1024 220 448 14960 0.696224 13.3714 42.7195 56.8322 56.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 6.4e-05 2048 250 5632 290880 35.5195 28.4365 3017.85 838.025 3919.94 3920.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.000128 2048 470 1856 135040 18.1391 14.3483 459.574 419.127 911.293 911.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 3.2e-05 4096 500 3776 511680 235.264 134 6071.98 3958.31 10399.8 10400.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 0.000512 512 100 192 37320 0.831072 2.20928 26.2615 29.3433 29.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 0.000128 4096 360 6144 121440 37.3419 28.385 2115.1 838.256 3019.18 3019.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.000128 512 150 576 142080 5.4087 3.42016 33.6866 146.406 189.05 189.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 6.4e-05 1024 120 896 268800 25.0934 13.5092 202.924 417.765 659.448 659.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1620 0.000128 4096 370 5376 137040 23.1155 28.3771 1866.93 838.235 2756.73 2756.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 0.000128 2048 340 1984 136320 18.0691 14.4287 398.483 419.197 850.275 850.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 940 0.001024 1024 220 448 14880 0.69312 14.0718 43.3853 58.1942 58.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 6.4e-05 2048 250 5632 290400 35.6011 28.3598 2488.23 837.923 3390.22 3390.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.000128 2048 470 1856 134880 18.1415 14.3562 379.224 419.192 831.013 831.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 3.2e-05 4096 500 3776 512000 234.484 134.273 5217.19 3956.68 9542.91 9543.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1630 0.000512 512 100 192 37280 0.833504 7.65091 26.2369 34.7637 34.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 0.000128 4096 360 6144 120960 37.1111 28.3116 1808.34 835.197 2709.07 2709.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.000128 512 150 576 140800 5.37978 3.41043 29.2443 146.744 184.907 185.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 6.4e-05 1024 120 896 268800 25.1652 13.5003 175.71 419.148 633.681 633.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1620 0.000128 4096 370 5376 136640 23.0359 28.3441 1598.77 836.907 2487.13 2487.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 0.000128 2048 340 1984 135680 17.9553 14.334 341.23 417.634 791.268 791.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 940 0.001024 1024 220 448 14880 0.694944 13.2178 43.3775 57.3356 57.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 6.4e-05 2048 250 5632 290560 35.4497 28.3996 2143.62 838.209 3045.78 3045.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.000128 2048 470 1856 134400 18.0225 14.3606 324.824 417.624 774.929 775.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 3.2e-05 4096 500 3776 510400 236.055 134.94 4765.38 3974.59 9111.24 9111.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1630 0.000512 512 100 192 37200 0.829728 7.07517 26.2272 34.1755 34.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 0.000128 4096 360 6144 121600 37.3556 28.4031 1668.03 838.581 2572.48 2572.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.000128 512 150 576 140800 5.43939 3.41642 26.5347 146.3 181.818 181.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 6.4e-05 1024 120 896 265600 25.2401 13.5066 158.581 416.93 614.413 614.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1620 0.000128 4096 370 5376 136800 23.1297 28.4201 1466.93 838.504 2357.05 2357.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 0.000128 2048 340 1984 136000 18.1227 14.379 312.454 419.329 764.404 764.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 940 0.001024 1024 220 448 14800 0.690752 13.9756 42.403 57.1141 57.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 6.4e-05 2048 250 5632 290400 35.5914 28.4201 1959.81 837.964 2861.89 2862.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 0.000128 2048 470 1856 134400 18.204 14.3811 297.77 419.328 749.785 749.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 3.2e-05 4096 500 3776 512256 234.741 134.212 11106.8 3966.56 15442.6 15442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000512 512 100 192 37488 0.833024 3.94906 26.2984 31.1246 31.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 0.000128 4096 360 6144 121728 37.2546 28.3509 3877.64 837.394 4780.75 4780.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000128 512 150 576 142464 5.41046 3.41203 59.9542 147.239 216.146 216.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 6.4e-05 1024 120 896 269568 25.1407 13.5098 374.724 418.34 831.876 832.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1620 0.000128 4096 370 5376 137280 23.0789 28.3668 3426.64 837.901 4316.07 4316.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 0.000128 2048 340 1984 136704 18.0012 14.4015 733.064 418.781 1184.36 1184.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.001024 1024 220 448 15024 0.69824 7.6329 42.6757 51.0513 51.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 6.4e-05 2048 250 5632 290880 35.5055 28.3136 4591.59 837.9 5493.43 5493.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.000128 2048 470 1856 135168 18.0705 14.3692 697.594 418.77 1148.91 1149.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 3.2e-05 4096 500 3776 511488 234.329 134.224 6951.05 3976.73 11296.6 11296.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000512 512 100 192 37440 0.836224 2.65626 26.3172 29.8533 29.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 0.000128 4096 360 6144 121344 37.1772 28.3227 2414.3 837.406 3317.32 3317.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.000128 512 150 576 142080 5.40074 3.4088 39.6027 146.582 195.127 195.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 6.4e-05 1024 120 896 268800 25.1599 13.4881 235.382 418.67 692.854 692.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1620 0.000128 4096 370 5376 137088 23.0326 28.329 2133.95 838.428 3023.82 3023.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 0.000128 2048 340 1984 136320 17.9761 14.3358 457.182 418.775 908.368 908.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.001024 1024 220 448 14976 0.694528 4.91731 42.4226 48.0812 48.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 6.4e-05 2048 250 5632 290688 35.4332 28.2757 2865.86 838.165 3767.84 3767.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.000128 2048 470 1856 134784 18.0494 14.3339 434.818 418.837 886.137 886.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 3.2e-05 4096 500 3776 511488 234.845 134.409 5728.17 3959.83 10057.5 10057.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000512 512 100 192 37296 0.83376 2.15354 26.2614 29.2909 29.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 0.000128 4096 360 6144 121536 37.2682 28.3804 1997 838.893 2901.65 2901.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.000128 512 150 576 141696 5.3993 3.41197 31.9845 147.552 188.47 188.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 6.4e-05 1024 120 896 267264 25.1417 13.5027 190.428 417.803 647.035 647.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1620 0.000128 4096 370 5376 137088 23.081 28.3673 1761.87 838.884 2652.28 2652.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 0.000128 2048 340 1984 136512 18.0265 14.3559 376.424 419.514 828.423 828.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 940 0.001024 1024 220 448 14832 0.690336 11.7945 43.4291 55.9575 56.0133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 6.4e-05 2048 250 5632 290304 35.5118 28.3443 2349.22 838.586 3251.77 3251.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.000128 2048 470 1856 134784 18.1364 14.3792 357.496 419.516 809.631 809.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 3.2e-05 4096 500 3776 509952 235.087 134.509 5045.62 3956.83 9372.33 9372.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.000512 512 100 192 37248 0.83056 1.88621 26.2371 28.9969 29.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 0.000128 4096 360 6144 121344 37.2183 28.3196 1761.18 837.405 2664.23 2664.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.000128 512 150 576 141312 5.40211 3.40762 27.96 147.151 184.051 184.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 6.4e-05 1024 120 896 267264 25.0314 13.4492 167.976 416.46 623.074 623.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1620 0.000128 4096 370 5376 136704 23.0481 28.3258 1552.26 837.416 2441.13 2441.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 0.000128 2048 340 1984 135936 18.0081 14.4133 331.462 418.743 782.731 782.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 940 0.001024 1024 220 448 14784 0.691296 11.776 43.3313 55.839 55.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 6.4e-05 2048 250 5632 290304 35.5236 28.2885 2071.63 836.813 2972.37 2972.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.000128 2048 470 1856 134400 18.0881 14.4601 314.967 418.747 766.364 766.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 3.2e-05 4096 500 3776 510720 234.82 134.291 4469.45 3979.2 8818.03 8818.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 0.000512 512 100 192 37200 0.833536 1.62605 26.2656 28.7664 28.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 0.000128 4096 360 6144 120960 37.2383 28.3564 1554.14 836.559 2456.4 2456.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.000128 512 150 576 142080 5.40906 3.41286 25.2544 146.299 180.504 180.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 6.4e-05 1024 120 896 268800 25.0369 13.665 150.249 417.923 607.034 607.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1620 0.000128 4096 370 5376 136800 23.0827 28.375 1374.35 838.902 2264.78 2264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 0.000128 2048 340 1984 135360 18.0252 14.4303 291.981 418.229 742.769 742.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 940 0.001024 1024 220 448 14640 0.688064 11.6367 42.1313 54.4973 54.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 6.4e-05 2048 250 5632 289920 35.5125 28.3372 1834.21 838.269 2736.44 2736.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.000128 2048 470 1856 134400 18.0722 14.3526 278.747 418.226 729.497 729.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 3.2e-05 4096 500 3776 512064 235.714 134.271 10428.6 3970.37 14769.2 14769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000512 512 100 192 37464 0.834272 3.79699 26.3148 30.9901 31.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 0.000128 4096 360 6144 121856 37.3792 28.3914 3640.61 838.352 4544.84 4544.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000128 512 150 576 142464 5.42307 3.42221 57.7673 147.407 214.147 214.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 6.4e-05 1024 120 896 269696 25.1843 13.5226 349.175 418.729 806.77 806.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1620 0.000128 4096 370 5376 137200 23.1506 28.3835 3209.78 838.338 4099.73 4099.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 0.000128 2048 340 1984 136864 18.0515 14.3712 687.47 419.254 1139.25 1139.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.001024 1024 220 448 15008 0.697056 7.04307 42.7684 50.5514 50.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 6.4e-05 2048 250 5632 290752 35.6268 28.3331 4283.37 838.302 5185.74 5185.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.000128 2048 470 1856 135072 18.1852 14.3953 652.154 419.253 1104.09 1104.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 3.2e-05 4096 500 3776 511616 234.987 134.356 6640.37 3956.27 10966.3 10966.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000512 512 100 192 37408 0.831712 2.47117 26.2878 29.6332 29.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 0.000128 4096 360 6144 121408 37.2408 28.3629 2312.77 836.861 3215.34 3215.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000128 512 150 576 142464 5.3984 3.4135 37.3177 146.514 192.772 192.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 6.4e-05 1024 120 896 268800 25.2108 13.5044 221.384 418.379 678.634 678.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1620 0.000128 4096 370 5376 137088 23.0883 28.3689 2043.66 838.06 2933.25 2933.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 0.000128 2048 340 1984 136640 17.9705 14.3892 436.698 418.56 887.719 887.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.001024 1024 220 448 14896 0.693536 4.53018 43.3725 48.6393 48.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 6.4e-05 2048 250 5632 290752 35.5047 28.3314 2732.46 837.751 3634.15 3634.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.000128 2048 470 1856 134848 18.0737 14.3511 414.579 418.697 865.806 865.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 3.2e-05 4096 500 3776 510720 235.518 134.201 5628.81 3969.77 9968.58 9968.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000512 512 100 192 37296 0.831488 2.07645 26.2472 29.1983 29.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 0.000128 4096 360 6144 121632 37.3786 28.3832 1968.69 837.016 2871.57 2871.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000128 512 150 576 142464 5.42736 3.42029 31.726 145.689 186.395 186.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 6.4e-05 1024 120 896 268800 25.2783 13.5285 189.407 418.372 646.746 646.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1620 0.000128 4096 370 5376 136752 23.1404 28.3969 1737.28 837.116 2626.01 2626.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 0.000128 2048 340 1984 136416 18.0615 14.379 373.308 418.57 824.422 824.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.001024 1024 220 448 14784 0.694272 4.08413 42.5132 47.3355 47.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 6.4e-05 2048 250 5632 290304 35.6854 28.332 2323.98 836.667 3224.77 3224.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.000128 2048 470 1856 134400 18.1502 14.4527 353.712 418.588 805.003 805.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 3.2e-05 4096 500 3776 510720 234.265 133.88 4925.52 3956.68 9250.63 9250.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000512 512 100 192 37184 0.828928 1.93331 26.2423 29.0464 29.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 0.000128 4096 360 6144 120960 37.206 28.3239 1712.72 838.354 2616.71 2616.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.000128 512 150 576 141568 5.41712 3.4049 27.6402 147.786 184.374 184.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 6.4e-05 1024 120 896 268800 25.163 13.5282 165.33 418.956 623.13 623.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1620 0.000128 4096 370 5376 136640 23.0202 28.3259 1512.61 838.355 2402.38 2402.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 0.000128 2048 340 1984 136192 17.9891 14.3258 323.709 419.225 775.348 775.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.001024 1024 220 448 14784 0.691776 3.35008 43.3966 47.4822 47.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 6.4e-05 2048 250 5632 290304 35.4734 28.2787 2025.21 837.76 2926.83 2926.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.000128 2048 470 1856 134400 18.0719 14.3239 307.578 419.224 759.302 759.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 3.2e-05 4096 500 3776 508480 236.213 134.893 4345.86 3959.89 8677.14 8677.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000512 512 100 192 37240 0.835584 1.63443 26.3188 28.8314 28.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 0.000128 4096 360 6144 120960 37.4118 28.3806 1521.91 837.487 2425.3 2425.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.000128 512 150 576 141120 5.39248 3.41014 24.3288 145.79 179.051 179.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 6.4e-05 1024 120 896 264320 25.2495 13.4228 144.911 415.413 599.157 599.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1620 0.000128 4096 370 5376 136640 23.1834 28.3785 1346.42 841.429 2239.49 2239.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 0.000128 2048 340 1984 135520 18.1063 14.3806 287.446 418.773 738.81 738.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 940 0.001024 1024 220 448 14560 0.686624 10.9698 42.1238 53.8254 53.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 6.4e-05 2048 250 5632 288960 35.647 28.3608 1796.42 836.783 2697.31 2697.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.000128 2048 470 1856 134400 18.1634 14.3729 273.857 418.778 725.274 725.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 3.2e-05 4096 500 3776 512000 234.792 134.137 10319.3 3955.29 14643.8 14644.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000512 512 100 192 37440 0.831488 3.79085 26.2798 30.9501 31.0119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 0.000128 4096 360 6144 121856 37.234 28.3474 3586.99 838.102 4490.78 4490.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000128 512 150 576 142336 5.42643 3.41414 58.0436 146.46 213.48 213.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 6.4e-05 1024 120 896 269312 25.1829 13.5007 351.032 419.024 808.905 809.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1620 0.000128 4096 370 5376 137216 23.0562 28.3548 3173.49 838.129 4063.11 4063.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 0.000128 2048 340 1984 136704 18.0175 14.3565 681.973 419.087 1133.54 1133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.001024 1024 220 448 14976 0.69632 7.16186 42.7136 50.6135 50.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 6.4e-05 2048 250 5632 290816 35.4883 28.2741 4127.37 838.013 5029.26 5029.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.000128 2048 470 1856 135168 18.11 14.3388 648.416 419.07 1100.04 1100.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 3.2e-05 4096 500 3776 512000 234.712 134.194 6918.86 3960.07 11248.1 11248.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000512 512 100 192 37376 0.833376 2.52221 26.3025 29.7002 29.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 0.000128 4096 360 6144 121344 37.1276 28.3238 2367.52 836.316 3269.4 3269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000128 512 150 576 141312 5.41312 3.40582 38.2476 146.294 193.486 193.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 6.4e-05 1024 120 896 268288 25.1801 13.5232 233.285 418.08 690.227 690.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1620 0.000128 4096 370 5376 136960 23.0502 28.334 2108.12 837.687 2997.27 2997.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 0.000128 2048 340 1984 136192 17.9657 14.4364 453.057 418.233 903.793 903.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.001024 1024 220 448 14848 0.691104 4.60813 42.2587 47.6005 47.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 6.4e-05 2048 250 5632 290816 35.4888 28.4037 2675.7 838.715 3578.42 3578.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.000128 2048 470 1856 134656 18.053 14.3933 430.123 418.334 881.001 881.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 3.2e-05 4096 500 3776 509952 234.982 134.511 5716.91 3956.82 10043.5 10043.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000512 512 100 192 37248 0.83264 2.17309 26.2372 29.2875 29.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 0.000128 4096 360 6144 121344 37.2113 28.3303 1964.79 837.533 2867.97 2868.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000128 512 150 576 141312 5.3977 3.40394 31.5946 147.152 187.676 187.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 6.4e-05 1024 120 896 267264 25 13.4476 192.347 416.463 647.416 647.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1620 0.000128 4096 370 5376 136704 23.0502 28.3254 1747.43 837.417 2636.3 2636.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 0.000128 2048 340 1984 135936 18.0129 14.3373 374.739 418.744 825.937 826.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.001024 1024 220 448 14784 0.694272 3.82771 43.3272 47.8917 47.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 6.4e-05 2048 250 5632 290304 35.5185 28.3306 2200.64 836.904 3101.5 3101.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.000128 2048 470 1856 134400 18.0793 14.3551 355.72 418.755 807.014 807.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 3.2e-05 4096 500 3776 512000 234.472 134.215 5262.58 3976.61 9608.16 9608.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000512 512 100 192 37120 0.829408 2.05619 26.1923 29.1227 29.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 0.000128 4096 360 6144 120832 37.2552 28.322 1779.57 836.312 2681.56 2681.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000128 512 150 576 141312 5.42317 3.41466 29.4146 146.336 184.719 184.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 6.4e-05 1024 120 896 266240 25.2332 13.6151 176.682 417.908 633.597 633.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1620 0.000128 4096 370 5376 136704 23.0574 28.3189 1597.34 836.298 2485.08 2485.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 0.000128 2048 340 1984 136192 17.9935 14.3442 344.847 418.236 795.52 795.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 0.001024 1024 220 448 14592 0.689088 3.51027 43.1205 47.3628 47.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 6.4e-05 2048 250 5632 289792 35.4448 28.3219 1966.75 835.616 2866.24 2866.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.000128 2048 470 1856 134144 18.0788 14.3319 326.316 418.226 777.053 777.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 3.2e-05 4096 500 3776 512000 234.702 134.394 4840.19 3961.24 9170.82 9171.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000512 512 100 192 37120 0.828864 2.03197 26.2557 29.159 29.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 0.000128 4096 360 6144 120320 37.1548 28.2788 1639.11 833.285 2537.93 2538.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000128 512 150 576 138240 5.3881 3.3944 26.4313 145.75 181.089 181.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 6.4e-05 1024 120 896 261120 25.1509 13.3199 159.477 412.808 610.916 611.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1620 0.000128 4096 370 5376 136320 23.0606 28.3455 1470.29 836.64 2358.41 2358.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 0.000128 2048 340 1984 134400 17.9728 14.4423 313.454 416.633 762.6 762.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 0.001024 1024 220 448 14720 0.69312 3.38307 43.2802 47.3992 47.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 6.4e-05 2048 250 5632 289280 35.4469 28.2782 1806.4 835.871 2706.11 2706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.000128 2048 470 1856 133120 18.0453 14.344 299.222 416.642 748.356 748.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 3.2e-05 4096 500 3776 509952 235.021 134.595 4556.91 3962.58 8889.38 8889.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000512 512 100 192 36864 0.828864 1.93331 26.13 28.9354 28.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 0.000128 4096 360 6144 119808 37.2346 28.322 1531.35 835.111 2432.12 2432.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.000128 512 150 576 138240 5.38896 3.39347 25.1021 144.954 178.968 179.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 6.4e-05 1024 120 896 264192 24.8413 13.3243 153.928 412.972 605.225 605.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1620 0.000128 4096 370 5376 135936 23.0562 28.3116 1381.33 835.079 2267.86 2267.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 0.000128 2048 340 1984 135168 17.9938 14.4459 298.248 417.591 748.377 748.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.001024 1024 220 448 14592 0.694176 3.10192 42.1821 46.0194 46.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 6.4e-05 2048 250 5632 290304 35.484 28.3434 1669.12 838.128 2571.18 2571.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.000128 2048 470 1856 133632 18.0726 14.3319 283.361 417.583 733.451 733.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 3.2e-05 4096 500 3840 509312 236.834 135.471 15822.8 3971.67 20167.1 20167.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.000512 512 100 256 37024 0.835584 6.81392 26.3102 34.0015 34.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1210 0.000128 4096 360 6144 121472 37.2822 28.3771 3140.94 838.148 4044.85 4044.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1450 0.000128 512 150 640 142464 5.41859 3.41482 55.6331 148.709 213.306 213.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 6.4e-05 1024 120 896 268544 25.346 13.5102 475.835 418.912 933.761 933.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1620 0.000128 4096 370 5376 137312 23.0973 28.3668 2767.3 838.182 3657.02 3657.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1570 0.000128 2048 340 2048 136320 18.1129 14.42 938.155 419.085 1389.88 1389.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 940 0.001024 1024 220 512 14432 0.698496 10.9829 44.0241 55.7484 55.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1780 6.4e-05 2048 250 5632 291072 35.5252 28.4979 3682.14 838.053 4584.32 4584.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1780 0.000128 2048 470 1920 134592 18.219 14.3989 881.21 419.088 1333.02 1333.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 3.2e-05 4096 500 3840 509184 235.349 135.532 10144.2 3976.36 14491.8 14492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1630 0.000512 512 100 256 36992 0.831616 6.97584 26.3182 34.1683 34.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 0.000128 4096 360 6144 121344 37.206 28.3402 3492.82 838.556 4397.03 4397.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.000128 512 150 640 142336 5.40778 3.40765 58.0727 148.544 215.559 215.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 6.4e-05 1024 120 896 268288 25.174 13.4984 336.47 419.449 794.749 794.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1620 0.000128 4096 370 5376 137216 23.0359 28.3441 3086.99 838.543 3977 3977.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 0.000128 2048 340 2048 136192 18.0111 14.3713 682.357 419.49 1134.35 1134.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 940 0.001024 1024 220 512 14400 0.698368 11.436 43.8301 56.0084 56.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 6.4e-05 2048 250 5632 291072 35.435 28.2775 4132.77 838.922 5035.51 5035.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.000128 2048 470 1920 134528 18.1165 14.3495 651.736 419.36 1103.66 1103.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 3.2e-05 4096 500 3840 508928 235.981 135.515 6578.99 4029.27 10980 10980.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1630 0.000512 512 100 256 36928 0.83328 7.00979 26.5268 34.4121 34.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 0.000128 4096 360 6144 121344 37.2525 28.3455 2270.66 846.127 3182.49 3182.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.000128 512 150 640 142336 5.41875 3.41741 39.6012 148.41 196.972 197.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 6.4e-05 1024 120 896 268288 25.2034 13.6009 219.16 423.049 681.167 681.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1620 0.000128 4096 370 5376 137216 23.0482 28.3402 2003.12 846.052 2900.63 2900.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 0.000128 2048 340 2048 136192 18.0497 14.3875 444.585 423.112 900.251 900.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 940 0.001024 1024 220 512 14336 0.696128 11.3437 42.9569 55.0392 55.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 6.4e-05 2048 250 5632 290816 35.5009 28.3142 2676.3 845.94 3586.16 3586.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.000128 2048 470 1920 134400 18.139 14.3995 422.837 423.144 878.619 878.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 3.2e-05 4096 500 3840 508416 235.546 135.595 5354 3994.27 9719.68 9719.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1630 0.000512 512 100 256 36864 0.833536 6.95235 26.2753 34.1024 34.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 0.000128 4096 360 6144 120960 37.2204 28.332 1838.05 837.614 2741.33 2741.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.000128 512 150 640 142080 5.40394 3.41027 32.0107 147.566 188.517 188.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 6.4e-05 1024 120 896 267264 25.19 13.4959 177.012 418.777 634.634 634.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1620 0.000128 4096 370 5376 137088 23.0175 28.3372 1623.06 838.634 2513.13 2513.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 0.000128 2048 340 2048 135936 18.0008 14.3278 359.139 418.879 810.468 810.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 940 0.001024 1024 220 512 14304 0.692224 11.2492 43.4307 55.4143 55.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 6.4e-05 2048 250 5632 290688 35.4541 28.3548 2166.91 838.378 3069.2 3069.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 0.000128 2048 470 1920 134016 18.0835 14.473 341.043 418.877 792.58 792.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 3.2e-05 4096 500 3840 508928 235.966 135.565 4798.08 3972.48 9142.36 9142.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1630 0.000512 512 100 256 36864 0.82944 6.95674 26.2741 34.1016 34.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 0.000128 4096 360 6144 120832 37.2058 28.3162 1642.77 835.617 2544.01 2544.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.000128 512 150 640 141312 5.42522 3.40787 28.8769 147.165 185.004 185.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 6.4e-05 1024 120 896 266240 25.2284 13.5352 157.457 417.751 614.129 614.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1620 0.000128 4096 370 5376 136960 23.0429 28.3308 1452.56 840.047 2344.06 2344.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 0.000128 2048 340 2048 135680 17.9988 14.3364 320.217 417.888 770.556 770.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 940 0.001024 1024 220 512 14208 0.692704 11.174 43.2865 55.197 55.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 6.4e-05 2048 250 5632 290816 35.4738 28.3252 1939.53 838.015 2841.45 2841.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 0.000128 2048 470 1920 133632 18.08 14.4613 304.892 417.894 755.426 755.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 3.2e-05 4096 500 3840 508160 236.427 135.859 4383.67 3977.72 8733.96 8734.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1630 0.000512 512 100 256 36800 0.830144 6.94637 26.2555 34.0748 34.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 0.000128 4096 360 6144 120320 37.1758 28.3034 1500.23 835.228 2401.04 2401.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.000128 512 150 640 140800 5.38819 3.4095 26.1838 146.653 181.761 181.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 6.4e-05 1024 120 896 266240 25.3225 13.4984 145.593 419.218 603.792 603.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1620 0.000128 4096 370 5376 136640 23.0389 28.337 1324.88 840.831 2217.17 2217.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 0.000128 2048 340 2048 135040 17.9818 14.35 293.457 417.69 743.598 743.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 940 0.001024 1024 220 512 14240 0.692992 11.2012 43.3779 55.3169 55.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 6.4e-05 2048 250 5632 290560 35.4553 28.3668 1774.79 838.245 2676.96 2677.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 0.000128 2048 470 1920 133760 18.0276 14.3324 279.389 417.69 729.54 729.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 3.2e-05 4096 500 3840 506880 236.686 135.815 4041.34 3973.04 8387.17 8387.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 0.000512 512 100 256 36672 0.827712 6.92189 26.1927 33.9918 34.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1210 0.000128 4096 360 6144 120576 37.2798 28.3361 1388.92 837.442 2292.09 2292.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.000128 512 150 640 141312 5.40304 3.40621 24.4153 144.951 178.308 178.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 6.4e-05 1024 120 896 264192 25.2242 13.4451 133.323 416.419 588.572 588.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1620 0.000128 4096 370 5376 136704 23.0401 28.3356 1226.98 837.382 2115.81 2115.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 0.000128 2048 340 2048 135936 18.0122 14.4406 273.353 418.722 724.651 724.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 940 0.001024 1024 220 512 14208 0.6944 11.1724 43.4119 55.3222 55.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 6.4e-05 2048 250 5632 290304 35.5173 28.2904 1640.81 836.881 2541.61 2541.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 0.000128 2048 470 1920 133632 18.1084 14.3457 257.159 418.717 708.434 708.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 3.2e-05 4096 500 3840 507136 235.833 135.499 3789.8 3972.2 8133.62 8133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 0.000512 512 100 256 36736 0.831104 6.94707 26.2513 34.0729 34.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1210 0.000128 4096 360 6144 120960 37.207 28.33 1305.29 837.681 2208.61 2208.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.000128 512 150 640 141568 5.42563 3.40426 23.2231 146.543 178.727 178.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 6.4e-05 1024 120 896 265216 25.3669 13.4943 125.975 418.536 583.525 583.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1620 0.000128 4096 370 5376 136640 23.0298 28.3336 1148.14 837.582 2037.16 2037.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 0.000128 2048 340 2048 135296 18.0383 14.3581 254.429 418.816 705.759 705.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 940 0.001024 1024 220 512 14112 0.692544 11.1194 42.2679 54.1233 54.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 6.4e-05 2048 250 5632 290304 35.4799 28.2689 1538.3 837.026 2439.19 2439.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 0.000128 2048 470 1920 133504 18.0865 14.3418 241.494 418.82 692.843 692.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 3.2e-05 4096 500 3840 507904 236.697 135.956 3615.35 3982.49 7970.76 7970.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 0.000512 512 100 256 36608 0.827392 6.92429 26.2077 34.0026 34.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1210 0.000128 4096 360 6144 120832 37.2589 28.3196 1246.14 836.98 2148.81 2148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.000128 512 150 640 141312 5.43082 3.412 22.4119 146.312 177.697 177.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 6.4e-05 1024 120 896 266240 25.2285 13.4891 119.884 418.189 576.946 577.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1620 0.000128 4096 370 5376 136704 23.0581 28.3215 1095.93 836.883 1984.27 1984.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 0.000128 2048 340 2048 135168 18.0593 14.3361 243.02 418.521 694.057 694.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 940 0.001024 1024 220 512 14080 0.693792 11.0946 42.2524 54.0861 54.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1780 6.4e-05 2048 250 5632 289792 35.4409 28.2872 1461.37 836.194 2361.39 2361.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1780 0.000128 2048 470 1920 133120 18.1194 14.3401 229.23 418.525 680.377 680.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 3.2e-05 4096 500 3780 512512 233.823 133.291 3910.63 3957.12 8235.14 8235.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.000512 512 100 180 37408 0.833152 5.06874 26.309 32.2546 32.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1210 0.000128 4096 360 6180 120960 37.1959 28.3257 1211.56 837.569 2114.76 2114.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1450 0.000128 512 150 540 141568 5.42432 3.4056 23.8851 147.102 179.94 180.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 6.4e-05 1024 120 840 268800 25.2636 14.1988 427.629 418.54 885.787 885.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1620 0.000128 4096 370 5400 136640 23.0236 28.3182 1070.99 837.713 1960.12 1960.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 0.000128 2048 340 1980 136192 17.979 14.3461 229.468 418.826 680.72 680.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 940 0.001024 1024 220 420 15008 0.691872 9.52032 42.2473 52.5016 52.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1780 6.4e-05 2048 250 5640 290304 35.4862 28.3505 1421.46 836.896 2322.3 2322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1780 0.000128 2048 470 1860 135296 18.0373 14.3526 218.48 418.831 669.801 669.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 3.2e-05 4096 500 3776 510720 234.289 133.914 3841.53 3956.83 8166.84 8167.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.000512 512 100 192 37184 0.831552 5.21626 26.235 32.3273 32.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1210 0.000128 4096 360 6144 120960 37.213 28.326 1184 838.251 2087.9 2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 0.000128 512 150 576 141568 5.4263 3.4095 23.936 146.718 179.615 179.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 6.4e-05 1024 120 896 268800 25.2712 13.5001 444.851 423.125 906.908 907.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1620 0.000128 4096 370 5376 136640 23.0151 28.336 1046.59 838.225 1936.24 1936.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 0.000128 2048 340 1984 136192 17.9865 14.3323 224.586 419.187 676.192 676.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 940 0.001024 1024 220 448 14784 0.692224 9.43168 43.395 53.563 53.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1780 6.4e-05 2048 250 5632 290304 35.4754 28.2994 1396.15 840.7 2300.73 2300.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1780 0.000128 2048 470 1856 134400 18.0682 14.5145 213.373 419.134 665.19 665.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 3.2e-05 4096 500 3750 510720 235.457 133.894 3920.94 3947.52 8238.09 8238.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.000512 512 100 200 36960 0.8256 5.44154 26.1691 32.4809 32.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1210 0.000128 4096 360 6150 120960 37.4392 28.3941 1218.44 837.42 2121.8 2121.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 0.000128 512 150 550 141120 5.39197 3.41402 22.9602 145.886 177.779 177.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 6.4e-05 1024 120 850 268800 24.9124 13.4367 441.32 415.37 895.202 895.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1620 0.000128 4096 370 5400 136640 23.1772 28.385 1078.28 841.663 1971.58 1971.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 0.000128 2048 340 1950 136640 18.0482 14.4082 227.325 418.729 678.615 678.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 940 0.001024 1024 220 450 14560 0.69008 9.79398 42.1478 52.6756 52.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1780 6.4e-05 2048 250 5600 290080 35.5939 28.4768 1424.92 836.748 2325.85 2325.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1780 0.000128 2048 470 1850 134400 18.1618 14.3699 217.053 418.723 668.414 668.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 3.2e-05 4096 500 3744 510720 235.452 133.925 3888.45 3946.77 8204.88 8205.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.000512 512 100 192 37240 0.836448 5.43539 26.3125 32.6269 32.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1210 0.000128 4096 360 6144 120960 37.434 28.3783 1204.86 837.316 2108.1 2108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1450 0.000128 512 150 528 141120 5.39062 3.41226 23.4551 145.829 178.219 178.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 6.4e-05 1024 120 864 264320 25.3545 13.422 438.156 415.32 892.415 892.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1620 0.000128 4096 370 5376 136640 23.1813 28.3859 1069.1 839.625 1960.37 1960.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 0.000128 2048 340 1968 135520 18.113 14.3616 227.8 418.684 679.058 679.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 0.001024 1024 220 432 14840 0.693504 9.55674 43.3229 53.6147 53.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1780 6.4e-05 2048 250 5616 290080 35.6143 28.3618 1424.3 836.535 2324.93 2325.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1780 0.000128 2048 470 1872 134400 18.1679 14.4261 219.31 418.675 670.68 670.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 3.2e-05 4096 500 3744 514048 234.719 133.408 6798.24 3945.03 11111.7 11111.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.000512 512 100 192 37376 0.833568 5.29162 26.2797 32.4464 32.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1210 0.000128 4096 360 6144 121344 37.1668 28.312 1398.61 835.623 2299.82 2299.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.000128 512 150 544 143360 5.37344 3.41155 25.4966 146.584 180.992 181.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 6.4e-05 1024 120 864 270336 25.0236 13.4846 441.561 417.738 897.968 898.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1620 0.000128 4096 370 5376 136960 23.0605 28.3324 1240.16 836.979 2128.61 2128.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1570 0.000128 2048 340 1952 136192 17.9647 14.3314 259.505 417.894 709.794 709.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 0.001024 1024 220 448 14848 0.693632 9.64659 42.4468 52.8293 52.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1780 6.4e-05 2048 250 5600 290816 35.4978 28.3507 1641.52 838.018 2543.49 2543.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1780 0.000128 2048 470 1856 135168 18.029 14.3536 249.636 417.89 700.007 700.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1590 3.2e-05 4096 500 3744 510720 233.908 133.355 5966.91 3942.22 10276.7 10276.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 0.000512 512 100 192 36960 0.833472 7.78854 26.2548 34.9207 34.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1210 0.000128 4096 360 6144 120960 37.225 28.3361 2096.39 837.447 2999.51 2999.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 0.000128 512 150 544 142080 5.29888 3.39558 31.0033 146.387 186.214 186.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 6.4e-05 1024 120 864 261120 25.1325 13.3246 186.492 415.308 640.418 640.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1620 0.000128 4096 370 5376 136320 23.0298 28.3341 1853.03 837.428 2741.9 2741.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 0.000128 2048 340 1952 136320 17.9891 14.334 391.644 418.793 842.876 842.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 940 0.001024 1024 220 448 14400 0.688128 13.7876 43.2244 57.744 57.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1780 6.4e-05 2048 250 5600 288000 35.5102 28.2829 2439.79 836.139 3339.83 3339.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1780 0.000128 2048 470 1856 134400 18.0614 14.3483 375.622 418.785 826.923 827.025
