Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan  7 10:13:30 2023
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file kc705_timing.rpt
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[10]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[11]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__2/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[8]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[9]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/wen_reg/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[3]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[4]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/load_packet_fifo/rptr_empty/rempty_reg/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/spike_en_sync_inst/dest_ptr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[1]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep/Q (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.682     -793.170                   2435               125037        0.038        0.000                      0               125037        0.264        0.000                       0                 54126  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  clkout            {0.000 5.000}        10.000          100.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  4.269        0.000                      0                    7        0.204        0.000                      0                    7        1.100        0.000                       0                    10  
  clkout                 -0.609      -95.886                    402                41399        0.071        0.000                      0                41399        4.232        0.000                       0                 31136  
  crg_clkout0            -0.682     -697.283                   2033                82196        0.038        0.000                      0                82196        3.232        0.000                       0                 22381  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.621        0.000                      0                  481        0.096        0.000                      0                  481        3.232        0.000                       0                   185  
eth_tx_clk                1.592        0.000                      0                  350        0.108        0.000                      0                  350        3.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              2.226        0.000                      0                  590        0.542        0.000                      0                  590  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.259ns (39.610%)  route 0.395ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.571     4.869    crg_clkin
    SLICE_X108Y74        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDCE (Prop_fdce_C_Q)         0.259     5.128 r  FDCE/Q
                         net (fo=1, routed)           0.395     5.523    soclinux_reset0
    SLICE_X114Y76        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.441     9.500    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.328     9.829    
                         clock uncertainty           -0.035     9.793    
    SLICE_X114Y76        FDCE (Setup_fdce_C_D)       -0.002     9.791    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.972%)  route 0.389ns (60.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.573     4.871    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y76        FDCE (Prop_fdce_C_Q)         0.259     5.130 r  FDCE_1/Q
                         net (fo=1, routed)           0.389     5.519    soclinux_reset1
    SLICE_X114Y76        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.441     9.500    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.370     9.871    
                         clock uncertainty           -0.035     9.835    
    SLICE_X114Y76        FDCE (Setup_fdce_C_D)       -0.010     9.825    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.258%)  route 0.376ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_4/Q
                         net (fo=1, routed)           0.376     5.470    soclinux_reset4
    SLICE_X120Y73        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.328     9.830    
                         clock uncertainty           -0.035     9.794    
    SLICE_X120Y73        FDCE (Setup_fdce_C_D)       -0.002     9.792    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.260%)  route 0.375ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_3/Q
                         net (fo=1, routed)           0.375     5.470    soclinux_reset3
    SLICE_X119Y76        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X119Y76        FDCE (Setup_fdce_C_D)       -0.031     9.805    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.259ns (46.548%)  route 0.297ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.573     4.871    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y76        FDCE (Prop_fdce_C_Q)         0.259     5.130 r  FDCE_2/Q
                         net (fo=1, routed)           0.297     5.427    soclinux_reset2
    SLICE_X119Y76        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.328     9.830    
                         clock uncertainty           -0.035     9.794    
    SLICE_X119Y76        FDCE (Setup_fdce_C_D)       -0.022     9.772    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.259ns (43.779%)  route 0.333ns (56.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 9.547 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDCE (Prop_fdce_C_Q)         0.259     5.131 r  FDCE_6/Q
                         net (fo=1, routed)           0.333     5.463    soclinux_reset6
    SLICE_X123Y74        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.488     9.547    crg_clkin
    SLICE_X123Y74        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.328     9.876    
                         clock uncertainty           -0.035     9.840    
    SLICE_X123Y74        FDCE (Setup_fdce_C_D)       -0.022     9.818    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.149%)  route 0.302ns (53.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDCE (Prop_fdce_C_Q)         0.259     5.131 r  FDCE_5/Q
                         net (fo=1, routed)           0.302     5.433    soclinux_reset5
    SLICE_X120Y73        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X120Y73        FDCE (Setup_fdce_C_D)       -0.010     9.826    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  4.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.000%)  route 0.156ns (57.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.650     2.147    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y76        FDCE (Prop_fdce_C_Q)         0.118     2.265 r  FDCE_2/Q
                         net (fo=1, routed)           0.156     2.422    soclinux_reset2
    SLICE_X119Y76        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.364     2.177    
    SLICE_X119Y76        FDCE (Hold_fdce_C_D)         0.040     2.217    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.485%)  route 0.189ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDCE (Prop_fdce_C_Q)         0.118     2.266 r  FDCE_6/Q
                         net (fo=1, routed)           0.189     2.455    soclinux_reset6
    SLICE_X123Y74        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.914     2.568    crg_clkin
    SLICE_X123Y74        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.364     2.203    
    SLICE_X123Y74        FDCE (Hold_fdce_C_D)         0.040     2.243    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.068%)  route 0.194ns (65.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_4/Q
                         net (fo=1, routed)           0.194     2.442    soclinux_reset4
    SLICE_X120Y73        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.364     2.177    
    SLICE_X120Y73        FDCE (Hold_fdce_C_D)         0.037     2.214    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDCE (Prop_fdce_C_Q)         0.118     2.266 r  FDCE_5/Q
                         net (fo=1, routed)           0.148     2.415    soclinux_reset5
    SLICE_X120Y73        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X120Y73        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.393     2.148    
    SLICE_X120Y73        FDCE (Hold_fdce_C_D)         0.032     2.180    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.434%)  route 0.206ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.648     2.145    crg_clkin
    SLICE_X108Y74        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDCE (Prop_fdce_C_Q)         0.118     2.263 r  FDCE/Q
                         net (fo=1, routed)           0.206     2.469    soclinux_reset0
    SLICE_X114Y76        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.887     2.541    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     2.176    
    SLICE_X114Y76        FDCE (Hold_fdce_C_D)         0.037     2.213    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.727%)  route 0.196ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_3/Q
                         net (fo=1, routed)           0.196     2.445    soclinux_reset3
    SLICE_X119Y76        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y76        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.393     2.148    
    SLICE_X119Y76        FDCE (Hold_fdce_C_D)         0.038     2.186    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.694%)  route 0.187ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.650     2.147    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y76        FDCE (Prop_fdce_C_Q)         0.118     2.265 r  FDCE_1/Q
                         net (fo=1, routed)           0.187     2.452    soclinux_reset1
    SLICE_X114Y76        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.887     2.541    crg_clkin
    SLICE_X114Y76        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.393     2.147    
    SLICE_X114Y76        FDCE (Hold_fdce_C_D)         0.032     2.179    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y11   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X108Y74    FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X114Y76    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X114Y76    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y76    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y76    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X120Y73    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X120Y73    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y74    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X108Y74    FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y76    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y76    FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y76    FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y76    FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X120Y73    FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X120Y73    FDCE_6/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y74    FDCE_7/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X108Y74    FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y76    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X114Y76    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y76    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y76    FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X120Y73    FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X120Y73    FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y74    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout
  To Clock:  clkout

Setup :          402  Failing Endpoints,  Worst Slack       -0.609ns,  Total Violation      -95.886ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.801ns (51.494%)  route 2.639ns (48.506%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 13.413 - 5.000 ) 
    Source Clock Delay      (SCD):    9.100ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.228     9.100    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X2Y91         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.900 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.558    12.458    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X52Y168        LUT2 (Prop_lut2_I1_O)        0.043    12.501 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.501    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2_n_0
    SLICE_X52Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.757 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X52Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    12.869 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.532    13.401    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X53Y165        LUT4 (Prop_lut4_I2_O)        0.127    13.528 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.528    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X53Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.721 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.721    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.860 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.549    14.409    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/CO[0]_alias
    SLICE_X59Y164        LUT6 (Prop_lut6_I5_O)        0.131    14.540 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/spike_out_valid_i_1__2_comp/O
                         net (fo=1, routed)           0.000    14.540    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X59Y164        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.086    13.413    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X59Y164        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    13.959    
                         clock uncertainty           -0.066    13.892    
    SLICE_X59Y164        FDCE (Setup_fdce_C_D)        0.038    13.930    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.844ns (51.255%)  route 2.705ns (48.745%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.758ns = ( 13.758 - 5.000 ) 
    Source Clock Delay      (SCD):    9.366ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.494     9.366    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X6Y46         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    11.166 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.718    12.884    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.043    12.927 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.927    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.183 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.183    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    13.295 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.421    13.717    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.127    13.844 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.844    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.037 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.001    14.037    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.176 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.378    14.555    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/CO[0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I0_O)        0.131    14.686 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/spike_out_valid_i_2__3/O
                         net (fo=1, routed)           0.186    14.872    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/packet_out1__0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.043    14.915 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/spike_out_valid_i_1__3/O
                         net (fo=1, routed)           0.000    14.915    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X56Y95         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.431    13.758    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X56Y95         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.560    14.319    
                         clock uncertainty           -0.066    14.252    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.069    14.321    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.843ns (35.051%)  route 3.415ns (64.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.602ns = ( 13.602 - 5.000 ) 
    Source Clock Delay      (SCD):    9.446ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.574     9.446    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X3Y132        RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y132        RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      1.800    11.246 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/DOBDO[6]
                         net (fo=2, routed)           3.415    14.661    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/dout[24]
    SLICE_X105Y134       LUT5 (Prop_lut5_I4_O)        0.043    14.704 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/packet_out[24]_i_1__1/O
                         net (fo=1, routed)           0.000    14.704    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[29]_1[24]
    SLICE_X105Y134       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.275    13.602    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X105Y134       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.148    
                         clock uncertainty           -0.066    14.081    
    SLICE_X105Y134       FDCE (Setup_fdce_C_D)        0.038    14.119    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.781ns (51.167%)  route 2.654ns (48.833%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.408ns = ( 13.408 - 5.000 ) 
    Source Clock Delay      (SCD):    9.100ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.228     9.100    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X2Y90         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800    10.900 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[15]
                         net (fo=2, routed)           1.596    12.496    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/dout[20]
    SLICE_X51Y173        LUT2 (Prop_lut2_I1_O)        0.043    12.539 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_2__0/O
                         net (fo=1, routed)           0.000    12.539    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_2__0_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.734 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.734    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.845 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[0]
                         net (fo=8, routed)           0.467    13.312    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[4]
    SLICE_X53Y172        LUT4 (Prop_lut4_I2_O)        0.124    13.436 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.436    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X53Y172        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.631 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.631    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X53Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.770 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.404    14.174    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/CO[0]
    SLICE_X51Y171        LUT4 (Prop_lut4_I3_O)        0.131    14.305 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/spike_out_valid_i_2__0/O
                         net (fo=1, routed)           0.187    14.492    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X50Y170        LUT6 (Prop_lut6_I0_O)        0.043    14.535 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/spike_out_valid_i_1__0/O
                         net (fo=1, routed)           0.000    14.535    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X50Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.081    13.408    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X50Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    13.954    
                         clock uncertainty           -0.066    13.887    
    SLICE_X50Y170        FDCE (Setup_fdce_C_D)        0.067    13.954    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.843ns (36.136%)  route 3.257ns (63.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.406ns = ( 13.406 - 5.000 ) 
    Source Clock Delay      (SCD):    9.431ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.559     9.431    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X2Y134        RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y134        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800    11.231 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/DOADO[15]
                         net (fo=2, routed)           3.257    14.488    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/dout[15]
    SLICE_X52Y172        LUT5 (Prop_lut5_I4_O)        0.043    14.531 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/packet_out[15]_i_1__0/O
                         net (fo=1, routed)           0.000    14.531    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[29]_1[15]
    SLICE_X52Y172        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.079    13.406    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X52Y172        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.952    
                         clock uncertainty           -0.066    13.885    
    SLICE_X52Y172        FDCE (Setup_fdce_C_D)        0.069    13.954    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.843ns (34.033%)  route 3.572ns (65.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.758ns = ( 13.758 - 5.000 ) 
    Source Clock Delay      (SCD):    9.435ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.563     9.435    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X2Y120        RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y120        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800    11.235 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/DOADO[3]
                         net (fo=3, routed)           3.572    14.808    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/dout[3]
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.043    14.851 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out[3]_i_1__3/O
                         net (fo=1, routed)           0.000    14.851    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/D[3]
    SLICE_X57Y94         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.431    13.758    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X57Y94         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.304    
                         clock uncertainty           -0.066    14.237    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.038    14.275    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.801ns (52.313%)  route 2.553ns (47.687%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.588ns = ( 13.588 - 5.000 ) 
    Source Clock Delay      (SCD):    9.366ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.494     9.366    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X6Y46         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    11.166 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.718    12.884    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.043    12.927 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.927    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.183 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.183    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    13.295 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.421    13.717    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.127    13.844 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.844    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.037 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.001    14.037    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.176 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.413    14.589    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/CO[0]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.131    14.720 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out[10]_i_1__3/O
                         net (fo=1, routed)           0.000    14.720    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/D[10]
    SLICE_X58Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.261    13.588    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X58Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.560    14.149    
                         clock uncertainty           -0.066    14.082    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)        0.068    14.150    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.843ns (35.158%)  route 3.399ns (64.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.605ns = ( 13.605 - 5.000 ) 
    Source Clock Delay      (SCD):    9.448ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.576     9.448    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X3Y132        RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y132        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.800    11.248 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/DOADO[4]
                         net (fo=2, routed)           3.399    14.647    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/dout[4]
    SLICE_X107Y137       LUT5 (Prop_lut5_I4_O)        0.043    14.690 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/packet_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    14.690    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[29]_1[4]
    SLICE_X107Y137       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.278    13.605    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X107Y137       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.545    14.151    
                         clock uncertainty           -0.066    14.084    
    SLICE_X107Y137       FDCE (Setup_fdce_C_D)        0.038    14.122    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/packet_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.801ns (52.652%)  route 2.519ns (47.348%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.588ns = ( 13.588 - 5.000 ) 
    Source Clock Delay      (SCD):    9.366ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.494     9.366    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X6Y46         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    11.166 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.718    12.884    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.043    12.927 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.927    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.183 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    13.183    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    13.295 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.421    13.717    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.127    13.844 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.844    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.037 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.001    14.037    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.176 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.379    14.555    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/CO[0]
    SLICE_X61Y101        LUT5 (Prop_lut5_I3_O)        0.131    14.686 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out[8]_i_1__3/O
                         net (fo=1, routed)           0.000    14.686    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/D[8]
    SLICE_X61Y101        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.261    13.588    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X61Y101        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.560    14.149    
                         clock uncertainty           -0.066    14.082    
    SLICE_X61Y101        FDCE (Setup_fdce_C_D)        0.038    14.120    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.801ns (51.988%)  route 2.587ns (48.011%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.410ns = ( 13.410 - 5.000 ) 
    Source Clock Delay      (SCD):    9.100ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31134, routed)       1.228     9.100    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X2Y91         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.900 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.558    12.458    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X52Y168        LUT2 (Prop_lut2_I1_O)        0.043    12.501 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.501    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2_n_0
    SLICE_X52Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.757 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X52Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    12.869 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.532    13.401    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X53Y165        LUT4 (Prop_lut4_I2_O)        0.127    13.528 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.528    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X53Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.721 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.721    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.860 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.497    14.357    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X53Y168        LUT5 (Prop_lut5_I0_O)        0.131    14.488 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/packet_out[2]_i_1__2/O
                         net (fo=1, routed)           0.000    14.488    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[29]_1[2]
    SLICE_X53Y168        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31134, routed)       1.083    13.410    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X53Y168        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.956    
                         clock uncertainty           -0.066    13.889    
    SLICE_X53Y168        FDCE (Setup_fdce_C_D)        0.038    13.927    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/packet_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                 -0.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.155ns (48.696%)  route 0.163ns (51.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.596     4.057    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/snn_clk_clk
    SLICE_X81Y101        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.091     4.148 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data_reg[2][28]/Q
                         net (fo=1, routed)           0.163     4.312    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data_reg[2]_17[28]
    SLICE_X79Y101        LUT6 (Prop_lut6_I0_O)        0.064     4.376 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data[28]_i_1/O
                         net (fo=1, routed)           0.000     4.376    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data[28]_i_1_n_0
    SLICE_X79Y101        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.811     4.774    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/snn_clk_clk
    SLICE_X79Y101        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data_reg[28]/C
                         clock pessimism             -0.529     4.244    
    SLICE_X79Y101        FDCE (Hold_fdce_C_D)         0.060     4.304    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/output_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.152%)  route 0.134ns (47.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.694     4.155    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X22Y99         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y99         FDCE (Prop_fdce_C_Q)         0.118     4.273 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data_reg[0][4]/Q
                         net (fo=1, routed)           0.134     4.407    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data_reg_n_0_[0][4]
    SLICE_X23Y100        LUT6 (Prop_lut6_I2_O)        0.028     4.435 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.435    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data[4]_i_1__0_n_0
    SLICE_X23Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.862     4.825    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X23Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data_reg[4]/C
                         clock pessimism             -0.529     4.295    
    SLICE_X23Y100        FDCE (Hold_fdce_C_D)         0.060     4.355    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data_reg[3][10]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.153%)  route 0.155ns (54.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.646     4.107    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/snn_clk_clk
    SLICE_X68Y99         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.100     4.207 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data_reg[3][10]/Q
                         net (fo=1, routed)           0.155     4.363    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data_reg_n_0_[3][10]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.028     4.391 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.391    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data[10]_i_1__0_n_0
    SLICE_X69Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.814     4.777    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/snn_clk_clk
    SLICE_X69Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data_reg[10]/C
                         clock pessimism             -0.529     4.247    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.060     4.307    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/output_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.307    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.590     4.051    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X79Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDCE (Prop_fdce_C_Q)         0.100     4.151 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data_reg[1][5]/Q
                         net (fo=1, routed)           0.055     4.206    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data_reg_n_0_[1][5]
    SLICE_X78Y105        LUT6 (Prop_lut6_I5_O)        0.028     4.234 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.234    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data[5]_i_1_n_0
    SLICE_X78Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.810     4.773    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X78Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data_reg[5]/C
                         clock pessimism             -0.710     4.062    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.087     4.149    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[3][9]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.594     4.055    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X67Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDCE (Prop_fdce_C_Q)         0.100     4.155 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg[3][9]/Q
                         net (fo=1, routed)           0.055     4.210    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data_reg_n_0_[3][9]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.028     4.238 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.238    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data[9]_i_1__0_n_0
    SLICE_X66Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.814     4.777    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/snn_clk_clk
    SLICE_X66Y100        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[9]/C
                         clock pessimism             -0.710     4.066    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.087     4.153    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/output_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.641     4.102    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X131Y104       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y104       FDCE (Prop_fdce_C_Q)         0.100     4.202 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data_reg[3][7]/Q
                         net (fo=1, routed)           0.055     4.257    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data_reg_n_0_[3][7]
    SLICE_X130Y104       LUT6 (Prop_lut6_I1_O)        0.028     4.285 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.285    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data[7]_i_1__1_n_0
    SLICE_X130Y104       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.861     4.824    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X130Y104       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data_reg[7]/C
                         clock pessimism             -0.710     4.113    
    SLICE_X130Y104       FDCE (Hold_fdce_C_D)         0.087     4.200    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[1][18]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.627     4.088    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X47Y107        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.100     4.188 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[1][18]/Q
                         net (fo=1, routed)           0.055     4.243    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[1]_36[18]
    SLICE_X46Y107        LUT6 (Prop_lut6_I5_O)        0.028     4.271 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data[18]_i_1__1/O
                         net (fo=1, routed)           0.000     4.271    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data[18]_i_1__1_n_0
    SLICE_X46Y107        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.846     4.809    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X46Y107        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[18]/C
                         clock pessimism             -0.709     4.099    
    SLICE_X46Y107        FDCE (Hold_fdce_C_D)         0.087     4.186    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.628     4.089    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X47Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.100     4.189 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[3][1]/Q
                         net (fo=1, routed)           0.055     4.244    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data_reg[3]_38[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I1_O)        0.028     4.272 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.272    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data[1]_i_1__1_n_0
    SLICE_X46Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.847     4.810    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X46Y105        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[1]/C
                         clock pessimism             -0.709     4.100    
    SLICE_X46Y105        FDCE (Hold_fdce_C_D)         0.087     4.187    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.643     4.104    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X75Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDCE (Prop_fdce_C_Q)         0.100     4.204 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data_reg[1][14]/Q
                         net (fo=1, routed)           0.055     4.259    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data_reg[1]_46[14]
    SLICE_X74Y93         LUT6 (Prop_lut6_I5_O)        0.028     4.287 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data[14]_i_1__2/O
                         net (fo=1, routed)           0.000     4.287    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data[14]_i_1__2_n_0
    SLICE_X74Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.883     4.846    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/snn_clk_clk
    SLICE_X74Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data_reg[14]/C
                         clock pessimism             -0.730     4.115    
    SLICE_X74Y93         FDCE (Hold_fdce_C_D)         0.087     4.202    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/output_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.202    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31134, routed)       0.693     4.154    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X23Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDCE (Prop_fdce_C_Q)         0.100     4.254 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data_reg[2][19]/Q
                         net (fo=1, routed)           0.055     4.309    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data_reg_n_0_[2][19]
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.028     4.337 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data[19]_i_1__3/O
                         net (fo=1, routed)           0.000     4.337    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data[19]_i_1__3_n_0
    SLICE_X22Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31134, routed)       0.933     4.896    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X22Y93         FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data_reg[19]/C
                         clock pessimism             -0.730     4.165    
    SLICE_X22Y93         FDCE (Hold_fdce_C_D)         0.087     4.252    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/output_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y124    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y124    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y89     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y89     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_7/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y119    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y119    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y135    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y135    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y134    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y134    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y160    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y159    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y159    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y159    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y159    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X108Y125   SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X108Y125   SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y94     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y94     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y94     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y94     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y95     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y95     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y95     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X54Y95     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y138    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y138    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :         2033  Failing Endpoints,  Worst Slack       -0.682ns,  Total Violation     -697.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_3_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 0.631ns (8.035%)  route 7.222ns (91.965%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns = ( 16.632 - 8.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.572     9.445    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X91Y63         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.223     9.668 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/Q
                         net (fo=2, routed)           0.507    10.175    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[4]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.218 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.218    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.413 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.466 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.466    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.583 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_1/O[0]
                         net (fo=2602, routed)        6.715    17.298    soclinux_socbushandler_adapted_interface_adr[8]
    RAMB36_X1Y52         RAMB36E1                                     r  sram_reg_0_3_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.305    16.632    sys_clk
    RAMB36_X1Y52         RAMB36E1                                     r  sram_reg_0_3_3/CLKARDCLK
                         clock pessimism              0.545    17.177    
                         clock uncertainty           -0.064    17.113    
    RAMB36_X1Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.497    16.616    sram_reg_0_3_3
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_9_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.631ns (8.261%)  route 7.008ns (91.739%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 16.418 - 8.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.572     9.445    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X91Y63         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.223     9.668 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/Q
                         net (fo=2, routed)           0.507    10.175    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[4]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.218 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.218    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.413 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.466 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.466    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.583 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_1/O[0]
                         net (fo=2602, routed)        6.500    17.083    soclinux_socbushandler_adapted_interface_adr[8]
    RAMB36_X2Y44         RAMB36E1                                     r  sram_reg_0_9_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.091    16.418    sys_clk
    RAMB36_X2Y44         RAMB36E1                                     r  sram_reg_0_9_3/CLKARDCLK
                         clock pessimism              0.545    16.963    
                         clock uncertainty           -0.064    16.899    
    RAMB36_X2Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.497    16.402    sram_reg_0_9_3
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_4_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.578ns (7.239%)  route 7.407ns (92.761%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.764ns = ( 16.764 - 8.000 ) 
    Source Clock Delay      (SCD):    9.448ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.575     9.448    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X93Y62         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.223     9.671 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/Q
                         net (fo=2, routed)           0.382    10.052    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[3]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.095 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.095    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.407 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[3]
                         net (fo=3953, routed)        7.025    17.432    soclinux_socbushandler_adapted_interface_adr[3]
    RAMB36_X1Y61         RAMB36E1                                     r  sram_reg_3_4_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.437    16.764    sys_clk
    RAMB36_X1Y61         RAMB36E1                                     r  sram_reg_3_4_7/CLKARDCLK
                         clock pessimism              0.545    17.309    
                         clock uncertainty           -0.064    17.245    
    RAMB36_X1Y61         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.493    16.752    sram_reg_3_4_7
  -------------------------------------------------------------------
                         required time                         16.752    
                         arrival time                         -17.432    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_1_10_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.578ns (7.370%)  route 7.265ns (92.630%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.624ns = ( 16.624 - 8.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.572     9.445    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X91Y63         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.223     9.668 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/Q
                         net (fo=2, routed)           0.507    10.175    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[4]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.218 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.218    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.413 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.530 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[0]
                         net (fo=5227, routed)        6.757    17.287    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X1Y55         RAMB36E1                                     r  sram_reg_1_10_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.297    16.624    sys_clk
    RAMB36_X1Y55         RAMB36E1                                     r  sram_reg_1_10_5/CLKARDCLK
                         clock pessimism              0.545    17.169    
                         clock uncertainty           -0.064    17.105    
    RAMB36_X1Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.497    16.608    sram_reg_1_10_5
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_9_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.578ns (7.239%)  route 7.407ns (92.761%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.767ns = ( 16.767 - 8.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.572     9.445    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X91Y63         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.223     9.668 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/Q
                         net (fo=2, routed)           0.507    10.175    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[4]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.218 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.218    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.413 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.530 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[0]
                         net (fo=5227, routed)        6.899    17.429    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X5Y60         RAMB36E1                                     r  sram_reg_3_9_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.440    16.767    sys_clk
    RAMB36_X5Y60         RAMB36E1                                     r  sram_reg_3_9_3/CLKARDCLK
                         clock pessimism              0.545    17.312    
                         clock uncertainty           -0.064    17.248    
    RAMB36_X5Y60         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.497    16.751    sram_reg_3_9_3
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                         -17.429    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_3_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 0.631ns (8.174%)  route 7.089ns (91.826%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.502ns = ( 16.502 - 8.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.572     9.445    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X91Y63         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.223     9.668 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[4]/Q
                         net (fo=2, routed)           0.507    10.175    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[4]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.218 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.218    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_5_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.413 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.466 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.466    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.583 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_1/O[0]
                         net (fo=2602, routed)        6.581    17.164    soclinux_socbushandler_adapted_interface_adr[8]
    RAMB36_X1Y42         RAMB36E1                                     r  sram_reg_0_3_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.175    16.502    sys_clk
    RAMB36_X1Y42         RAMB36E1                                     r  sram_reg_0_3_6/CLKARDCLK
                         clock pessimism              0.545    17.047    
                         clock uncertainty           -0.064    16.983    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.497    16.486    sram_reg_0_3_6
  -------------------------------------------------------------------
                         required time                         16.486    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_8_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.578ns (7.358%)  route 7.277ns (92.642%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 16.637 - 8.000 ) 
    Source Clock Delay      (SCD):    9.448ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.575     9.448    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X93Y62         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.223     9.671 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/Q
                         net (fo=2, routed)           0.382    10.052    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[3]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.095 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.095    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.407 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[3]
                         net (fo=3953, routed)        6.895    17.303    soclinux_socbushandler_adapted_interface_adr[3]
    RAMB36_X5Y59         RAMB36E1                                     r  sram_reg_3_8_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.310    16.637    sys_clk
    RAMB36_X5Y59         RAMB36E1                                     r  sram_reg_3_8_3/CLKARDCLK
                         clock pessimism              0.545    17.182    
                         clock uncertainty           -0.064    17.118    
    RAMB36_X5Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.493    16.625    sram_reg_3_8_3
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_11_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.266ns (3.398%)  route 7.563ns (96.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns = ( 16.634 - 8.000 ) 
    Source Clock Delay      (SCD):    9.635ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.762     9.635    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X121Y40        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y40        FDRE (Prop_fdre_C_Q)         0.223     9.858 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/Q
                         net (fo=91, routed)          0.819    10.677    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[7]
    SLICE_X124Y53        LUT3 (Prop_lut3_I0_O)        0.043    10.720 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_10_5_i_1/O
                         net (fo=22, routed)          6.744    17.464    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm_n_1017
    RAMB36_X0Y52         RAMB36E1                                     r  sram_reg_3_11_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.307    16.634    sys_clk
    RAMB36_X0Y52         RAMB36E1                                     r  sram_reg_3_11_5/CLKARDCLK
                         clock pessimism              0.545    17.179    
                         clock uncertainty           -0.064    17.115    
    RAMB36_X0Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    16.787    sram_reg_3_11_5
  -------------------------------------------------------------------
                         required time                         16.787    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_8_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.974ns  (logic 0.484ns (6.070%)  route 7.490ns (93.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.760ns = ( 16.760 - 8.000 ) 
    Source Clock Delay      (SCD):    9.448ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.575     9.448    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X93Y62         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.223     9.671 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[2]/Q
                         net (fo=1, routed)           0.351    10.021    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[2]
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.261    10.282 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[1]
                         net (fo=3928, routed)        7.139    17.421    soclinux_socbushandler_adapted_interface_adr[1]
    RAMB36_X5Y66         RAMB36E1                                     r  sram_reg_3_8_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.433    16.760    sys_clk
    RAMB36_X5Y66         RAMB36E1                                     r  sram_reg_3_8_4/CLKARDCLK
                         clock pessimism              0.545    17.305    
                         clock uncertainty           -0.064    17.241    
    RAMB36_X5Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.496    16.745    sram_reg_3_8_4
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                         -17.421    
  -------------------------------------------------------------------
                         slack                                 -0.676    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_7_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.578ns (7.486%)  route 7.143ns (92.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.505ns = ( 16.505 - 8.000 ) 
    Source Clock Delay      (SCD):    9.448ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.575     9.448    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_rep__18_0
    SLICE_X93Y62         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.223     9.671 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]/Q
                         net (fo=2, routed)           0.382    10.052    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[3]
    SLICE_X95Y60         LUT2 (Prop_lut2_I0_O)        0.043    10.095 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.095    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.407 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[3]
                         net (fo=3953, routed)        6.761    17.168    soclinux_socbushandler_adapted_interface_adr[3]
    RAMB36_X1Y48         RAMB36E1                                     r  sram_reg_0_7_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.178    16.505    sys_clk
    RAMB36_X1Y48         RAMB36E1                                     r  sram_reg_0_7_4/CLKARDCLK
                         clock pessimism              0.545    17.050    
                         clock uncertainty           -0.064    16.986    
    RAMB36_X1Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.493    16.493    sram_reg_0_7_4
  -------------------------------------------------------------------
                         required time                         16.493    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                 -0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_rData_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.493%)  route 0.136ns (51.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.699     4.160    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/ram_block_reg
    SLICE_X63Y49         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_rData_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.100     4.260 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_rData_address_reg[1]/Q
                         net (fo=1, routed)           0.136     4.396    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address[1]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.028     4.424 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_address[1]_i_1/O
                         net (fo=1, routed)           0.000     4.424    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_cmd_payload_address[1]
    SLICE_X62Y50         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.886     4.849    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X62Y50         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_address_reg[1]/C
                         clock pessimism             -0.549     4.299    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.087     4.386    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.065%)  route 0.096ns (48.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.698     4.159    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X65Y45         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.100     4.259 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[30]/Q
                         net (fo=2, routed)           0.096     4.355    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/DIB0
    SLICE_X62Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.957     4.920    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/WCLK
    SLICE_X62Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMB/CLK
                         clock pessimism             -0.746     4.173    
    SLICE_X62Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.305    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.696     4.157    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X71Y44         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.100     4.257 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[48]/Q
                         net (fo=2, routed)           0.096     4.353    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/DIB0
    SLICE_X70Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.956     4.919    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/WCLK
    SLICE_X70Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/RAMB/CLK
                         clock pessimism             -0.747     4.171    
    SLICE_X70Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.303    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.494%)  route 0.111ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.691     4.152    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21]_0
    SLICE_X73Y33         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.100     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q
                         net (fo=3, routed)           0.111     4.363    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/DIC
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.949     4.912    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/WCLK
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMC/CLK
                         clock pessimism             -0.729     4.182    
    SLICE_X74Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.311    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.623%)  route 0.114ns (53.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.691     4.152    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21]_0
    SLICE_X73Y33         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.100     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[20]/Q
                         net (fo=3, routed)           0.114     4.367    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/DIB
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.949     4.912    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/WCLK
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.729     4.182    
    SLICE_X74Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.314    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.666%)  route 0.114ns (53.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.691     4.152    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21]_0
    SLICE_X73Y33         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.100     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[19]/Q
                         net (fo=3, routed)           0.114     4.367    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/DIA
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.949     4.912    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/WCLK
    SLICE_X74Y34         RAMD64E                                      r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMA/CLK
                         clock pessimism             -0.729     4.182    
    SLICE_X74Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.313    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 snn_3x2_param3_storage_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.601     4.062    sys_clk
    SLICE_X100Y112       FDRE                                         r  snn_3x2_param3_storage_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.100     4.162 r  snn_3x2_param3_storage_reg[22]/Q
                         net (fo=2, routed)           0.096     4.259    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/DIC0
    SLICE_X102Y112       RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.820     4.783    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/WCLK
    SLICE_X102Y112       RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/RAMC/CLK
                         clock pessimism             -0.707     4.075    
    SLICE_X102Y112       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.204    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_114_119/RAMC
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (35.055%)  route 0.169ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.700     4.161    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]_0
    SLICE_X55Y49         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.091     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/Q
                         net (fo=10, routed)          0.169     4.421    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/A3
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.959     4.922    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/WCLK
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.746     4.175    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     4.364    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (35.055%)  route 0.169ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.700     4.161    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]_0
    SLICE_X55Y49         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.091     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/Q
                         net (fo=10, routed)          0.169     4.421    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/A3
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.959     4.922    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/WCLK
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.746     4.175    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     4.364    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (35.055%)  route 0.169ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.700     4.161    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]_0
    SLICE_X55Y49         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.091     4.252 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushPtr_value_reg[3]/Q
                         net (fo=10, routed)          0.169     4.421    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/A3
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.959     4.922    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/WCLK
    SLICE_X56Y49         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP/CLK
                         clock pessimism             -0.746     4.175    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     4.364    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y95     storage_16_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y93     storage_17_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y9      VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y55     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y92     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y92     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y97     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y97     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y96     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X122Y63    data_mem_grain52_reg_64_127_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X122Y63    data_mem_grain52_reg_64_127_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y64    data_mem_grain53_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y64    data_mem_grain53_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y64    data_mem_grain53_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y64    data_mem_grain53_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y84    data_mem_grain55_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y84    data_mem_grain55_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y84    data_mem_grain55_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y84    data_mem_grain55_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X122Y63    data_mem_grain52_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X122Y63    data_mem_grain52_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y65    data_mem_grain52_reg_64_127_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y65    data_mem_grain52_reg_64_127_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y65    data_mem_grain52_reg_64_127_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y65    data_mem_grain52_reg_64_127_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y53    data_mem_grain57_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y53    data_mem_grain57_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y53    data_mem_grain57_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X152Y53    data_mem_grain57_reg_0_63_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.054ns
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.865     9.738    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.223     9.961 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.072    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X151Y15        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.727    11.054    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.683    11.738    
                         clock uncertainty           -0.060    11.677    
    SLICE_X151Y15        FDPE (Setup_fdpe_C_D)       -0.010    11.667    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.302ns (29.275%)  route 0.730ns (70.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.448    10.444    crg_reset_counter[2]
    SLICE_X151Y16        LUT4 (Prop_lut4_I2_O)        0.043    10.487 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.281    10.768    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.302ns (29.275%)  route 0.730ns (70.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.448    10.444    crg_reset_counter[2]
    SLICE_X151Y16        LUT4 (Prop_lut4_I2_O)        0.043    10.487 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.281    10.768    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.302ns (29.275%)  route 0.730ns (70.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.448    10.444    crg_reset_counter[2]
    SLICE_X151Y16        LUT4 (Prop_lut4_I2_O)        0.043    10.487 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.281    10.768    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.302ns (29.275%)  route 0.730ns (70.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.448    10.444    crg_reset_counter[2]
    SLICE_X151Y16        LUT4 (Prop_lut4_I2_O)        0.043    10.487 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.281    10.768    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.359ns (36.039%)  route 0.637ns (63.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.052ns = ( 14.052 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.236     9.973 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.448    10.420    crg_reset_counter[1]
    SLICE_X151Y16        LUT6 (Prop_lut6_I0_O)        0.123    10.543 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.190    10.733    crg_ic_reset_i_1_n_0
    SLICE_X151Y17        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.725    14.052    idelay_clk
    SLICE_X151Y17        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.660    14.713    
                         clock uncertainty           -0.060    14.652    
    SLICE_X151Y17        FDRE (Setup_fdre_C_D)       -0.022    14.630    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.010%)  route 0.414ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.865     9.738    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.204     9.942 r  FDPE_5/Q
                         net (fo=5, routed)           0.414    10.356    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.364    14.289    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.010%)  route 0.414ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.865     9.738    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.204     9.942 r  FDPE_5/Q
                         net (fo=5, routed)           0.414    10.356    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.364    14.289    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.010%)  route 0.414ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.865     9.738    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.204     9.942 r  FDPE_5/Q
                         net (fo=5, routed)           0.414    10.356    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.364    14.289    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.010%)  route 0.414ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.865     9.738    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.204     9.942 r  FDPE_5/Q
                         net (fo=5, routed)           0.414    10.356    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.364    14.289    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.100     4.337 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.392    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X151Y15        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.034     4.997    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.759     4.237    
    SLICE_X151Y15        FDPE (Hold_fdpe_C_D)         0.047     4.284    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    crg_reset_counter[0]
    SLICE_X152Y16        LUT2 (Prop_lut2_I0_O)        0.027     4.537 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.537    crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.096     4.332    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.030     4.540 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.540    crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.096     4.332    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    crg_reset_counter[0]
    SLICE_X152Y16        LUT1 (Prop_lut1_I0_O)        0.028     4.538 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.538    crg_reset_counter0[0]
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.087     4.323    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    crg_reset_counter[0]
    SLICE_X152Y16        LUT3 (Prop_lut3_I1_O)        0.028     4.538 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.538    crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.087     4.323    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.930%)  route 0.194ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.091     4.328 r  FDPE_5/Q
                         net (fo=5, routed)           0.194     4.522    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.032     4.216    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.930%)  route 0.194ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.091     4.328 r  FDPE_5/Q
                         net (fo=5, routed)           0.194     4.522    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.032     4.216    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.930%)  route 0.194ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.091     4.328 r  FDPE_5/Q
                         net (fo=5, routed)           0.194     4.522    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.032     4.216    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.930%)  route 0.194ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X151Y15        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y15        FDPE (Prop_fdpe_C_Q)         0.091     4.328 r  FDPE_5/Q
                         net (fo=5, routed)           0.194     4.522    idelay_rst
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.032     4.216    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.146ns (39.584%)  route 0.223ns (60.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.129     4.484    crg_reset_counter[2]
    SLICE_X151Y16        LUT6 (Prop_lut6_I2_O)        0.028     4.512 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.094     4.605    crg_ic_reset_i_1_n_0
    SLICE_X151Y17        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.032     4.995    idelay_clk
    SLICE_X151Y17        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.747     4.247    
    SLICE_X151Y17        FDRE (Hold_fdre_C_D)         0.040     4.287    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X151Y15    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y16    crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y16    crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X151Y15    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X151Y17    crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y15    FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y15    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y17    crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y17    crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y15    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y17    crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soclinux_mmcm_fb
  To Clock:  soclinux_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soclinux_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y10  BUFG_3/I
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2   BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_tx
  To Clock:  eth_clocks_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_tx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.751     1.751    eth_rx_clk
    SLICE_X119Y29        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y29        FDPE (Prop_fdpe_C_Q)         0.223     1.974 r  FDPE_8/Q
                         net (fo=1, routed)           0.111     2.085    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X119Y29        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_3/O
                         net (fo=185, routed)         1.616     3.616    eth_rx_clk
    SLICE_X119Y29        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.135     3.751    
                         clock uncertainty           -0.035     3.716    
    SLICE_X119Y29        FDPE (Setup_fdpe_C_D)       -0.010     3.706    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.539ns (11.701%)  route 4.068ns (88.299%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 9.611 - 8.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.747     1.747    eth_rx_clk
    SLICE_X93Y12         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y12         FDSE (Prop_fdse_C_Q)         0.223     1.970 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/Q
                         net (fo=9, routed)           0.469     2.439    p_14_in51_in
    SLICE_X95Y13         LUT2 (Prop_lut2_I1_O)        0.051     2.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2/O
                         net (fo=7, routed)           0.661     3.152    soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2_n_0
    SLICE_X93Y10         LUT6 (Prop_lut6_I2_O)        0.136     3.288 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.447     3.734    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X91Y10         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.461     4.238    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X92Y11         LUT6 (Prop_lut6_I5_O)        0.043     4.281 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.616     4.897    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X96Y12         LUT6 (Prop_lut6_I1_O)        0.043     4.940 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.413     6.354    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X101Y34        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.611     9.611    eth_rx_clk
    SLICE_X101Y34        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.092     9.703    
                         clock uncertainty           -0.035     9.668    
    SLICE_X101Y34        FDRE (Setup_fdre_C_D)       -0.010     9.658    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.539ns (12.539%)  route 3.760ns (87.461%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 9.614 - 8.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.747     1.747    eth_rx_clk
    SLICE_X93Y12         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y12         FDSE (Prop_fdse_C_Q)         0.223     1.970 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/Q
                         net (fo=9, routed)           0.469     2.439    p_14_in51_in
    SLICE_X95Y13         LUT2 (Prop_lut2_I1_O)        0.051     2.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2/O
                         net (fo=7, routed)           0.661     3.152    soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2_n_0
    SLICE_X93Y10         LUT6 (Prop_lut6_I2_O)        0.136     3.288 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.447     3.734    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X91Y10         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.461     4.238    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X92Y11         LUT6 (Prop_lut6_I5_O)        0.043     4.281 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.616     4.897    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X96Y12         LUT6 (Prop_lut6_I1_O)        0.043     4.940 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.105     6.046    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X105Y33        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.614     9.614    eth_rx_clk
    SLICE_X105Y33        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.092     9.706    
                         clock uncertainty           -0.035     9.671    
    SLICE_X105Y33        FDRE (Setup_fdre_C_D)       -0.022     9.649    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.649    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.539ns (12.648%)  route 3.723ns (87.352%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.747     1.747    eth_rx_clk
    SLICE_X93Y12         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y12         FDSE (Prop_fdse_C_Q)         0.223     1.970 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/Q
                         net (fo=9, routed)           0.469     2.439    p_14_in51_in
    SLICE_X95Y13         LUT2 (Prop_lut2_I1_O)        0.051     2.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2/O
                         net (fo=7, routed)           0.661     3.152    soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2_n_0
    SLICE_X93Y10         LUT6 (Prop_lut6_I2_O)        0.136     3.288 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.447     3.734    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X91Y10         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.461     4.238    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X92Y11         LUT6 (Prop_lut6_I5_O)        0.043     4.281 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.616     4.897    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X96Y12         LUT6 (Prop_lut6_I1_O)        0.043     4.940 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.068     6.009    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X101Y30        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.608     9.608    eth_rx_clk
    SLICE_X101Y30        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.092     9.700    
                         clock uncertainty           -0.035     9.665    
    SLICE_X101Y30        FDRE (Setup_fdre_C_D)       -0.019     9.646    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.646    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.539ns (13.149%)  route 3.560ns (86.851%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.747     1.747    eth_rx_clk
    SLICE_X93Y12         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y12         FDSE (Prop_fdse_C_Q)         0.223     1.970 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/Q
                         net (fo=9, routed)           0.469     2.439    p_14_in51_in
    SLICE_X95Y13         LUT2 (Prop_lut2_I1_O)        0.051     2.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2/O
                         net (fo=7, routed)           0.661     3.152    soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2_n_0
    SLICE_X93Y10         LUT6 (Prop_lut6_I2_O)        0.136     3.288 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.447     3.734    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X91Y10         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.461     4.238    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X92Y11         LUT6 (Prop_lut6_I5_O)        0.043     4.281 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.616     4.897    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X96Y12         LUT6 (Prop_lut6_I1_O)        0.043     4.940 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.906     5.846    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X103Y30        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.608     9.608    eth_rx_clk
    SLICE_X103Y30        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.092     9.700    
                         clock uncertainty           -0.035     9.665    
    SLICE_X103Y30        FDRE (Setup_fdre_C_D)       -0.008     9.657    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_pulsesynchronizer1_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.582ns (15.710%)  route 3.123ns (84.290%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 9.615 - 8.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.747     1.747    eth_rx_clk
    SLICE_X93Y12         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y12         FDSE (Prop_fdse_C_Q)         0.223     1.970 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[29]/Q
                         net (fo=9, routed)           0.469     2.439    p_14_in51_in
    SLICE_X95Y13         LUT2 (Prop_lut2_I1_O)        0.051     2.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2/O
                         net (fo=7, routed)           0.661     3.152    soclinux_ethmac_liteethmaccrc32checker_crc_reg[16]_i_2_n_0
    SLICE_X93Y10         LUT6 (Prop_lut6_I2_O)        0.136     3.288 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.447     3.734    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X91Y10         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.461     4.238    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X92Y11         LUT6 (Prop_lut6_I5_O)        0.043     4.281 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.616     4.897    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X96Y12         LUT6 (Prop_lut6_I1_O)        0.043     4.940 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.468     5.409    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X107Y16        LUT3 (Prop_lut3_I2_O)        0.043     5.452 r  soclinux_ethmac_pulsesynchronizer1_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     5.452    soclinux_ethmac_pulsesynchronizer1_toggle_i_i_1_n_0
    SLICE_X107Y16        FDRE                                         r  soclinux_ethmac_pulsesynchronizer1_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.615     9.615    eth_rx_clk
    SLICE_X107Y16        FDRE                                         r  soclinux_ethmac_pulsesynchronizer1_toggle_i_reg/C
                         clock pessimism              0.092     9.707    
                         clock uncertainty           -0.035     9.672    
    SLICE_X107Y16        FDRE (Setup_fdre_C_D)        0.034     9.706    soclinux_ethmac_pulsesynchronizer1_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.543ns (16.058%)  route 2.839ns (83.942%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 9.610 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.741     1.741    eth_rx_clk
    SLICE_X99Y19         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDRE (Prop_fdre_C_Q)         0.204     1.945 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.441     2.386    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X100Y19        LUT6 (Prop_lut6_I4_O)        0.124     2.510 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.336     2.846    storage_12_reg_i_8_n_0
    SLICE_X97Y17         LUT6 (Prop_lut6_I3_O)        0.043     2.889 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.321     3.210    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X101Y17        LUT5 (Prop_lut5_I1_O)        0.043     3.253 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=17, routed)          0.554     3.807    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X94Y15         LUT3 (Prop_lut3_I2_O)        0.043     3.850 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=13, routed)          0.534     4.384    soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready
    SLICE_X91Y14         LUT5 (Prop_lut5_I3_O)        0.043     4.427 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.341     4.768    ethphy_liteethphygmiimiirx_converter_converter_load_part
    SLICE_X92Y14         LUT2 (Prop_lut2_I1_O)        0.043     4.811 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.312     5.123    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.610     9.610    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.092     9.702    
                         clock uncertainty           -0.035     9.667    
    SLICE_X92Y12         FDRE (Setup_fdre_C_CE)      -0.201     9.466    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.543ns (16.058%)  route 2.839ns (83.942%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 9.610 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.741     1.741    eth_rx_clk
    SLICE_X99Y19         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDRE (Prop_fdre_C_Q)         0.204     1.945 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.441     2.386    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X100Y19        LUT6 (Prop_lut6_I4_O)        0.124     2.510 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.336     2.846    storage_12_reg_i_8_n_0
    SLICE_X97Y17         LUT6 (Prop_lut6_I3_O)        0.043     2.889 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.321     3.210    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X101Y17        LUT5 (Prop_lut5_I1_O)        0.043     3.253 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=17, routed)          0.554     3.807    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X94Y15         LUT3 (Prop_lut3_I2_O)        0.043     3.850 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=13, routed)          0.534     4.384    soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready
    SLICE_X91Y14         LUT5 (Prop_lut5_I3_O)        0.043     4.427 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.341     4.768    ethphy_liteethphygmiimiirx_converter_converter_load_part
    SLICE_X92Y14         LUT2 (Prop_lut2_I1_O)        0.043     4.811 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.312     5.123    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.610     9.610    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.092     9.702    
                         clock uncertainty           -0.035     9.667    
    SLICE_X92Y12         FDRE (Setup_fdre_C_CE)      -0.201     9.466    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.543ns (16.058%)  route 2.839ns (83.942%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 9.610 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.741     1.741    eth_rx_clk
    SLICE_X99Y19         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDRE (Prop_fdre_C_Q)         0.204     1.945 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.441     2.386    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X100Y19        LUT6 (Prop_lut6_I4_O)        0.124     2.510 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.336     2.846    storage_12_reg_i_8_n_0
    SLICE_X97Y17         LUT6 (Prop_lut6_I3_O)        0.043     2.889 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.321     3.210    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X101Y17        LUT5 (Prop_lut5_I1_O)        0.043     3.253 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=17, routed)          0.554     3.807    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X94Y15         LUT3 (Prop_lut3_I2_O)        0.043     3.850 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=13, routed)          0.534     4.384    soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready
    SLICE_X91Y14         LUT5 (Prop_lut5_I3_O)        0.043     4.427 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.341     4.768    ethphy_liteethphygmiimiirx_converter_converter_load_part
    SLICE_X92Y14         LUT2 (Prop_lut2_I1_O)        0.043     4.811 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.312     5.123    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.610     9.610    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.092     9.702    
                         clock uncertainty           -0.035     9.667    
    SLICE_X92Y12         FDRE (Setup_fdre_C_CE)      -0.201     9.466    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.543ns (16.058%)  route 2.839ns (83.942%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 9.610 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.741     1.741    eth_rx_clk
    SLICE_X99Y19         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDRE (Prop_fdre_C_Q)         0.204     1.945 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.441     2.386    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X100Y19        LUT6 (Prop_lut6_I4_O)        0.124     2.510 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.336     2.846    storage_12_reg_i_8_n_0
    SLICE_X97Y17         LUT6 (Prop_lut6_I3_O)        0.043     2.889 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.321     3.210    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X101Y17        LUT5 (Prop_lut5_I1_O)        0.043     3.253 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=17, routed)          0.554     3.807    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X94Y15         LUT3 (Prop_lut3_I2_O)        0.043     3.850 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=13, routed)          0.534     4.384    soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready
    SLICE_X91Y14         LUT5 (Prop_lut5_I3_O)        0.043     4.427 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.341     4.768    ethphy_liteethphygmiimiirx_converter_converter_load_part
    SLICE_X92Y14         LUT2 (Prop_lut2_I1_O)        0.043     4.811 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.312     5.123    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.610     9.610    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.092     9.702    
                         clock uncertainty           -0.035     9.667    
    SLICE_X92Y12         FDRE (Setup_fdre_C_CE)      -0.201     9.466    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.903%)  route 0.112ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.701     0.701    eth_rx_clk
    SLICE_X93Y13         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.091     0.792 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/Q
                         net (fo=10, routed)          0.112     0.904    storage_11_reg_0_7_0_5/DIB0
    SLICE_X94Y13         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.959     0.959    storage_11_reg_0_7_0_5/WCLK
    SLICE_X94Y13         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.245     0.714    
    SLICE_X94Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.808    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.706     0.706    eth_rx_clk
    SLICE_X119Y29        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y29        FDPE (Prop_fdpe_C_Q)         0.100     0.806 r  FDPE_8/Q
                         net (fo=1, routed)           0.055     0.861    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X119Y29        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.964     0.964    eth_rx_clk
    SLICE_X119Y29        FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.258     0.706    
    SLICE_X119Y29        FDPE (Hold_fdpe_C_D)         0.047     0.753    FDPE_9
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.863%)  route 0.157ns (61.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.701     0.701    eth_rx_clk
    SLICE_X93Y13         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.100     0.801 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/Q
                         net (fo=7, routed)           0.157     0.958    storage_11_reg_0_7_0_5/DIA1
    SLICE_X94Y13         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.959     0.959    storage_11_reg_0_7_0_5/WCLK
    SLICE_X94Y13         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     0.714    
    SLICE_X94Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.822    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.144%)  route 0.108ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.700     0.700    eth_rx_clk
    SLICE_X88Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDRE (Prop_fdre_C_Q)         0.100     0.800 r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[1]/Q
                         net (fo=4, routed)           0.108     0.908    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data[1]
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.960     0.960    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism             -0.228     0.732    
    SLICE_X92Y12         FDRE (Hold_fdre_C_D)         0.038     0.770    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.076%)  route 0.374ns (78.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.707     0.707    eth_rx_clk
    SLICE_X105Y33        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.100     0.807 r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.374     1.181    soclinux_ethmac_rx_converter_source_payload_error_reg[3]
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.993     0.993    eth_rx_clk
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.246     0.747    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.043    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.423%)  route 0.173ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.700     0.700    eth_rx_clk
    SLICE_X91Y12         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDRE (Prop_fdre_C_Q)         0.091     0.791 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/Q
                         net (fo=11, routed)          0.173     0.964    storage_11_reg_0_7_6_9/DIA0
    SLICE_X94Y12         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.960     0.960    storage_11_reg_0_7_6_9/WCLK
    SLICE_X94Y12         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.228     0.732    
    SLICE_X94Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.825    storage_11_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 soclinux_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.864%)  route 0.403ns (80.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.701     0.701    eth_rx_clk
    SLICE_X103Y31        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDRE (Prop_fdre_C_Q)         0.100     0.801 r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[36]/Q
                         net (fo=1, routed)           0.403     1.204    soclinux_ethmac_rx_converter_source_payload_data_reg[30]
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.993     0.993    eth_rx_clk
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.228     0.765    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.296     1.061    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.033%)  route 0.117ns (53.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.700     0.700    eth_rx_clk
    SLICE_X88Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDRE (Prop_fdre_C_Q)         0.100     0.800 r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/Q
                         net (fo=4, routed)           0.117     0.917    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data[2]
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.960     0.960    eth_rx_clk
    SLICE_X92Y12         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism             -0.228     0.732    
    SLICE_X92Y12         FDRE (Hold_fdre_C_D)         0.041     0.773    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.091ns (19.594%)  route 0.373ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.704     0.704    eth_rx_clk
    SLICE_X101Y34        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y34        FDRE (Prop_fdre_C_Q)         0.091     0.795 r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.373     1.168    soclinux_ethmac_rx_converter_source_payload_error_reg[1]
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.993     0.993    eth_rx_clk
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.228     0.765    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.258     1.023    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 soclinux_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.621%)  route 0.385ns (79.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.704     0.704    eth_rx_clk
    SLICE_X105Y30        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.100     0.804 r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[20]/Q
                         net (fo=1, routed)           0.385     1.189    soclinux_ethmac_rx_converter_source_payload_data_reg[16]
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.993     0.993    eth_rx_clk
    RAMB36_X3Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.246     0.747    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.043    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_3/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y6    storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X119Y29  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X14Y207  ethphy_eth_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X15Y207  ethphy_eth_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X15Y206  ethphy_eth_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X15Y206  ethphy_eth_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X91Y14   ethphy_liteethphygmiimiirx_converter_sink_valid_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X93Y14   ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X88Y12   ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X88Y12   ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y12   storage_11_reg_0_7_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y12   storage_11_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y13   storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.751     1.751    eth_tx_clk
    SLICE_X121Y29        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y29        FDPE (Prop_fdpe_C_Q)         0.223     1.974 r  FDPE_6/Q
                         net (fo=1, routed)           0.111     2.085    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X121Y29        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, routed)         1.616     3.616    eth_tx_clk
    SLICE_X121Y29        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.135     3.751    
                         clock uncertainty           -0.064     3.687    
    SLICE_X121Y29        FDPE (Setup_fdpe_C_D)       -0.010     3.677    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.677    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.840ns (21.014%)  route 3.157ns (78.986%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 9.696 - 8.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.807     1.807    eth_tx_clk
    SLICE_X136Y19        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y19        FDRE (Prop_fdre_C_Q)         0.236     2.043 r  ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/Q
                         net (fo=2, routed)           0.462     2.505    ethphy_liteethphygmiimiitx_gmii_tx_sink_ready
    SLICE_X136Y19        LUT4 (Prop_lut4_I0_O)        0.131     2.636 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=7, routed)           0.634     3.271    FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4_n_0
    SLICE_X129Y21        LUT4 (Prop_lut4_I3_O)        0.138     3.409 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.365     3.774    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X129Y22        LUT4 (Prop_lut4_I3_O)        0.054     3.828 r  storage_10_reg_i_45/O
                         net (fo=12, routed)          0.560     4.388    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X128Y19        LUT3 (Prop_lut3_I0_O)        0.145     4.533 r  storage_10_reg_i_44/O
                         net (fo=2, routed)           0.360     4.893    storage_10_reg_i_44_n_0
    SLICE_X129Y19        LUT6 (Prop_lut6_I3_O)        0.136     5.029 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           0.776     5.804    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.696     9.696    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.092     9.788    
                         clock uncertainty           -0.064     9.723    
    RAMB36_X6Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     9.307    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.886ns (52.487%)  route 1.707ns (47.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 9.662 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.404     5.424    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.662     9.662    eth_tx_clk
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[10]/C
                         clock pessimism              0.092     9.754    
                         clock uncertainty           -0.064     9.690    
    SLICE_X131Y22        FDRE (Setup_fdre_C_R)       -0.304     9.386    soclinux_ethmac_tx_padding_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.886ns (52.487%)  route 1.707ns (47.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 9.662 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.404     5.424    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.662     9.662    eth_tx_clk
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[11]/C
                         clock pessimism              0.092     9.754    
                         clock uncertainty           -0.064     9.690    
    SLICE_X131Y22        FDRE (Setup_fdre_C_R)       -0.304     9.386    soclinux_ethmac_tx_padding_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.886ns (52.487%)  route 1.707ns (47.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 9.662 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.404     5.424    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.662     9.662    eth_tx_clk
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[8]/C
                         clock pessimism              0.092     9.754    
                         clock uncertainty           -0.064     9.690    
    SLICE_X131Y22        FDRE (Setup_fdre_C_R)       -0.304     9.386    soclinux_ethmac_tx_padding_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.886ns (52.487%)  route 1.707ns (47.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 9.662 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.404     5.424    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.662     9.662    eth_tx_clk
    SLICE_X131Y22        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[9]/C
                         clock pessimism              0.092     9.754    
                         clock uncertainty           -0.064     9.690    
    SLICE_X131Y22        FDRE (Setup_fdre_C_R)       -0.304     9.386    soclinux_ethmac_tx_padding_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.751ns (19.707%)  route 3.060ns (80.293%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 9.666 - 8.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.807     1.807    eth_tx_clk
    SLICE_X136Y19        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y19        FDRE (Prop_fdre_C_Q)         0.236     2.043 r  ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/Q
                         net (fo=2, routed)           0.462     2.505    ethphy_liteethphygmiimiitx_gmii_tx_sink_ready
    SLICE_X136Y19        LUT4 (Prop_lut4_I0_O)        0.131     2.636 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4/O
                         net (fo=7, routed)           0.634     3.271    FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_4_n_0
    SLICE_X129Y21        LUT4 (Prop_lut4_I3_O)        0.138     3.409 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.365     3.774    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X129Y22        LUT4 (Prop_lut4_I3_O)        0.054     3.828 r  storage_10_reg_i_45/O
                         net (fo=12, routed)          0.650     4.478    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X129Y19        LUT6 (Prop_lut6_I4_O)        0.137     4.615 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q[5]_i_2/O
                         net (fo=2, routed)           0.499     5.113    soclinux_ethmac_tx_cdc_cdc_graycounter1_q[5]_i_2_n_0
    SLICE_X129Y19        LUT4 (Prop_lut4_I2_O)        0.055     5.168 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q[5]_i_1/O
                         net (fo=2, routed)           0.449     5.618    soclinux_ethmac_tx_cdc_cdc_rdport_adr[5]
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.666     9.666    eth_tx_clk
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.092     9.758    
                         clock uncertainty           -0.064     9.694    
    SLICE_X129Y19        FDRE (Setup_fdre_C_D)       -0.104     9.590    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                          9.590    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.886ns (53.467%)  route 1.641ns (46.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 9.665 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.339     5.358    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.665     9.665    eth_tx_clk
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/C
                         clock pessimism              0.092     9.757    
                         clock uncertainty           -0.064     9.693    
    SLICE_X131Y20        FDRE (Setup_fdre_C_R)       -0.304     9.389    soclinux_ethmac_tx_padding_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.886ns (53.467%)  route 1.641ns (46.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 9.665 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.339     5.358    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.665     9.665    eth_tx_clk
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/C
                         clock pessimism              0.092     9.757    
                         clock uncertainty           -0.064     9.693    
    SLICE_X131Y20        FDRE (Setup_fdre_C_R)       -0.304     9.389    soclinux_ethmac_tx_padding_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.886ns (53.467%)  route 1.641ns (46.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 9.665 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.831     1.831    eth_tx_clk
    RAMB36_X6Y4          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800     3.631 r  storage_10_reg/DOBDO[2]
                         net (fo=1, routed)           0.654     4.285    soclinux_ethmac_tx_converter_sink_payload_last_be[2]
    SLICE_X145Y22        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=4, routed)           0.648     4.976    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X130Y22        LUT6 (Prop_lut6_I1_O)        0.043     5.019 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.339     5.358    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.665     9.665    eth_tx_clk
    SLICE_X131Y20        FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/C
                         clock pessimism              0.092     9.757    
                         clock uncertainty           -0.064     9.693    
    SLICE_X131Y20        FDRE (Setup_fdre_C_R)       -0.304     9.389    soclinux_ethmac_tx_padding_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.706     0.706    eth_tx_clk
    SLICE_X121Y29        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y29        FDPE (Prop_fdpe_C_Q)         0.100     0.806 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     0.861    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X121Y29        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.964     0.964    eth_tx_clk
    SLICE_X121Y29        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.258     0.706    
    SLICE_X121Y29        FDPE (Hold_fdpe_C_D)         0.047     0.753    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.737     0.737    eth_tx_clk
    SLICE_X133Y21        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y21        FDSE (Prop_fdse_C_Q)         0.100     0.837 r  soclinux_ethmac_tx_crc_reg_reg[4]/Q
                         net (fo=2, routed)           0.116     0.953    soclinux_ethmac_tx_crc_reg_reg_n_0_[4]
    SLICE_X134Y20        LUT4 (Prop_lut4_I0_O)        0.028     0.981 r  soclinux_ethmac_tx_crc_crc_packet[19]_i_1/O
                         net (fo=1, routed)           0.000     0.981    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[19]
    SLICE_X134Y20        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.997     0.997    eth_tx_clk
    SLICE_X134Y20        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[19]/C
                         clock pessimism             -0.228     0.769    
    SLICE_X134Y20        FDRE (Hold_fdre_C_D)         0.087     0.856    soclinux_ethmac_tx_crc_crc_packet_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_converter_converter_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.885%)  route 0.110ns (46.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.741     0.741    eth_tx_clk
    SLICE_X135Y18        FDRE                                         r  ethphy_liteethphygmiimiitx_converter_converter_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y18        FDRE (Prop_fdre_C_Q)         0.100     0.841 r  ethphy_liteethphygmiimiitx_converter_converter_mux_reg/Q
                         net (fo=7, routed)           0.110     0.951    ethphy_liteethphygmiimiitx_converter_converter_mux
    SLICE_X134Y18        LUT4 (Prop_lut4_I3_O)        0.028     0.979 r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.979    ethphy_liteethphygmiimiitx_converter_converter_source_payload_data[2]
    SLICE_X134Y18        FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.999     0.999    eth_tx_clk
    SLICE_X134Y18        FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/C
                         clock pessimism             -0.247     0.752    
    SLICE_X134Y18        FDRE (Hold_fdre_C_D)         0.087     0.839    ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.157ns (58.129%)  route 0.113ns (41.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.735     0.735    eth_tx_clk
    SLICE_X133Y23        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y23        FDSE (Prop_fdse_C_Q)         0.091     0.826 r  soclinux_ethmac_tx_crc_reg_reg[1]/Q
                         net (fo=2, routed)           0.113     0.939    soclinux_ethmac_tx_crc_reg_reg_n_0_[1]
    SLICE_X134Y22        LUT5 (Prop_lut5_I4_O)        0.066     1.005 r  soclinux_ethmac_tx_crc_crc_packet[22]_i_1/O
                         net (fo=1, routed)           0.000     1.005    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[22]
    SLICE_X134Y22        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.995     0.995    eth_tx_clk
    SLICE_X134Y22        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[22]/C
                         clock pessimism             -0.228     0.767    
    SLICE_X134Y22        FDRE (Hold_fdre_C_D)         0.087     0.854    soclinux_ethmac_tx_crc_crc_packet_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.177%)  route 0.122ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.741     0.741    eth_tx_clk
    SLICE_X135Y18        FDRE                                         r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y18        FDRE (Prop_fdre_C_Q)         0.100     0.841 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=17, routed)          0.122     0.963    FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[1]
    SLICE_X134Y19        LUT6 (Prop_lut6_I1_O)        0.028     0.991 r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_i_1/O
                         net (fo=1, routed)           0.000     0.991    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_i_1_n_0
    SLICE_X134Y19        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.998     0.998    eth_tx_clk
    SLICE_X134Y19        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg/C
                         clock pessimism             -0.246     0.752    
    SLICE_X134Y19        FDRE (Hold_fdre_C_D)         0.087     0.839    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.955%)  route 0.097ns (43.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.734     0.734    eth_tx_clk
    SLICE_X133Y24        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y24        FDSE (Prop_fdse_C_Q)         0.100     0.834 r  soclinux_ethmac_tx_crc_reg_reg[25]/Q
                         net (fo=11, routed)          0.097     0.931    soclinux_ethmac_tx_crc_reg_reg_n_0_[25]
    SLICE_X133Y23        LUT5 (Prop_lut5_I0_O)        0.028     0.959 r  soclinux_ethmac_tx_crc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.959    soclinux_ethmac_tx_crc_next_reg[17]
    SLICE_X133Y23        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.993     0.993    eth_tx_clk
    SLICE_X133Y23        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[17]/C
                         clock pessimism             -0.247     0.746    
    SLICE_X133Y23        FDSE (Hold_fdse_C_D)         0.060     0.806    soclinux_ethmac_tx_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.216%)  route 0.130ns (46.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.741     0.741    eth_tx_clk
    SLICE_X134Y18        FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y18        FDRE (Prop_fdre_C_Q)         0.118     0.859 r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.130     0.989    ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data[3]
    SLICE_X132Y19        LUT3 (Prop_lut3_I0_O)        0.030     1.019 r  eth_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.019    eth_tx_data[3]_i_1_n_0
    SLICE_X132Y19        FDRE                                         r  eth_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.998     0.998    eth_tx_clk
    SLICE_X132Y19        FDRE                                         r  eth_tx_data_reg[3]/C
                         clock pessimism             -0.228     0.770    
    SLICE_X132Y19        FDRE (Hold_fdre_C_D)         0.096     0.866    eth_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.687%)  route 0.098ns (43.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.737     0.737    eth_tx_clk
    SLICE_X128Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y19        FDRE (Prop_fdre_C_Q)         0.100     0.837 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.098     0.935    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X129Y19        LUT6 (Prop_lut6_I0_O)        0.028     0.963 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.963    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next[3]
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.995     0.995    eth_tx_clk
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.247     0.748    
    SLICE_X129Y19        FDRE (Hold_fdre_C_D)         0.060     0.808    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.070%)  route 0.100ns (43.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.735     0.735    eth_tx_clk
    SLICE_X133Y23        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y23        FDSE (Prop_fdse_C_Q)         0.100     0.835 r  soclinux_ethmac_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.100     0.935    soclinux_ethmac_tx_crc_reg_reg_n_0_[6]
    SLICE_X133Y22        LUT5 (Prop_lut5_I0_O)        0.028     0.963 r  soclinux_ethmac_tx_crc_crc_packet[17]_i_1/O
                         net (fo=1, routed)           0.000     0.963    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[17]
    SLICE_X133Y22        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.995     0.995    eth_tx_clk
    SLICE_X133Y22        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[17]/C
                         clock pessimism             -0.247     0.748    
    SLICE_X133Y22        FDRE (Hold_fdre_C_D)         0.060     0.808    soclinux_ethmac_tx_crc_crc_packet_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.737     0.737    eth_tx_clk
    SLICE_X128Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y19        FDRE (Prop_fdre_C_Q)         0.100     0.837 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.099     0.936    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X129Y19        LUT4 (Prop_lut4_I3_O)        0.028     0.964 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.964    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next[4]
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.995     0.995    eth_tx_clk
    SLICE_X129Y19        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.247     0.748    
    SLICE_X129Y19        FDRE (Hold_fdre_C_D)         0.060     0.808    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y4    storage_10_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181  ODDR/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X121Y29  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X132Y19  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X133Y19  eth_tx_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X133Y19  eth_tx_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X134Y18  eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X134Y19  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X134Y19  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X136Y19  ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X121Y29  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X132Y19  eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X133Y19  eth_tx_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X133Y19  eth_tx_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X134Y19  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X134Y19  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y18  impl_xilinxmultiregimpl3_regs1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y18  impl_xilinxmultiregimpl3_regs1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y18  impl_xilinxmultiregimpl3_regs1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X132Y19  impl_xilinxmultiregimpl3_regs1_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X121Y29  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X121Y29  FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y22  soclinux_txdatapath_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X128Y22  soclinux_txdatapath_liteethmactxlastbe_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y20  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y20  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y20  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y20  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y20  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X128Y21  soclinux_ethmac_tx_converter_converter_mux_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.236ns (4.843%)  route 4.637ns (95.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.637    14.611    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X78Y118        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.247    16.574    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/out
    SLICE_X78Y118        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X78Y118        FDCE (Recov_fdce_C_CLR)     -0.234    16.836    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.236ns (4.843%)  route 4.637ns (95.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.637    14.611    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X78Y118        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.247    16.574    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/out
    SLICE_X78Y118        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[2]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X78Y118        FDCE (Recov_fdce_C_CLR)     -0.234    16.836    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.236ns (4.843%)  route 4.637ns (95.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.637    14.611    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X78Y118        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.247    16.574    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X78Y118        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X78Y118        FDCE (Recov_fdce_C_CLR)     -0.234    16.836    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.236ns (4.954%)  route 4.528ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.528    14.501    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X79Y116        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.249    16.576    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X79Y116        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/C
                         clock pessimism              0.560    17.137    
                         clock uncertainty           -0.064    17.072    
    SLICE_X79Y116        FDCE (Recov_fdce_C_CLR)     -0.292    16.780    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.236ns (4.954%)  route 4.528ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.528    14.501    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X79Y116        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.249    16.576    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X79Y116        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                         clock pessimism              0.560    17.137    
                         clock uncertainty           -0.064    17.072    
    SLICE_X79Y116        FDCE (Recov_fdce_C_CLR)     -0.292    16.780    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.236ns (4.954%)  route 4.528ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.528    14.501    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X79Y116        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.249    16.576    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X79Y116        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/C
                         clock pessimism              0.560    17.137    
                         clock uncertainty           -0.064    17.072    
    SLICE_X79Y116        FDCE (Recov_fdce_C_CLR)     -0.292    16.780    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.236ns (4.954%)  route 4.528ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.528    14.501    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X79Y116        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.249    16.576    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X79Y116        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[2]/C
                         clock pessimism              0.560    17.137    
                         clock uncertainty           -0.064    17.072    
    SLICE_X79Y116        FDCE (Recov_fdce_C_CLR)     -0.292    16.780    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.236ns (4.954%)  route 4.528ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.528    14.501    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X78Y116        FDCE                                         f  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.249    16.576    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/out
    SLICE_X78Y116        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[4]/C
                         clock pessimism              0.560    17.137    
                         clock uncertainty           -0.064    17.072    
    SLICE_X78Y116        FDCE (Recov_fdce_C_CLR)     -0.267    16.805    SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[4]
  -------------------------------------------------------------------
                         required time                         16.805    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.236ns (4.995%)  route 4.489ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 16.590 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.489    14.463    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X81Y114        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.263    16.590    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X81Y114        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.560    17.151    
                         clock uncertainty           -0.064    17.086    
    SLICE_X81Y114        FDCE (Recov_fdce_C_CLR)     -0.292    16.794    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.794    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.236ns (4.995%)  route 4.489ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 16.590 - 8.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=22379, routed)       1.865     9.738    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.236     9.974 f  FDPE_1/Q
                         net (fo=32858, routed)       4.489    14.463    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X81Y114        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=22379, routed)       1.263    16.590    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X81Y114        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism              0.560    17.151    
                         clock uncertainty           -0.064    17.086    
    SLICE_X81Y114        FDCE (Recov_fdce_C_CLR)     -0.292    16.794    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.794    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.128ns (24.606%)  route 0.392ns (75.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.651     4.112    sys_clk
    SLICE_X105Y70        FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.100     4.212 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.249     4.462    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_2
    SLICE_X106Y70        LUT4 (Prop_lut4_I2_O)        0.028     4.490 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.143     4.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X106Y70        FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.889     4.852    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X106Y70        FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/C
                         clock pessimism             -0.709     4.142    
    SLICE_X106Y70        FDPE (Remov_fdpe_C_PRE)     -0.052     4.090    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.633    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.128ns (24.606%)  route 0.392ns (75.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.651     4.112    sys_clk
    SLICE_X105Y70        FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.100     4.212 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.249     4.462    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_2
    SLICE_X106Y70        LUT4 (Prop_lut4_I2_O)        0.028     4.490 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.143     4.633    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X106Y70        FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.889     4.852    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X106Y70        FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/C
                         clock pessimism             -0.709     4.142    
    SLICE_X106Y70        FDPE (Remov_fdpe_C_PRE)     -0.052     4.090    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.633    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/dest_ptr_reg[234]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.107ns (7.062%)  route 1.408ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.408     5.753    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X141Y89        FDCE                                         f  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.935     4.898    SNN_3x2/spike_out_sync_inst/out
    SLICE_X141Y89        FDCE                                         r  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[234]/C
                         clock pessimism             -0.549     4.348    
    SLICE_X141Y89        FDCE (Remov_fdce_C_CLR)     -0.105     4.243    SNN_3x2/spike_out_sync_inst/dest_ptr_reg[234]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           5.753    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/ptr_x_reg[234]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.107ns (7.062%)  route 1.408ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.408     5.753    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X141Y89        FDCE                                         f  SNN_3x2/spike_out_sync_inst/ptr_x_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.935     4.898    SNN_3x2/spike_out_sync_inst/out
    SLICE_X141Y89        FDCE                                         r  SNN_3x2/spike_out_sync_inst/ptr_x_reg[234]/C
                         clock pessimism             -0.549     4.348    
    SLICE_X141Y89        FDCE (Remov_fdce_C_CLR)     -0.105     4.243    SNN_3x2/spike_out_sync_inst/ptr_x_reg[234]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           5.753    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/ptr_x_reg[42]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.107ns (6.846%)  route 1.456ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.456     5.800    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X136Y87        FDCE                                         f  SNN_3x2/spike_out_sync_inst/ptr_x_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.933     4.896    SNN_3x2/spike_out_sync_inst/out
    SLICE_X136Y87        FDCE                                         r  SNN_3x2/spike_out_sync_inst/ptr_x_reg[42]/C
                         clock pessimism             -0.549     4.346    
    SLICE_X136Y87        FDCE (Remov_fdce_C_CLR)     -0.086     4.260    SNN_3x2/spike_out_sync_inst/ptr_x_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           5.800    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/dest_ptr_reg[75]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.107ns (6.746%)  route 1.479ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.479     5.824    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X142Y94        FDCE                                         f  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.937     4.900    SNN_3x2/spike_out_sync_inst/out
    SLICE_X142Y94        FDCE                                         r  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[75]/C
                         clock pessimism             -0.549     4.350    
    SLICE_X142Y94        FDCE (Remov_fdce_C_CLR)     -0.086     4.264    SNN_3x2/spike_out_sync_inst/dest_ptr_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/ptr_x_reg[75]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.107ns (6.746%)  route 1.479ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.479     5.824    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X142Y94        FDCE                                         f  SNN_3x2/spike_out_sync_inst/ptr_x_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.937     4.900    SNN_3x2/spike_out_sync_inst/out
    SLICE_X142Y94        FDCE                                         r  SNN_3x2/spike_out_sync_inst/ptr_x_reg[75]/C
                         clock pessimism             -0.549     4.350    
    SLICE_X142Y94        FDCE (Remov_fdce_C_CLR)     -0.086     4.264    SNN_3x2/spike_out_sync_inst/ptr_x_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/dest_ptr_reg[205]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.107ns (6.870%)  route 1.450ns (93.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.450     5.795    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X123Y82        FDCE                                         f  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[205]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.922     4.885    SNN_3x2/spike_out_sync_inst/out
    SLICE_X123Y82        FDCE                                         r  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[205]/C
                         clock pessimism             -0.549     4.335    
    SLICE_X123Y82        FDCE (Remov_fdce_C_CLR)     -0.105     4.230    SNN_3x2/spike_out_sync_inst/dest_ptr_reg[205]
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/dest_ptr_reg[45]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.107ns (6.870%)  route 1.450ns (93.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.450     5.795    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X123Y82        FDCE                                         f  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.922     4.885    SNN_3x2/spike_out_sync_inst/out
    SLICE_X123Y82        FDCE                                         r  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[45]/C
                         clock pessimism             -0.549     4.335    
    SLICE_X123Y82        FDCE (Remov_fdce_C_CLR)     -0.105     4.230    SNN_3x2/spike_out_sync_inst/dest_ptr_reg[45]
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_sync_inst/dest_ptr_reg[77]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.107ns (6.870%)  route 1.450ns (93.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=22379, routed)       0.776     4.237    sys_clk
    SLICE_X152Y15        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y15        FDPE (Prop_fdpe_C_Q)         0.107     4.344 f  FDPE_1/Q
                         net (fo=32858, routed)       1.450     5.795    SNN_3x2/spike_out_sync_inst/sys_rst
    SLICE_X123Y82        FDCE                                         f  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=22379, routed)       0.922     4.885    SNN_3x2/spike_out_sync_inst/out
    SLICE_X123Y82        FDCE                                         r  SNN_3x2/spike_out_sync_inst/dest_ptr_reg[77]/C
                         clock pessimism             -0.549     4.335    
    SLICE_X123Y82        FDCE (Remov_fdce_C_CLR)     -0.105     4.230    SNN_3x2/spike_out_sync_inst/dest_ptr_reg[77]
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  1.564    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p   | cpu_reset      | FDCE           | -        |    -0.846 (r) | FAST    |     3.152 (r) | SLOW    |             |
clk200_p   | eth_mdio       | FDRE           | -        |    -0.289 (r) | FAST    |     4.589 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |    -0.217 (r) | FAST    |     4.480 (r) | SLOW    | crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     4.023 (r) | SLOW    |    -2.083 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     3.840 (r) | SLOW    |    -1.996 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[2] | FDRE           | -        |     3.927 (r) | SLOW    |    -2.042 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[3] | FDRE           | -        |     4.068 (r) | SLOW    |    -2.096 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[4] | FDRE           | -        |     4.565 (r) | SLOW    |    -2.406 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[5] | FDRE           | -        |     4.115 (r) | SLOW    |    -2.129 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[6] | FDRE           | -        |     4.211 (r) | SLOW    |    -2.189 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[7] | FDRE           | -        |     4.298 (r) | SLOW    |    -2.249 (r) | FAST    |             |
eth_rx_clk | eth_rx_dv      | FDRE           | -        |     4.161 (r) | SLOW    |    -2.173 (r) | FAST    |             |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
Reference  | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock      | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
clk200_p   | ddram_dq[0]    | FDRE           | -        |     15.014 (r) | SLOW    |      6.765 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[1]    | FDRE           | -        |     15.241 (r) | SLOW    |      6.883 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[2]    | FDRE           | -        |     15.211 (r) | SLOW    |      6.870 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[3]    | FDRE           | -        |     15.116 (r) | SLOW    |      6.826 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[4]    | FDRE           | -        |     15.340 (r) | SLOW    |      6.927 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[5]    | FDRE           | -        |     14.922 (r) | SLOW    |      6.721 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[6]    | FDRE           | -        |     14.762 (r) | SLOW    |      6.624 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[7]    | FDRE           | -        |     15.342 (r) | SLOW    |      6.932 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[8]    | FDRE           | -        |     14.718 (r) | SLOW    |      6.573 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[9]    | FDRE           | -        |     14.325 (r) | SLOW    |      6.368 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[10]   | FDRE           | -        |     14.641 (r) | SLOW    |      6.529 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[11]   | FDRE           | -        |     14.408 (r) | SLOW    |      6.412 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[12]   | FDRE           | -        |     14.632 (r) | SLOW    |      6.517 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[13]   | FDRE           | -        |     14.534 (r) | SLOW    |      6.473 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[14]   | FDRE           | -        |     14.240 (r) | SLOW    |      6.311 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[15]   | FDRE           | -        |     14.325 (r) | SLOW    |      6.355 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[16]   | FDRE           | -        |     13.751 (r) | SLOW    |      6.041 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[17]   | FDRE           | -        |     13.581 (r) | SLOW    |      5.940 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[18]   | FDRE           | -        |     14.017 (r) | SLOW    |      6.194 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[19]   | FDRE           | -        |     13.932 (r) | SLOW    |      6.148 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[20]   | FDRE           | -        |     13.681 (r) | SLOW    |      5.997 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[21]   | FDRE           | -        |     13.554 (r) | SLOW    |      5.930 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[22]   | FDRE           | -        |     13.861 (r) | SLOW    |      6.102 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[23]   | FDRE           | -        |     13.939 (r) | SLOW    |      6.146 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[24]   | FDRE           | -        |     13.059 (r) | SLOW    |      5.662 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[25]   | FDRE           | -        |     13.367 (r) | SLOW    |      5.836 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[26]   | FDRE           | -        |     13.138 (r) | SLOW    |      5.718 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[27]   | FDRE           | -        |     13.328 (r) | SLOW    |      5.823 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[28]   | FDRE           | -        |     13.448 (r) | SLOW    |      5.880 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[29]   | FDRE           | -        |     13.249 (r) | SLOW    |      5.779 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[30]   | FDRE           | -        |     13.065 (r) | SLOW    |      5.674 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[31]   | FDRE           | -        |     12.967 (r) | SLOW    |      5.617 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[32]   | FDRE           | -        |     14.033 (r) | SLOW    |      6.186 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[33]   | FDRE           | -        |     14.225 (r) | SLOW    |      6.281 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[34]   | FDRE           | -        |     14.376 (r) | SLOW    |      6.376 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[35]   | FDRE           | -        |     14.466 (r) | SLOW    |      6.424 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[36]   | FDRE           | -        |     14.569 (r) | SLOW    |      6.477 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[37]   | FDRE           | -        |     13.979 (r) | SLOW    |      6.139 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[38]   | FDRE           | -        |     14.129 (r) | SLOW    |      6.236 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[39]   | FDRE           | -        |     14.212 (r) | SLOW    |      6.281 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[40]   | FDRE           | -        |     15.153 (r) | SLOW    |      6.774 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[41]   | FDRE           | -        |     15.341 (r) | SLOW    |      6.874 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[42]   | FDRE           | -        |     14.976 (r) | SLOW    |      6.669 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[43]   | FDRE           | -        |     14.994 (r) | SLOW    |      6.678 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[44]   | FDRE           | -        |     15.348 (r) | SLOW    |      6.879 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[45]   | FDRE           | -        |     15.259 (r) | SLOW    |      6.831 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[46]   | FDRE           | -        |     14.811 (r) | SLOW    |      6.573 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[47]   | FDRE           | -        |     14.914 (r) | SLOW    |      6.625 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[48]   | FDRE           | -        |     15.929 (r) | SLOW    |      7.186 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[49]   | FDRE           | -        |     16.022 (r) | SLOW    |      7.243 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[50]   | FDRE           | -        |     15.711 (r) | SLOW    |      7.091 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[51]   | FDRE           | -        |     15.632 (r) | SLOW    |      7.043 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[52]   | FDRE           | -        |     16.103 (r) | SLOW    |      7.291 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[53]   | FDRE           | -        |     15.517 (r) | SLOW    |      6.986 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[54]   | FDRE           | -        |     16.104 (r) | SLOW    |      7.286 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[55]   | FDRE           | -        |     15.703 (r) | SLOW    |      7.086 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[56]   | FDRE           | -        |     16.752 (r) | SLOW    |      7.628 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[57]   | FDRE           | -        |     16.834 (r) | SLOW    |      7.685 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[58]   | FDRE           | -        |     16.451 (r) | SLOW    |      7.484 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[59]   | FDRE           | -        |     16.537 (r) | SLOW    |      7.532 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[60]   | FDRE           | -        |     16.269 (r) | SLOW    |      7.387 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[61]   | FDRE           | -        |     16.359 (r) | SLOW    |      7.436 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[62]   | FDRE           | -        |     16.939 (r) | SLOW    |      7.728 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[63]   | FDRE           | -        |     16.926 (r) | SLOW    |      7.729 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[0] | FDRE           | -        |     13.850 (r) | SLOW    |      6.053 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[1] | FDRE           | -        |     13.628 (r) | SLOW    |      5.906 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[2] | FDRE           | -        |     13.144 (r) | SLOW    |      5.649 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[3] | FDRE           | -        |     12.859 (r) | SLOW    |      5.499 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[4] | FDRE           | -        |     13.686 (r) | SLOW    |      5.960 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[5] | FDRE           | -        |     13.996 (r) | SLOW    |      6.112 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[6] | FDRE           | -        |     14.277 (r) | SLOW    |      6.280 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[7] | FDRE           | -        |     14.557 (r) | SLOW    |      6.426 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[0] | FDRE           | -        |     13.853 (r) | SLOW    |      6.053 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[1] | FDRE           | -        |     13.632 (r) | SLOW    |      5.906 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[2] | FDRE           | -        |     13.141 (r) | SLOW    |      5.649 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[3] | FDRE           | -        |     12.854 (r) | SLOW    |      5.499 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[4] | FDRE           | -        |     13.686 (r) | SLOW    |      5.960 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[5] | FDRE           | -        |     13.996 (r) | SLOW    |      6.112 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[6] | FDRE           | -        |     14.273 (r) | SLOW    |      6.280 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[7] | FDRE           | -        |     14.551 (r) | SLOW    |      6.426 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdc        | FDRE           | -        |     16.743 (r) | SLOW    |      7.536 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdio       | FDRE           | -        |     17.009 (r) | SLOW    |      6.833 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_rst_n      | FDRE           | -        |     17.832 (r) | SLOW    |      7.566 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | serial_tx      | FDSE           | -        |     17.050 (r) | SLOW    |      7.690 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led0      | FDRE           | -        |     15.119 (r) | SLOW    |      6.694 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led1      | FDRE           | -        |     14.943 (r) | SLOW    |      6.611 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led2      | FDRE           | -        |     14.894 (r) | SLOW    |      6.580 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led3      | FDRE           | -        |     14.861 (r) | SLOW    |      6.543 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led4      | FDRE           | -        |     16.706 (r) | SLOW    |      7.285 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led5      | FDRE           | -        |     19.244 (r) | SLOW    |      8.539 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led6      | FDRE           | -        |     18.975 (r) | SLOW    |      8.540 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led7      | FDRE           | -        |     18.540 (r) | SLOW    |      8.109 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | crg_clkout1 |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (r) | SLOW    |      2.061 (r) | FAST    |             |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (f) | SLOW    |      2.061 (f) | FAST    |             |
eth_tx_clk | eth_tx_data[0] | FDRE           | -        |     10.872 (r) | SLOW    |      5.110 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[1] | FDRE           | -        |     10.087 (r) | SLOW    |      4.645 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[2] | FDRE           | -        |     10.033 (r) | SLOW    |      4.629 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[3] | FDRE           | -        |     10.674 (r) | SLOW    |      4.992 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[4] | FDRE           | -        |     11.213 (r) | SLOW    |      5.395 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[5] | FDRE           | -        |     10.467 (r) | SLOW    |      4.872 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[6] | FDRE           | -        |     10.887 (r) | SLOW    |      5.024 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[7] | FDRE           | -        |     10.371 (r) | SLOW    |      4.834 (r) | FAST    |             |
eth_tx_clk | eth_tx_en      | FDRE           | -        |     10.419 (r) | SLOW    |      4.841 (r) | FAST    |             |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |        12.978 | SLOW    |         9.815 | SLOW    |         5.420 | SLOW    |         6.094 | SLOW    |
eth_rx_clk | clk200_p    |        -2.494 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk200_p    |        -2.731 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |        16.643 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         4.696 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |        18.147 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         4.497 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.569 ns
Ideal Clock Offset to Actual Clock: -3.281 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   4.023 (r) | SLOW    |  -2.083 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.840 (r) | SLOW    |  -1.996 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.927 (r) | SLOW    |  -2.042 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   4.068 (r) | SLOW    |  -2.096 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[4]     |   4.565 (r) | SLOW    |  -2.406 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[5]     |   4.115 (r) | SLOW    |  -2.129 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[6]     |   4.211 (r) | SLOW    |  -2.189 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[7]     |   4.298 (r) | SLOW    |  -2.249 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.565 (r) | SLOW    |  -1.996 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 3.972 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   15.014 (r) | SLOW    |   4.675 (r) | FAST    |    2.047 |
ddram_dq[1]        |   15.241 (r) | SLOW    |   4.677 (r) | FAST    |    2.273 |
ddram_dq[2]        |   15.211 (r) | SLOW    |   4.676 (r) | FAST    |    2.243 |
ddram_dq[3]        |   15.116 (r) | SLOW    |   4.676 (r) | FAST    |    2.148 |
ddram_dq[4]        |   15.340 (r) | SLOW    |   4.677 (r) | FAST    |    2.373 |
ddram_dq[5]        |   14.922 (r) | SLOW    |   4.675 (r) | FAST    |    1.955 |
ddram_dq[6]        |   14.762 (r) | SLOW    |   4.675 (r) | FAST    |    1.794 |
ddram_dq[7]        |   15.342 (r) | SLOW    |   4.677 (r) | FAST    |    2.375 |
ddram_dq[8]        |   14.718 (r) | SLOW    |   4.673 (r) | FAST    |    1.751 |
ddram_dq[9]        |   14.325 (r) | SLOW    |   4.668 (r) | FAST    |    1.357 |
ddram_dq[10]       |   14.641 (r) | SLOW    |   4.673 (r) | FAST    |    1.674 |
ddram_dq[11]       |   14.408 (r) | SLOW    |   4.668 (r) | FAST    |    1.440 |
ddram_dq[12]       |   14.632 (r) | SLOW    |   4.671 (r) | FAST    |    1.665 |
ddram_dq[13]       |   14.534 (r) | SLOW    |   4.671 (r) | FAST    |    1.567 |
ddram_dq[14]       |   14.240 (r) | SLOW    |   4.667 (r) | FAST    |    1.272 |
ddram_dq[15]       |   14.325 (r) | SLOW    |   4.667 (r) | FAST    |    1.358 |
ddram_dq[16]       |   13.751 (r) | SLOW    |   4.673 (r) | FAST    |    0.784 |
ddram_dq[17]       |   13.581 (r) | SLOW    |   4.673 (r) | FAST    |    0.613 |
ddram_dq[18]       |   14.017 (r) | SLOW    |   4.668 (r) | FAST    |    1.050 |
ddram_dq[19]       |   13.932 (r) | SLOW    |   4.668 (r) | FAST    |    0.965 |
ddram_dq[20]       |   13.681 (r) | SLOW    |   4.673 (r) | FAST    |    0.713 |
ddram_dq[21]       |   13.554 (r) | SLOW    |   4.673 (r) | FAST    |    0.587 |
ddram_dq[22]       |   13.861 (r) | SLOW    |   4.669 (r) | FAST    |    0.894 |
ddram_dq[23]       |   13.939 (r) | SLOW    |   4.669 (r) | FAST    |    0.972 |
ddram_dq[24]       |   13.059 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[25]       |   13.367 (r) | SLOW    |   4.675 (r) | FAST    |    0.399 |
ddram_dq[26]       |   13.138 (r) | SLOW    |   4.677 (r) | FAST    |    0.171 |
ddram_dq[27]       |   13.328 (r) | SLOW    |   4.676 (r) | FAST    |    0.361 |
ddram_dq[28]       |   13.448 (r) | SLOW    |   4.675 (r) | FAST    |    0.480 |
ddram_dq[29]       |   13.249 (r) | SLOW    |   4.676 (r) | FAST    |    0.281 |
ddram_dq[30]       |   13.065 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[31]       |   12.967 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   14.033 (r) | SLOW    |   4.573 (r) | FAST    |    1.066 |
ddram_dq[33]       |   14.225 (r) | SLOW    |   4.572 (r) | FAST    |    1.257 |
ddram_dq[34]       |   14.376 (r) | SLOW    |   4.571 (r) | FAST    |    1.409 |
ddram_dq[35]       |   14.466 (r) | SLOW    |   4.571 (r) | FAST    |    1.498 |
ddram_dq[36]       |   14.569 (r) | SLOW    |   4.571 (r) | FAST    |    1.601 |
ddram_dq[37]       |   13.979 (r) | SLOW    |   4.573 (r) | FAST    |    1.011 |
ddram_dq[38]       |   14.129 (r) | SLOW    |   4.573 (r) | FAST    |    1.162 |
ddram_dq[39]       |   14.212 (r) | SLOW    |   4.572 (r) | FAST    |    1.245 |
ddram_dq[40]       |   15.153 (r) | SLOW    |   4.564 (r) | FAST    |    2.186 |
ddram_dq[41]       |   15.341 (r) | SLOW    |   4.564 (r) | FAST    |    2.373 |
ddram_dq[42]       |   14.976 (r) | SLOW    |   4.567 (r) | FAST    |    2.009 |
ddram_dq[43]       |   14.994 (r) | SLOW    |   4.567 (r) | FAST    |    2.027 |
ddram_dq[44]       |   15.348 (r) | SLOW    |   4.563 (r) | FAST    |    2.380 |
ddram_dq[45]       |   15.259 (r) | SLOW    |   4.563 (r) | FAST    |    2.292 |
ddram_dq[46]       |   14.811 (r) | SLOW    |   4.569 (r) | FAST    |    1.844 |
ddram_dq[47]       |   14.914 (r) | SLOW    |   4.569 (r) | FAST    |    1.946 |
ddram_dq[48]       |   15.929 (r) | SLOW    |   4.569 (r) | FAST    |    2.961 |
ddram_dq[49]       |   16.022 (r) | SLOW    |   4.569 (r) | FAST    |    3.055 |
ddram_dq[50]       |   15.711 (r) | SLOW    |   4.565 (r) | FAST    |    2.743 |
ddram_dq[51]       |   15.632 (r) | SLOW    |   4.565 (r) | FAST    |    2.665 |
ddram_dq[52]       |   16.103 (r) | SLOW    |   4.569 (r) | FAST    |    3.136 |
ddram_dq[53]       |   15.517 (r) | SLOW    |   4.564 (r) | FAST    |    2.550 |
ddram_dq[54]       |   16.104 (r) | SLOW    |   4.569 (r) | FAST    |    3.136 |
ddram_dq[55]       |   15.703 (r) | SLOW    |   4.564 (r) | FAST    |    2.735 |
ddram_dq[56]       |   16.752 (r) | SLOW    |   4.573 (r) | FAST    |    3.784 |
ddram_dq[57]       |   16.834 (r) | SLOW    |   4.573 (r) | FAST    |    3.867 |
ddram_dq[58]       |   16.451 (r) | SLOW    |   4.572 (r) | FAST    |    3.483 |
ddram_dq[59]       |   16.537 (r) | SLOW    |   4.572 (r) | FAST    |    3.570 |
ddram_dq[60]       |   16.269 (r) | SLOW    |   4.571 (r) | FAST    |    3.301 |
ddram_dq[61]       |   16.359 (r) | SLOW    |   4.571 (r) | FAST    |    3.392 |
ddram_dq[62]       |   16.939 (r) | SLOW    |   4.573 (r) | FAST    |    3.972 |
ddram_dq[63]       |   16.926 (r) | SLOW    |   4.573 (r) | FAST    |    3.958 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.939 (r) | SLOW    |   4.563 (r) | FAST    |    3.972 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.631 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.850 (r) | SLOW    |   4.676 (r) | FAST    |    0.924 |
ddram_dqs_n[1]     |   13.628 (r) | SLOW    |   4.669 (r) | FAST    |    0.703 |
ddram_dqs_n[2]     |   13.144 (r) | SLOW    |   4.671 (r) | FAST    |    0.218 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.686 (r) | SLOW    |   4.572 (r) | FAST    |    0.761 |
ddram_dqs_n[5]     |   13.996 (r) | SLOW    |   4.565 (r) | FAST    |    1.070 |
ddram_dqs_n[6]     |   14.277 (r) | SLOW    |   4.567 (r) | FAST    |    1.351 |
ddram_dqs_n[7]     |   14.557 (r) | SLOW    |   4.572 (r) | FAST    |    1.631 |
ddram_dqs_p[0]     |   13.853 (r) | SLOW    |   4.676 (r) | FAST    |    0.927 |
ddram_dqs_p[1]     |   13.632 (r) | SLOW    |   4.669 (r) | FAST    |    0.706 |
ddram_dqs_p[2]     |   13.141 (r) | SLOW    |   4.671 (r) | FAST    |    0.215 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.686 (r) | SLOW    |   4.572 (r) | FAST    |    0.760 |
ddram_dqs_p[5]     |   13.996 (r) | SLOW    |   4.565 (r) | FAST    |    1.070 |
ddram_dqs_p[6]     |   14.273 (r) | SLOW    |   4.567 (r) | FAST    |    1.347 |
ddram_dqs_p[7]     |   14.551 (r) | SLOW    |   4.572 (r) | FAST    |    1.626 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.557 (r) | SLOW    |   4.565 (r) | FAST    |    1.631 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 1.180 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   10.872 (r) | SLOW    |   5.110 (r) | FAST    |    0.839 |
eth_tx_data[1]     |   10.087 (r) | SLOW    |   4.645 (r) | FAST    |    0.054 |
eth_tx_data[2]     |   10.033 (r) | SLOW    |   4.629 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   10.674 (r) | SLOW    |   4.992 (r) | FAST    |    0.641 |
eth_tx_data[4]     |   11.213 (r) | SLOW    |   5.395 (r) | FAST    |    1.180 |
eth_tx_data[5]     |   10.467 (r) | SLOW    |   4.872 (r) | FAST    |    0.434 |
eth_tx_data[6]     |   10.887 (r) | SLOW    |   5.024 (r) | FAST    |    0.854 |
eth_tx_data[7]     |   10.371 (r) | SLOW    |   4.834 (r) | FAST    |    0.338 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.213 (r) | SLOW    |   4.629 (r) | FAST    |    1.180 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




