{
  "module_name": "hw_atl_b0_internal.h",
  "hash_id": "d0b1c186ae481a1ca8fbfcb1efa9c9c8249a915853f0e8763ecd5fead14f741a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_b0_internal.h",
  "human_readable_source": " \n \n\n \n\n#ifndef HW_ATL_B0_INTERNAL_H\n#define HW_ATL_B0_INTERNAL_H\n\n#include \"../aq_common.h\"\n\n#define HW_ATL_B0_MTU_JUMBO  16352U\n#define HW_ATL_B0_MTU        1514U\n\n#define HW_ATL_B0_TX_RINGS 4U\n#define HW_ATL_B0_RX_RINGS 4U\n\n#define HW_ATL_B0_RINGS_MAX 32U\n#define HW_ATL_B0_TXD_SIZE       (16U)\n#define HW_ATL_B0_RXD_SIZE       (16U)\n\n#define HW_ATL_B0_MAC      0U\n#define HW_ATL_B0_MAC_MIN  1U\n#define HW_ATL_B0_MAC_MAX  33U\n\n \n#define HW_ATL_B0_UCAST_FILTERS_MAX 38\n#define HW_ATL_B0_MCAST_FILTERS_MAX 8\n\n \n#define HW_ATL_B0_ERR_INT 8U\n#define HW_ATL_B0_INT_MASK  (0xFFFFFFFFU)\n\n#define HW_ATL_B0_TXD_CTL2_LEN        (0xFFFFC000)\n#define HW_ATL_B0_TXD_CTL2_CTX_EN     (0x00002000)\n#define HW_ATL_B0_TXD_CTL2_CTX_IDX    (0x00001000)\n\n#define HW_ATL_B0_TXD_CTL_DESC_TYPE_TXD   (0x00000001)\n#define HW_ATL_B0_TXD_CTL_DESC_TYPE_TXC   (0x00000002)\n#define HW_ATL_B0_TXD_CTL_BLEN        (0x000FFFF0)\n#define HW_ATL_B0_TXD_CTL_DD          (0x00100000)\n#define HW_ATL_B0_TXD_CTL_EOP         (0x00200000)\n\n#define HW_ATL_B0_TXD_CTL_CMD_X       (0x3FC00000)\n\n#define HW_ATL_B0_TXD_CTL_CMD_VLAN    BIT(22)\n#define HW_ATL_B0_TXD_CTL_CMD_FCS     BIT(23)\n#define HW_ATL_B0_TXD_CTL_CMD_IPCSO   BIT(24)\n#define HW_ATL_B0_TXD_CTL_CMD_TUCSO   BIT(25)\n#define HW_ATL_B0_TXD_CTL_CMD_LSO     BIT(26)\n#define HW_ATL_B0_TXD_CTL_CMD_WB      BIT(27)\n#define HW_ATL_B0_TXD_CTL_CMD_VXLAN   BIT(28)\n\n#define HW_ATL_B0_TXD_CTL_CMD_IPV6    BIT(21)\n#define HW_ATL_B0_TXD_CTL_CMD_TCP     BIT(22)\n\n#define HW_ATL_B0_MPI_CONTROL_ADR       0x0368U\n#define HW_ATL_B0_MPI_STATE_ADR         0x036CU\n\n#define HW_ATL_B0_MPI_SPEED_MSK         0xFFFFU\n#define HW_ATL_B0_MPI_SPEED_SHIFT       16U\n\n#define HW_ATL_B0_TXBUF_MAX              160U\n#define HW_ATL_B0_PTP_TXBUF_SIZE           8U\n\n#define HW_ATL_B0_RXBUF_MAX              320U\n#define HW_ATL_B0_PTP_RXBUF_SIZE          16U\n\n#define HW_ATL_B0_RSS_REDIRECTION_MAX 64U\n#define HW_ATL_B0_RSS_REDIRECTION_BITS 3U\n#define HW_ATL_B0_RSS_HASHKEY_BITS 320U\n\n#define HW_ATL_B0_TCRSS_4_8  1\n#define HW_ATL_B0_TC_MAX 8U\n#define HW_ATL_B0_RSS_MAX 8U\n\n#define HW_ATL_B0_LRO_RXD_MAX 16U\n#define HW_ATL_B0_RS_SLIP_ENABLED  0U\n\n \n#define HAL_ATL_B0_LSO_MAX_SEGMENT_SIZE 262089U\n\n \n#define HAL_ATL_B0_LSO_IPV6_MAX_SEGMENT_SIZE 262069U\n\n#define HW_ATL_B0_CHIP_REVISION_B0      0xA0U\n#define HW_ATL_B0_CHIP_REVISION_UNKNOWN 0xFFU\n\n#define HW_ATL_B0_FW_SEMA_RAM           0x2U\n\n#define HW_ATL_B0_TXC_LEN_TUNLEN    (0x0000FF00)\n#define HW_ATL_B0_TXC_LEN_OUTLEN    (0xFFFF0000)\n\n#define HW_ATL_B0_TXC_CTL_DESC_TYPE (0x00000007)\n#define HW_ATL_B0_TXC_CTL_CTX_ID    (0x00000008)\n#define HW_ATL_B0_TXC_CTL_VLAN      (0x000FFFF0)\n#define HW_ATL_B0_TXC_CTL_CMD       (0x00F00000)\n#define HW_ATL_B0_TXC_CTL_L2LEN     (0x7F000000)\n\n#define HW_ATL_B0_TXC_CTL_L3LEN     (0x80000000)\t \n#define HW_ATL_B0_TXC_LEN2_L3LEN    (0x000000FF)\t \n#define HW_ATL_B0_TXC_LEN2_L4LEN    (0x0000FF00)\n#define HW_ATL_B0_TXC_LEN2_MSSLEN   (0xFFFF0000)\n\n#define HW_ATL_B0_RXD_DD    (0x1)\n#define HW_ATL_B0_RXD_NCEA0 (0x1)\n\n#define HW_ATL_B0_RXD_WB_STAT_RSSTYPE (0x0000000F)\n#define HW_ATL_B0_RXD_WB_STAT_RSSTYPE_SHIFT (0x0)\n#define HW_ATL_B0_RXD_WB_STAT_PKTTYPE (0x00000FF0)\n#define HW_ATL_B0_RXD_WB_STAT_PKTTYPE_SHIFT (0x4)\n#define HW_ATL_B0_RXD_WB_STAT_RXCTRL  (0x00180000)\n#define HW_ATL_B0_RXD_WB_STAT_RXCTRL_SHIFT (0x13)\n#define HW_ATL_B0_RXD_WB_STAT_SPLHDR  (0x00200000)\n#define HW_ATL_B0_RXD_WB_STAT_HDRLEN  (0xFFC00000)\n#define HW_ATL_B0_RXD_WB_STAT_HDRLEN_SHIFT (0x16)\n\n#define HW_ATL_B0_RXD_WB_PKTTYPE_VLAN          BIT(5)\n#define HW_ATL_B0_RXD_WB_PKTTYPE_VLAN_DOUBLE   BIT(6)\n\n#define HW_ATL_B0_RXD_WB_STAT2_DD      (0x0001)\n#define HW_ATL_B0_RXD_WB_STAT2_EOP     (0x0002)\n#define HW_ATL_B0_RXD_WB_STAT2_RXSTAT  (0x003C)\n#define HW_ATL_B0_RXD_WB_STAT2_MACERR  (0x0004)\n#define HW_ATL_B0_RXD_WB_STAT2_IP4ERR  (0x0008)\n#define HW_ATL_B0_RXD_WB_STAT2_TCPUPDERR  (0x0010)\n#define HW_ATL_B0_RXD_WB_STAT2_RXESTAT (0x0FC0)\n#define HW_ATL_B0_RXD_WB_STAT2_RSCCNT  (0xF000)\n\n#define L2_FILTER_ACTION_DISCARD (0x0)\n#define L2_FILTER_ACTION_HOST    (0x1)\n\n#define HW_ATL_B0_UCP_0X370_REG  (0x370)\n\n#define HW_ATL_B0_FLUSH() AQ_HW_READ_REG(self, 0x10)\n\n#define HW_ATL_B0_FW_VER_EXPECTED 0x01050006U\n\n#define HW_ATL_INTR_MODER_MAX  0x1FF\n#define HW_ATL_INTR_MODER_MIN  0xFF\n\n#define HW_ATL_B0_MIN_RXD \\\n\t(ALIGN(AQ_CFG_SKB_FRAGS_MAX + 1U, AQ_HW_RXD_MULTIPLE))\n#define HW_ATL_B0_MIN_TXD \\\n\t(ALIGN(AQ_CFG_SKB_FRAGS_MAX + 1U, AQ_HW_TXD_MULTIPLE))\n\n#define HW_ATL_B0_MAX_RXD 8184U\n#define HW_ATL_B0_MAX_TXD 8184U\n\n#define HW_ATL_RSS_DISABLED 0x00000000U\n#define HW_ATL_RSS_ENABLED_8TCS_2INDEX_BITS 0xA2222222U\n#define HW_ATL_RSS_ENABLED_4TCS_3INDEX_BITS 0x80003333U\n\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}