<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Deep sleep mode 5"/>
<meta name="DC.Relation" scheme="URI" content="GUID-B5E40757-7B10-4239-AF8C-A23EDB0DE4DA.html"/>
<meta name="prodname" content=""/>
<meta name="version" content="1"/>
<meta name="release" content="0"/>
<meta name="modification" content="0"/>
<meta name="DC.Creator" content="NXP Semiconductors"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-360D6CBD-42EA-49CA-AD05-39B3E92BEAE7"/>
<meta name="DC.Language" content="en-us"/>
<link rel="stylesheet" type="text/css" href="commonltr.css"/>
<title>Deep sleep mode 5</title>
</head>
<body id="GUID-360D6CBD-42EA-49CA-AD05-39B3E92BEAE7">


    <h1 class="title topictitle1">Deep sleep mode 5</h1>

    <div class="body">
        <p class="p">Deep sleep mode 5 is the lowest power mode which allows RAM retention. It was designed
            for those applications which require RAM retention over low power. The MCU enters mode 5
            when both cores have entered mode 5. </p>

        <p class="p">The application core enters VLLS2/3 in this mode. The amount of RAM retained can be set
            using PWR_Disable_CM4_RAM_FromAddress function. No synchronization for low-power timers
            is made since this deep sleep mode is exited through the reset sequence.</p>

        <p class="p">The connectivity core enters VLLS2/3 in this mode and all stacks enabled to run on this
            platform remain idle. The amount of RAM retained can be set using
            PWR_Disable_cm0_RAM_FromAddress function. No synchronization for low-power timers is
            made since this deep sleep mode is exited through the reset sequence.</p>

        <p class="p"> The MCU wakes up from this mode by LLWU connected on ‑ board switches or by reset.</p>

    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="GUID-B5E40757-7B10-4239-AF8C-A23EDB0DE4DA.html">Kinetis Wireless Multi-Mode (Bluetooth LE/IEEE® 802.15.4/Generic FSK) Dual Core Microcontrollers Low-power Library Overview</a></div>
</div>
</div>

</body>
</html>