m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/eric/Documents/Conformer-FPGA-New/TinyNPU
T_opt
!s11d avmm_sdram_bfm_pkg /home/eric/Documents/Conformer-FPGA-New/TinyNPU/libraries/work 1 avmm_raw_intf 1 /home/eric/Documents/Conformer-FPGA-New/TinyNPU/libraries/work 
!s110 1744160335
Vl?[GYDEXGk5=i8j9<4SD]2
04 6 4 work top_tb fast 0
=1-000ae431a4f1-67f5c64f-36aa5-34fa4
R0
!s12b OEM100
!s124 OEM10U89 
o-quiet -auto_acc_if_foreign -work work -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
R1
Yavmm_raw_intf
Z3 2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/lut/lut.sv|design_rtl/exec_unit/lut/lut_fetch.sv|design_rtl/exec_unit/lut/lut_fetch_fifo.sv|design_rtl/exec_unit/lut/lut_wrapper.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|ip_cores/ram_256x8.v|ip_cores/fifo_16x128.v|simulation/testbench/avmm_raw_intf.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/top_tb.sv
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z5 !s110 1744160605
!i10b 1
!s100 hmz@TSXMGP@jR[9[BzPPa3
I:`i5kLPhA:hIj5HYa6DS30
S1
R1
w1743751366
8simulation/testbench/avmm_raw_intf.sv
Fsimulation/testbench/avmm_raw_intf.sv
!i122 20
Z6 L0 4 0
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2023.3;77
r1
!s85 0
31
Z9 !s108 1744160605.000000
!s107 simulation/program/stmm.hps.sv|simulation/program/stmm.mm.sv|simulation/testbench/top_tb.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/avmm_raw_intf.sv|ip_cores/fifo_16x128.v|ip_cores/ram_256x8.v|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/lut/lut_wrapper.sv|design_rtl/exec_unit/lut/lut_fetch_fifo.sv|design_rtl/exec_unit/lut/lut_fetch.sv|design_rtl/exec_unit/lut/lut.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
Z10 !s90 -sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/lut/lut.sv|design_rtl/exec_unit/lut/lut_fetch.sv|design_rtl/exec_unit/lut/lut_fetch_fifo.sv|design_rtl/exec_unit/lut/lut_wrapper.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|ip_cores/ram_256x8.v|ip_cores/fifo_16x128.v|simulation/testbench/avmm_raw_intf.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/top_tb.sv|
!i113 0
Z11 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Xavmm_sdram_bfm_pkg
R3
!s115 avmm_raw_intf
R4
R5
!i10b 1
!s100 l6=EIeaARhFk1Qg:K?Z8H0
I[O<XOooUlG5=H9OKhzXJ_3
S1
R1
w1743769343
8simulation/testbench/avmm_sdram_bfm.sv
Fsimulation/testbench/avmm_sdram_bfm.sv
!i122 20
Z12 L0 3 0
V[O<XOooUlG5=H9OKhzXJ_3
R8
r1
!s85 0
31
R9
Z13 !s107 simulation/program/stmm.hps.sv|simulation/program/stmm.mm.sv|simulation/testbench/top_tb.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/avmm_raw_intf.sv|ip_cores/fifo_16x128.v|ip_cores/ram_256x8.v|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/lut/lut_wrapper.sv|design_rtl/exec_unit/lut/lut_fetch_fifo.sv|design_rtl/exec_unit/lut/lut_fetch.sv|design_rtl/exec_unit/lut/lut.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
R10
!i113 0
R11
R2
vavmm_sdram_read_wrapper
R3
R4
R5
!i10b 1
!s100 1Q[K3^GSCBLTECAf[<>V]1
I4j;@KQdn`aoY?EEF55VAk3
S1
R1
w1742362892
8design_rtl/io/avmm_sdram_read_wrapper.sv
Fdesign_rtl/io/avmm_sdram_read_wrapper.sv
!i122 20
L0 3 91
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vavmm_sdram_wrapper
R3
R4
R5
!i10b 1
!s100 :MD0k;41fzLY;KOF83b=A0
I1^XY7KSnR:dI8OGk<19>`2
S1
R1
w1742345603
8design_rtl/io/avmm_sdram_wrapper.sv
Fdesign_rtl/io/avmm_sdram_wrapper.sv
!i122 20
L0 3 135
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Ybram_intf
R3
R4
R5
!i10b 1
!s100 jRIU9kJ:S?0a4GZ36SmZ30
IZ5l:1GAjYN5465]GaiDJo0
S1
R1
w1741173157
8design_rtl/interface/bram_intf.sv
Fdesign_rtl/interface/bram_intf.sv
!i122 20
R12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vbram_mux
R3
R4
R5
!i10b 1
!s100 d`m7[WZzWmhPm1jSi4HY90
I0@?9W9S@Y3]W?DDGbGJEB3
S1
R1
w1742440621
8design_rtl/interface/bram_mux.sv
Fdesign_rtl/interface/bram_mux.sv
!i122 20
L0 3 33
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vcount_down
R3
R4
R5
!i10b 1
!s100 fig8URbYZRWdo]4X[IfMK1
I]4`oz;LRKJANZRYFeG^Cn2
S1
R1
Z14 w1739567044
8design_rtl/support/count_down.sv
Fdesign_rtl/support/count_down.sv
!i122 20
L0 3 55
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vctrl_unit
R3
R4
R5
!i10b 1
!s100 k^ZFUcaIoXQOj5ON_mY@10
I7XYOl5[@I9WzR_LboEf_W2
S1
R1
w1742776850
8design_rtl/ctrl_unit/ctrl_unit.sv
Fdesign_rtl/ctrl_unit/ctrl_unit.sv
!i122 20
L0 8 153
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vdecoder
R3
R4
R5
!i10b 1
!s100 V;IY>Db6@3YGfnUT1j_T13
I7JlzCHSSPTcUb]3_dh=<20
S1
R1
Z15 w1741903575
Z16 8design_rtl/support/plexer.sv
Z17 Fdesign_rtl/support/plexer.sv
!i122 20
L0 20 11
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vdesign_top
R3
R4
R5
!i10b 1
!s100 :clZk>B;=K;N]nXb=`Vh33
II]QAm46XcKVdPaXl6n4Wf1
S1
R1
w1743943932
8design_rtl/design_top.sv
Fdesign_rtl/design_top.sv
!i122 20
L0 4 123
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Yeu_ctrl_intf
R3
R4
R5
!i10b 1
!s100 PhP=RPmQ49Xg?edKS8]PW2
IRM9a6l7<Te6OUgCPa@YgI3
S1
R1
w1742444231
8design_rtl/interface/eu_ctrl_intf.sv
Fdesign_rtl/interface/eu_ctrl_intf.sv
!i122 20
R12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
veu_top
R3
R4
R5
!i10b 1
!s100 QIX]N>OIdNjlaaLIYNJMh0
I=P2E3g[0<>JnXWgZ^EAQ33
S1
R1
w1743972345
8design_rtl/exec_unit/eu_top.sv
Fdesign_rtl/exec_unit/eu_top.sv
!i122 20
L0 3 128
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vfifo_16x128
R3
R4
R5
!i10b 1
!s100 1WI<9`O5kj[894O0LJ0<V3
IjF[5;IJolTjPRekM`B3kd3
S1
R1
w1743867533
8ip_cores/fifo_16x128.v
Fip_cores/fifo_16x128.v
!i122 20
L0 40 48
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vfp16_to_int16
2ip_cores/fp16_to_int16_sim/fp16_to_int16.vo
Z18 !s110 1744160604
!i10b 1
!s100 LI?H6k4X7RUFoLg`>WboV2
I7B?2X=D97DV=WXh1MbWRk0
R1
w1742625596
8ip_cores/fp16_to_int16_sim/fp16_to_int16.vo
Fip_cores/fp16_to_int16_sim/fp16_to_int16.vo
!i122 14
L0 32 687
R7
R8
r1
!s85 0
31
Z19 !s108 1744160604.000000
!s107 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo|
!s90 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo|
!i113 0
Z20 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vgamma_path
R3
R4
R5
!i10b 1
!s100 @cj7]:8732`EFn3a`_OXA3
I8HF4QJcEa2Ki[Q8J=B_g50
S1
R1
R14
8design_rtl/exec_unit/layernorm/gamma_path.sv
Fdesign_rtl/exec_unit/layernorm/gamma_path.sv
!i122 20
L0 3 187
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Xhps_bfm_pkg
R3
R4
R5
!i10b 1
!s100 9IhoXmILG^9C`iDD5n0A30
IoW:@SY1Gj=li:]F[WlP=g1
S1
R1
w1743763592
8simulation/testbench/hps_bfm.sv
Fsimulation/testbench/hps_bfm.sv
!i122 20
R12
VoW:@SY1Gj=li:]F[WlP=g1
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vinst_decode
R3
R4
R5
!i10b 1
!s100 iM_Ud;i9=Kl8QR7I_M[4o3
IzmIj4b:adN?E9@@mGL]Lg2
S1
R1
w1743455869
8design_rtl/ctrl_unit/inst_decode.sv
Fdesign_rtl/ctrl_unit/inst_decode.sv
!i122 20
L0 4 87
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vint16_to_fp16
2ip_cores/int16_to_fp16_sim/int16_to_fp16.vo
R18
!i10b 1
!s100 1i>Rn`HZAb]=Ibo7NFGa?0
Ic<`f7kkj8Hi9_5Zg9>:o;3
R1
w1743620690
8ip_cores/int16_to_fp16_sim/int16_to_fp16.vo
Fip_cores/int16_to_fp16_sim/int16_to_fp16.vo
!i122 16
L0 32 438
R7
R8
r1
!s85 0
31
R19
!s107 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo|
!s90 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo|
!i113 0
R20
R2
vint18_to_fp16
2ip_cores/int18_to_fp16_sim/int18_to_fp16.vo
R18
!i10b 1
!s100 ][[TzY8U^MenkYhTDGEOJ2
II:5F^@CYz3zA>B?fW4o4Y3
R1
w1742625481
8ip_cores/int18_to_fp16_sim/int18_to_fp16.vo
Fip_cores/int18_to_fp16_sim/int18_to_fp16.vo
!i122 15
L0 32 468
R7
R8
r1
!s85 0
31
R19
!s107 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo|
!s90 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo|
!i113 0
R20
R2
vlayernorm
R3
R4
R5
!i10b 1
!s100 JnFN_X0If7eJegQHE`<N53
I1[akjjI><<^f8>nhKOjnZ0
S1
R1
w1743773378
8design_rtl/exec_unit/layernorm/layernorm.sv
Fdesign_rtl/exec_unit/layernorm/layernorm.sv
!i122 20
L0 3 343
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlayernorm_fetch
R3
R4
R5
!i10b 1
!s100 0YNl_]IVV;g[n`NJBk[E03
I`F[8k3Mak8O<B6Pd`RT=g3
S1
R1
w1743769665
8design_rtl/exec_unit/layernorm/layernorm_fetch.sv
Fdesign_rtl/exec_unit/layernorm/layernorm_fetch.sv
!i122 20
L0 3 166
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlayernorm_wrapper
R3
R4
R5
!i10b 1
!s100 :Q^;A>oH_i7K^7QRQab2@3
IF7g[P6UlEFzZ9:goUVdE51
S1
R1
w1743944971
8design_rtl/exec_unit/layernorm/layernorm_wrapper.sv
Fdesign_rtl/exec_unit/layernorm/layernorm_wrapper.sv
!i122 20
L0 3 131
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlut
R3
R4
R5
!i10b 1
!s100 `:0dgAT7]UW2Gl0L?CYT62
IPQMoUJ^IWI1><V;51;fSK3
S1
R1
w1743959115
8design_rtl/exec_unit/lut/lut.sv
Fdesign_rtl/exec_unit/lut/lut.sv
!i122 20
Z21 L0 3 102
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlut_fetch
R3
R4
R5
!i10b 1
!s100 TS^91OY]z`ADj7l<WUI5k2
I5QV^X>:[k]Ucm]P:8[4jz2
S1
R1
w1743942780
8design_rtl/exec_unit/lut/lut_fetch.sv
Fdesign_rtl/exec_unit/lut/lut_fetch.sv
!i122 20
L0 3 94
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlut_fetch_fifo
R3
R4
R5
!i10b 1
!s100 R8m9Tz39=7G>3YeB>2Ekh3
ITKbU09lMOVRoz2gD?hRM`0
S1
R1
w1743942781
8design_rtl/exec_unit/lut/lut_fetch_fifo.sv
Fdesign_rtl/exec_unit/lut/lut_fetch_fifo.sv
!i122 20
L0 3 101
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vlut_wrapper
R3
R4
R5
!i10b 1
!s100 o;:BXcPIJPLc[zI:gT`zY1
IWcnYcAOMl`jVM>Qa_IaG<2
S1
R1
w1743944904
8design_rtl/exec_unit/lut/lut_wrapper.sv
Fdesign_rtl/exec_unit/lut/lut_wrapper.sv
!i122 20
L0 3 116
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vmult_fp16
2ip_cores/mult_fp16_sim/mult_fp16.vo
R5
!i10b 1
!s100 fnon5gO_i4<F_BKG[5k6H0
I9<d9TfAK_]RR^V:=171C[3
R1
w1742625737
8ip_cores/mult_fp16_sim/mult_fp16.vo
Fip_cores/mult_fp16_sim/mult_fp16.vo
!i122 18
L0 32 554
R7
R8
r1
!s85 0
31
R9
!s107 ip_cores/mult_fp16_sim/mult_fp16.vo|
!s90 ip_cores/mult_fp16_sim/mult_fp16.vo|
!i113 0
R20
R2
vpio32_f2h
R3
R4
R5
!i10b 1
!s100 i8f;P6Q5<XfgEGY6la^OG0
Ii@[;n750KFLH0E[TZi1J_2
S1
R1
w1742623538
8design_rtl/io/pio32_f2h.sv
Fdesign_rtl/io/pio32_f2h.sv
!i122 20
Z22 L0 3 21
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vpio32_h2f
R3
R4
R5
!i10b 1
!s100 hlL>:BU_NadGLf6zVX5Y31
IY>79]d;Il^:FfFCiDGjf<2
S1
R1
w1742623554
8design_rtl/io/pio32_h2f.sv
Fdesign_rtl/io/pio32_h2f.sv
!i122 20
R22
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vpriority_encoder
R3
R4
R5
!i10b 1
!s100 VP0jSeebJLD:<UGe8YJA70
I<Kg]>>K]R[D77SL5X=51L0
S1
R1
R15
R16
R17
!i122 20
L0 3 16
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vram_176x1408
R3
R4
R5
!i10b 1
!s100 =51QhI]IBmKO<LJM0baa<1
I8VfhgX;QRh]G]63kV:5a72
S1
R1
w1743348510
8ip_cores/ram_176x1408.v
Fip_cores/ram_176x1408.v
!i122 20
Z23 L0 40 65
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vram_256x8
R3
R4
R5
!i10b 1
!s100 o`Hg<^dzaWm72KP5kb^1_1
I?R`jI;83a3d@_==PnA3d?0
S1
R1
w1743862746
8ip_cores/ram_256x8.v
Fip_cores/ram_256x8.v
!i122 20
R23
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vram_512x1408
R3
R4
R5
!i10b 1
!s100 L[:IiCAclGPJN9J8W@>F]0
IDE5bCP00cXaS5EeaoidTH2
S1
R1
w1743867316
8ip_cores/ram_512x1408.v
Fip_cores/ram_512x1408.v
!i122 20
L0 40 68
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrf_ldst
R3
R4
R5
!i10b 1
!s100 V;kM[Q8Cja[md@a3>[l9H0
IZmDWaUMh]X6RVFja5UUOl0
S1
R1
w1741989423
8design_rtl/register_file/rf_ldst.sv
Fdesign_rtl/register_file/rf_ldst.sv
!i122 20
L0 4 198
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Yrf_ldst_intf
R3
R4
R5
!i10b 1
!s100 16BN^dNTRmQ^N];0:W0mG3
IBCKX3n=TzO3PmOdJA9flm0
S1
R1
w1741777326
8design_rtl/interface/rf_ldst_intf.sv
Fdesign_rtl/interface/rf_ldst_intf.sv
!i122 20
R6
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrf_move
R3
R4
R5
!i10b 1
!s100 zigAb>KlPfmnBRjmT6Mgm3
I0f8OzMjC>6^@a`@CP?@K23
S1
R1
w1741502827
8design_rtl/register_file/rf_move.sv
Fdesign_rtl/register_file/rf_move.sv
!i122 20
L0 5 94
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Yrf_move_intf
R3
R4
R5
!i10b 1
!s100 ?o:Gg_mWic_k8R6`YjSF83
I`OoJzJo9^MV^e6?_fg6983
S1
R1
w1741867097
8design_rtl/interface/rf_move_intf.sv
Fdesign_rtl/interface/rf_move_intf.sv
!i122 20
R12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrf_ram
R3
R4
R5
!i10b 1
!s100 f5^Wa_h0l1Rh;=8eDNj3^2
IagFz<;n^P@=AJ4dYc?`]D1
S1
R1
w1743943956
8design_rtl/register_file/rf_ram.sv
Fdesign_rtl/register_file/rf_ram.sv
!i122 20
L0 3 204
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrf_ram_mux
R3
R4
R5
!i10b 1
!s100 _2>V9dR[`NDg_h_lEa<eG1
I2cI0I_7G^BTgo[DJgXiYz2
S1
R1
w1741499975
8design_rtl/register_file/rf_ram_mux.sv
Fdesign_rtl/register_file/rf_ram_mux.sv
!i122 20
L0 3 26
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrf_wrapper
R3
R4
R5
!i10b 1
!s100 k?TWm[m_Sn3OfZ2;2jS4J2
IR>LK2WKnCD9`Q@GY]S@A43
S1
R1
w1743881584
8design_rtl/register_file/rf_wrapper.sv
Fdesign_rtl/register_file/rf_wrapper.sv
!i122 20
R21
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Yrmio_intf
R3
R4
R5
!i10b 1
!s100 PGWfR<2Ym_OoRYBPl3]KI3
IhQjjciQO_:9N=8TdK_DG?2
S1
R1
w1743451943
8design_rtl/interface/rmio_intf.sv
Fdesign_rtl/interface/rmio_intf.sv
!i122 20
L0 5 0
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrmio_pipeline
R3
R4
R5
!i10b 1
!s100 fhP1fHi^oPZ_[_8[<oMl[2
I@[ODKMHU4LUM537SckE962
S1
R1
w1743428748
8design_rtl/interface/rmio_pipeline.sv
Fdesign_rtl/interface/rmio_pipeline.sv
!i122 20
L0 3 17
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vrsqrt
2ip_cores/rsqrt_sim/rsqrt.vo
R5
!i10b 1
!s100 G<0cW>0kF7_<i2Y94[eP?0
IU@GEKC]`80i_CS_66OZB`0
R1
w1743620975
8ip_cores/rsqrt_sim/rsqrt.vo
Fip_cores/rsqrt_sim/rsqrt.vo
!i122 19
L0 32 658
R7
R8
r1
!s85 0
31
R9
!s107 ip_cores/rsqrt_sim/rsqrt.vo|
!s90 ip_cores/rsqrt_sim/rsqrt.vo|
!i113 0
R20
R2
vsaturate
R3
R4
R5
!i10b 1
!s100 g;g2:DOJRS8iYUS4=DO^W2
IjWJA37_5`oGQWAVPF2z?C1
S1
R1
w1739576157
8design_rtl/support/saturate.sv
Fdesign_rtl/support/saturate.sv
!i122 20
L0 7 12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Ysdram_intf
R3
R4
R5
!i10b 1
!s100 R87ddhhjd:zH28YYzg<5W2
IB9W5:RnXCPRi[eSmJ]:6i2
S1
R1
w1741987820
8design_rtl/interface/sdram_intf.sv
Fdesign_rtl/interface/sdram_intf.sv
!i122 20
R12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
Ysdram_read_intf
R3
R4
R5
!i10b 1
!s100 jQM6c;_]8El6fV[A_R_2i1
I6=24AhW2z0GaDUo<BXSn>1
S1
R1
w1742441247
8design_rtl/interface/sdram_read_intf.sv
Fdesign_rtl/interface/sdram_read_intf.sv
!i122 20
R12
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vsdram_read_mux
R3
R4
R5
!i10b 1
!s100 hmnK4Pe6m4D?1Qj4f9Sb`1
IQ=gdY7?LeRD[1JeDf1<jA3
S1
R1
w1742441359
8design_rtl/interface/sdram_read_mux.sv
Fdesign_rtl/interface/sdram_read_mux.sv
!i122 20
L0 3 31
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vsoc_system
R3
R4
Z24 DXx4 work 18 avmm_sdram_bfm_pkg 0 22 [O<XOooUlG5=H9OKhzXJ_3
Z25 DXx4 work 11 hps_bfm_pkg 0 22 oW:@SY1Gj=li:]F[WlP=g1
R5
!i10b 1
!s100 zz9a8VC0d75c[0LHAAc^d3
IB;FI]QO7[NJUSK>cF[6cB1
S1
R1
w1743993749
8simulation/testbench/soc_system_bfm.sv
Fsimulation/testbench/soc_system_bfm.sv
Fsimulation/program/stmm.mm.sv
Fsimulation/program/stmm.hps.sv
!i122 20
L0 12 177
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vStMM
R3
R4
R5
!i10b 1
!s100 A2:flJPf5ao:cHEHeo`DK3
I6UOm^7U_O`T3HhQokkc>61
S1
R1
w1743981086
8design_rtl/exec_unit/stmm/stmm.sv
Fdesign_rtl/exec_unit/stmm/stmm.sv
!i122 20
L0 8 225
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
n@st@m@m
vstmm_fetch
R3
R4
R5
!i10b 1
!s100 hK6[nZdBifAVFaERW:F6O2
IEDUDInKQkLQ?3HW5^^geD1
S1
R1
w1743946538
8design_rtl/exec_unit/stmm/stmm_fetch.sv
Fdesign_rtl/exec_unit/stmm/stmm_fetch.sv
!i122 20
L0 2 174
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vstmm_wrapper
R3
R4
R5
!i10b 1
!s100 DO7UK8mU>nEQ`z15:gk8N2
Il7k1:I277ce9>^IE4bD3H2
S1
R1
w1743770190
8design_rtl/exec_unit/stmm/stmm_wrapper.sv
Fdesign_rtl/exec_unit/stmm/stmm_wrapper.sv
!i122 20
L0 3 174
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vtop_tb
R3
R4
R24
R25
R5
!i10b 1
!s100 UNaRkC^4EiA<7eH>ic6PM0
Ik8?]g]=LZlVa8YSkEbm453
S1
R1
w1743758001
8simulation/testbench/top_tb.sv
Fsimulation/testbench/top_tb.sv
!i122 20
L0 11 99
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
vuint16_to_fp16
2ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
R18
!i10b 1
!s100 Z`VeHmMljzC2ITN[EH4io1
IMB_SdEjz5D=YQ_h?]lbiN1
R1
w1743620818
8ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
Fip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
!i122 17
L0 32 409
R7
R8
r1
!s85 0
31
R19
!s107 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo|
!s90 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo|
!i113 0
R20
R2
vvvm
R3
R4
R5
!i10b 1
!s100 dTEMicm[^UahI7@^e<3^V3
I4W9<M7]:[m;Lg5o;@hEl:2
S1
R1
w1743971800
8design_rtl/exec_unit/stmm/vvm.sv
Fdesign_rtl/exec_unit/stmm/vvm.sv
!i122 20
L0 3 124
R7
R8
r1
!s85 0
31
R9
R13
R10
!i113 0
R11
R2
