{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631070523779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631070523788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 10:08:43 2021 " "Processing started: Wed Sep 08 10:08:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631070523788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631070523788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sample -c sample " "Command: quartus_map --read_settings_files=on --write_settings_files=off sample -c sample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631070523788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631070524201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631070524201 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "sequence sample.v(50) " "Verilog HDL Declaration warning at sample.v(50): \"sequence\" is SystemVerilog-2005 keyword" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1631070533205 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "sequence sample.v(204) " "Verilog HDL Declaration warning at sample.v(204): \"sequence\" is SystemVerilog-2005 keyword" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 204 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1631070533205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.v 18 18 " "Found 18 design units, including 18 entities, in source file sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 doan " "Found entity 1: doan" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ram " "Found entity 2: cpu_ram" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_ram_tb " "Found entity 3: cpu_ram_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "4 single_port_ram " "Found entity 4: single_port_ram" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu " "Found entity 5: cpu" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_tb " "Found entity 6: cpu_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "7 instruction_decoder " "Found entity 7: instruction_decoder" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU " "Found entity 8: ALU" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "9 sequence_generator " "Found entity 9: sequence_generator" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "10 sequence_generator_tb " "Found entity 10: sequence_generator_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "11 general_register " "Found entity 11: general_register" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "12 register " "Found entity 12: register" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder_32bit " "Found entity 13: adder_32bit" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "14 adder " "Found entity 14: adder" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "15 demux1_16 " "Found entity 15: demux1_16" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux4_1 " "Found entity 16: mux4_1" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux16_1 " "Found entity 17: mux16_1" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""} { "Info" "ISGN_ENTITY_NAME" "18 mux16_1_tb " "Found entity 18: mux16_1_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631070533209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631070533209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache sample.v(389) " "Verilog HDL Implicit Net warning at sample.v(389): created implicit net for \"cache\"" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631070533209 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "sample " "Top-level design entity \"sample\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1631070533253 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631070533325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 08 10:08:53 2021 " "Processing ended: Wed Sep 08 10:08:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631070533325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631070533325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631070533325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631070533325 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631070533929 ""}
