[
 {
  "InstFile" : "C:/Users/tosh/Desktop/fpga_odev/Fpga_Bellek/src/Bellek_Tasarim.v",
  "InstLine" : 1,
  "InstName" : "memory_design",
  "ModuleFile" : "C:/Users/tosh/Desktop/fpga_odev/Fpga_Bellek/src/Bellek_Tasarim.v",
  "ModuleLine" : 1,
  "ModuleName" : "memory_design"
 }
]