// Seed: 3444482368
module module_0 (
    output supply0 id_0
);
  logic id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire _id_5,
    output wor id_6,
    output tri id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11
);
  integer ["" : id_5] id_13, id_14;
  module_0 modCall_1 (id_8);
  logic id_15;
  or primCall (id_8, id_14, id_4, id_2, id_9, id_3, id_13);
  assign id_13 = id_13;
endmodule
