{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713809942939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713809942939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 23:49:00 2024 " "Processing started: Mon Apr 22 23:49:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713809942939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713809942939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_CI_LAB -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_CI_LAB -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713809942939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713809943335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/crc_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/crc_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC " "Found entity 1: CRC_SoC" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CRC_SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CRC_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_irq_mapper " "Found entity 1: CRC_SoC_irq_mapper" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0 " "Found entity 1: CRC_SoC_mm_interconnect_0" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file crc_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: CRC_SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: CRC_SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: CRC_SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRC_SoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRC_SoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: CRC_SoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943458 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_mm_interconnect_0_id_router_002 " "Found entity 2: CRC_SoC_mm_interconnect_0_id_router_002" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRC_SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRC_SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: CRC_SoC_mm_interconnect_0_id_router_default_decode" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943460 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_mm_interconnect_0_id_router " "Found entity 2: CRC_SoC_mm_interconnect_0_id_router" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRC_SoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRC_SoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: CRC_SoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943472 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_mm_interconnect_0_addr_router_001 " "Found entity 2: CRC_SoC_mm_interconnect_0_addr_router_001" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRC_SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRC_SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at CRC_SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713809943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crc_soc/synthesis/submodules/crc_soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: CRC_SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943482 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_mm_interconnect_0_addr_router " "Found entity 2: CRC_SoC_mm_interconnect_0_addr_router" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CRC_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: CRC_SoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_timer_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_timer_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_timer_alt " "Found entity 1: CRC_SoC_timer_alt" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_timer_alt.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_timer_alt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file crc_soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943556 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943556 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "CRC_SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_sysid " "Found entity 1: CRC_SoC_sysid" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_sysid.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_timer " "Found entity 1: CRC_SoC_timer" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file crc_soc/synthesis/submodules/crc_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: CRC_SoC_jtag_uart_0_sim_scfifo_w" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_jtag_uart_0_scfifo_w " "Found entity 2: CRC_SoC_jtag_uart_0_scfifo_w" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRC_SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: CRC_SoC_jtag_uart_0_sim_scfifo_r" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRC_SoC_jtag_uart_0_scfifo_r " "Found entity 4: CRC_SoC_jtag_uart_0_scfifo_r" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""} { "Info" "ISGN_ENTITY_NAME" "5 CRC_SoC_jtag_uart_0 " "Found entity 5: CRC_SoC_jtag_uart_0" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_register_bank_a_module " "Found entity 1: CRC_SoC_cpu_register_bank_a_module" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_SoC_cpu_register_bank_b_module " "Found entity 2: CRC_SoC_cpu_register_bank_b_module" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRC_SoC_cpu_nios2_oci_debug " "Found entity 3: CRC_SoC_cpu_nios2_oci_debug" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRC_SoC_cpu_ociram_sp_ram_module " "Found entity 4: CRC_SoC_cpu_ociram_sp_ram_module" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "5 CRC_SoC_cpu_nios2_ocimem " "Found entity 5: CRC_SoC_cpu_nios2_ocimem" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "6 CRC_SoC_cpu_nios2_avalon_reg " "Found entity 6: CRC_SoC_cpu_nios2_avalon_reg" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "7 CRC_SoC_cpu_nios2_oci_break " "Found entity 7: CRC_SoC_cpu_nios2_oci_break" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "8 CRC_SoC_cpu_nios2_oci_xbrk " "Found entity 8: CRC_SoC_cpu_nios2_oci_xbrk" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "9 CRC_SoC_cpu_nios2_oci_dbrk " "Found entity 9: CRC_SoC_cpu_nios2_oci_dbrk" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "10 CRC_SoC_cpu_nios2_oci_itrace " "Found entity 10: CRC_SoC_cpu_nios2_oci_itrace" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "11 CRC_SoC_cpu_nios2_oci_td_mode " "Found entity 11: CRC_SoC_cpu_nios2_oci_td_mode" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "12 CRC_SoC_cpu_nios2_oci_dtrace " "Found entity 12: CRC_SoC_cpu_nios2_oci_dtrace" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "13 CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "14 CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "15 CRC_SoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: CRC_SoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "16 CRC_SoC_cpu_nios2_oci_fifo " "Found entity 16: CRC_SoC_cpu_nios2_oci_fifo" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "17 CRC_SoC_cpu_nios2_oci_pib " "Found entity 17: CRC_SoC_cpu_nios2_oci_pib" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "18 CRC_SoC_cpu_nios2_oci_im " "Found entity 18: CRC_SoC_cpu_nios2_oci_im" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "19 CRC_SoC_cpu_nios2_performance_monitors " "Found entity 19: CRC_SoC_cpu_nios2_performance_monitors" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "20 CRC_SoC_cpu_nios2_oci " "Found entity 20: CRC_SoC_cpu_nios2_oci" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""} { "Info" "ISGN_ENTITY_NAME" "21 CRC_SoC_cpu " "Found entity 21: CRC_SoC_cpu" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: CRC_SoC_cpu_jtag_debug_module_sysclk" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_jtag_debug_module_tck " "Found entity 1: CRC_SoC_cpu_jtag_debug_module_tck" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: CRC_SoC_cpu_jtag_debug_module_wrapper" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_oci_test_bench " "Found entity 1: CRC_SoC_cpu_oci_test_bench" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_cpu_test_bench " "Found entity 1: CRC_SoC_cpu_test_bench" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_soc/synthesis/submodules/crc_soc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_soc/synthesis/submodules/crc_soc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_SoC_onchip_mem " "Found entity 1: CRC_SoC_onchip_mem" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab02/crc_ci_lab/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809943588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809943588 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRC_SoC_cpu.v(1605) " "Verilog HDL or VHDL warning at CRC_SoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1713809943598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRC_SoC_cpu.v(1607) " "Verilog HDL or VHDL warning at CRC_SoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1713809943598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRC_SoC_cpu.v(1763) " "Verilog HDL or VHDL warning at CRC_SoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1713809943599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRC_SoC_cpu.v(2587) " "Verilog HDL or VHDL warning at CRC_SoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1713809943601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713809943677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC CRC_SoC:inst1 " "Elaborating entity \"CRC_SoC\" for hierarchy \"CRC_SoC:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab02/crc_ci_lab/TopLevel.bdf" { { 144 640 864 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_onchip_mem CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem " "Elaborating entity \"CRC_SoC_onchip_mem\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "onchip_mem" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRC_SoC_onchip_mem.hex " "Parameter \"init_file\" = \"CRC_SoC_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809943928 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809943928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blc1 " "Found entity 1: altsyncram_blc1" {  } { { "db/altsyncram_blc1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_blc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809944032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809944032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blc1 CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated " "Elaborating entity \"altsyncram_blc1\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809944033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809945969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809945969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_blc1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_blc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809945970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809946037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809946037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blc1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_blc1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_blc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu CRC_SoC:inst1\|CRC_SoC_cpu:cpu " "Elaborating entity \"CRC_SoC_cpu\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "cpu" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_test_bench CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_test_bench:the_CRC_SoC_cpu_test_bench " "Elaborating entity \"CRC_SoC_cpu_test_bench\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_test_bench:the_CRC_SoC_cpu_test_bench\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_test_bench" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_register_bank_a_module CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a " "Elaborating entity \"CRC_SoC_cpu_register_bank_a_module\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "CRC_SoC_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRC_SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"CRC_SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946362 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809946362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4g1 " "Found entity 1: altsyncram_t4g1" {  } { { "db/altsyncram_t4g1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_t4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809946415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809946415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4g1 CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t4g1:auto_generated " "Elaborating entity \"altsyncram_t4g1\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_a_module:CRC_SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_register_bank_b_module CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b " "Elaborating entity \"CRC_SoC_cpu_register_bank_b_module\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "CRC_SoC_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRC_SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"CRC_SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946517 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809946517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4g1 " "Found entity 1: altsyncram_u4g1" {  } { { "db/altsyncram_u4g1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_u4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809946568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809946568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4g1 CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u4g1:auto_generated " "Elaborating entity \"altsyncram_u4g1\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_register_bank_b_module:CRC_SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci " "Elaborating entity \"CRC_SoC_cpu_nios2_oci\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_debug CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_debug\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809946702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_debug:the_CRC_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946702 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809946702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_ocimem CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem " "Elaborating entity \"CRC_SoC_cpu_nios2_ocimem\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_ociram_sp_ram_module CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram " "Elaborating entity \"CRC_SoC_cpu_ociram_sp_ram_module\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "CRC_SoC_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRC_SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"CRC_SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946743 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809946743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb81 " "Found entity 1: altsyncram_gb81" {  } { { "db/altsyncram_gb81.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_gb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809946795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809946795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gb81 CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gb81:auto_generated " "Elaborating entity \"altsyncram_gb81\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_ocimem:the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram_module:CRC_SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_avalon_reg CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_avalon_reg:the_CRC_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"CRC_SoC_cpu_nios2_avalon_reg\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_avalon_reg:the_CRC_SoC_cpu_nios2_avalon_reg\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_break CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_break:the_CRC_SoC_cpu_nios2_oci_break " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_break\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_break:the_CRC_SoC_cpu_nios2_oci_break\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_xbrk CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_xbrk:the_CRC_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_xbrk\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_xbrk:the_CRC_SoC_cpu_nios2_oci_xbrk\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_dbrk CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dbrk:the_CRC_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_dbrk\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dbrk:the_CRC_SoC_cpu_nios2_oci_dbrk\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_itrace CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_itrace:the_CRC_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_itrace\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_itrace:the_CRC_SoC_cpu_nios2_oci_itrace\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_dtrace CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dtrace:the_CRC_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_dtrace\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dtrace:the_CRC_SoC_cpu_nios2_oci_dtrace\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_td_mode CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dtrace:the_CRC_SoC_cpu_nios2_oci_dtrace\|CRC_SoC_cpu_nios2_oci_td_mode:CRC_SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_td_mode\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_dtrace:the_CRC_SoC_cpu_nios2_oci_dtrace\|CRC_SoC_cpu_nios2_oci_td_mode:CRC_SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "CRC_SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_fifo CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_fifo\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt:the_CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt:the_CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_fifo_cnt_inc CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_fifo_cnt_inc:the_CRC_SoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_nios2_oci_fifo_cnt_inc:the_CRC_SoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_oci_test_bench CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_oci_test_bench:the_CRC_SoC_cpu_oci_test_bench " "Elaborating entity \"CRC_SoC_cpu_oci_test_bench\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_fifo:the_CRC_SoC_cpu_nios2_oci_fifo\|CRC_SoC_cpu_oci_test_bench:the_CRC_SoC_cpu_oci_test_bench\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_oci_test_bench" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946984 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "CRC_SoC_cpu_oci_test_bench " "Entity \"CRC_SoC_cpu_oci_test_bench\" contains only dangling pins" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_oci_test_bench" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1713809946985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_pib CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_pib:the_CRC_SoC_cpu_nios2_oci_pib " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_pib\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_pib:the_CRC_SoC_cpu_nios2_oci_pib\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_nios2_oci_im CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_im:the_CRC_SoC_cpu_nios2_oci_im " "Elaborating entity \"CRC_SoC_cpu_nios2_oci_im\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_nios2_oci_im:the_CRC_SoC_cpu_nios2_oci_im\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809946994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_jtag_debug_module_wrapper CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"CRC_SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "the_CRC_SoC_cpu_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_jtag_debug_module_tck CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_tck:the_CRC_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"CRC_SoC_cpu_jtag_debug_module_tck\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_tck:the_CRC_SoC_cpu_jtag_debug_module_tck\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "the_CRC_SoC_cpu_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_jtag_debug_module_sysclk CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_sysclk:the_CRC_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"CRC_SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_sysclk:the_CRC_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "the_CRC_SoC_cpu_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "CRC_SoC_cpu_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809947057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947058 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809947058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_cpu:cpu\|CRC_SoC_cpu_nios2_oci:the_CRC_SoC_cpu_nios2_oci\|CRC_SoC_cpu_jtag_debug_module_wrapper:the_CRC_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRC_SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_jtag_uart_0 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CRC_SoC_jtag_uart_0\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_jtag_uart_0_scfifo_w CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"CRC_SoC_jtag_uart_0_scfifo_w\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "the_CRC_SoC_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947203 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809947203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713809947545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713809947545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_w:the_CRC_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_jtag_uart_0_scfifo_r CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_r:the_CRC_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"CRC_SoC_jtag_uart_0_scfifo_r\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|CRC_SoC_jtag_uart_0_scfifo_r:the_CRC_SoC_jtag_uart_0_scfifo_r\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "the_CRC_SoC_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "CRC_SoC_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809947657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CRC_SoC:inst1\|CRC_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CRC_SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947658 ""}  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713809947658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_timer CRC_SoC:inst1\|CRC_SoC_timer:timer " "Elaborating entity \"CRC_SoC_timer\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_timer:timer\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "timer" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_sysid CRC_SoC:inst1\|CRC_SoC_sysid:sysid " "Elaborating entity \"CRC_SoC_sysid\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_sysid:sysid\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "sysid" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0 " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "crc_0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947698 "|TopLevel|CRC_SoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947698 "|TopLevel|CRC_SoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947700 "|TopLevel|CRC_SoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"CRC_SoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_timer_alt CRC_SoC:inst1\|CRC_SoC_timer_alt:timer_alt " "Elaborating entity \"CRC_SoC_timer_alt\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_timer_alt:timer_alt\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "timer_alt" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator CRC_SoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"CRC_SoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "cpu_custom_instruction_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947767 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1713809947770 "|TopLevel|CRC_SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_cpu_custom_instruction_master_multi_xconnect CRC_SoC:inst1\|CRC_SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"CRC_SoC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator CRC_SoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"CRC_SoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947784 "|TopLevel|CRC_SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947785 "|TopLevel|CRC_SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713809947785 "|TopLevel|CRC_SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CRC_SoC_mm_interconnect_0\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809947993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_addr_router CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"CRC_SoC_mm_interconnect_0_addr_router\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_addr_router_default_decode CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router:addr_router\|CRC_SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"CRC_SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router:addr_router\|CRC_SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_addr_router_001 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_addr_router_001\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_addr_router_001_default_decode CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router_001:addr_router_001\|CRC_SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"CRC_SoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_addr_router_001:addr_router_001\|CRC_SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_id_router CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"CRC_SoC_mm_interconnect_0_id_router\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_id_router_default_decode CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router:id_router\|CRC_SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"CRC_SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router:id_router\|CRC_SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_id_router_002 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_id_router_002\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_id_router_002_default_decode CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router_002:id_router_002\|CRC_SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"CRC_SoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_id_router_002:id_router_002\|CRC_SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_cmd_xbar_demux CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"CRC_SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_cmd_xbar_mux CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"CRC_SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_rsp_xbar_mux CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"CRC_SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001 CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_mm_interconnect_0:mm_interconnect_0\|CRC_SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_SoC_irq_mapper CRC_SoC:inst1\|CRC_SoC_irq_mapper:irq_mapper " "Elaborating entity \"CRC_SoC_irq_mapper\" for hierarchy \"CRC_SoC:inst1\|CRC_SoC_irq_mapper:irq_mapper\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CRC_SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CRC_SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "CRC_SoC/synthesis/CRC_SoC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/CRC_SoC.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CRC_SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CRC_SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CRC_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CRC_SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CRC_SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CRC_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713809948373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1713809953450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3834 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 3240 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 4239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_jtag_uart_0.v" 348 -1 0 } } { "CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_cpu.v" 611 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_timer_alt.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_timer_alt.v" 166 -1 0 } } { "CRC_SoC/synthesis/submodules/CRC_SoC_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/CRC_SoC_timer.v" 166 -1 0 } } { "CRC_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_ci_lab/CRC_SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1713809953556 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1713809953556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809955394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1713809956914 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1713809957042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1713809957042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1713809957100 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1713809957100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809957191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab02/crc_ci_lab/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab02/crc_ci_lab/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713809957517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713809958142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713809958142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3150 " "Implemented 3150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713809958671 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713809958671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2776 " "Implemented 2776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713809958671 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1713809958671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713809958671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713809958725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 23:49:18 2024 " "Processing ended: Mon Apr 22 23:49:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713809958725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713809958725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713809958725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713809958725 ""}
