

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720927|   720927|  3.605 ms|  3.605 ms|  720927|  720927|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_82_5_VITIS_LOOP_85_6  |   720925|   720925|        41|         11|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 11, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:84]   --->   Operation 44 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 45 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 46 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 48 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten24"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln82 = store i9 0, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 50 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln85 = store i9 0, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 51 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln84 = store i17 0, i17 %jj" [benchmarks/jianyicheng/gemver/src/gemver.cpp:84]   --->   Operation 52 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc84"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 0, void %new.latch.for.inc84.split, i1 1, void %newFuncRoot"   --->   Operation 54 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i17 %indvar_flatten24" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 55 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.10ns)   --->   "%icmp_ln82 = icmp_eq  i17 %indvar_flatten24_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 56 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.10ns)   --->   "%add_ln82 = add i17 %indvar_flatten24_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 57 'add' 'add_ln82' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc92, void %for.inc116.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 58 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 59 'load' 'j_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 60 'load' 'i_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.82ns)   --->   "%icmp_ln85 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 61 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln82)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%or_ln82 = or i1 %icmp_ln85, i1 %first_iter_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 62 'or' 'or_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.96ns)   --->   "%select_ln82 = select i1 %icmp_ln85, i9 0, i9 %j_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 63 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln82_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 64 'add' 'add_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln82, void %for.inc84.split, void %for.first.iter.for.inc84" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 65 'br' 'br_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%jj_load = load i17 %jj" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 66 'load' 'jj_load' <Predicate = (!icmp_ln82 & !icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.78ns)   --->   "%select_ln82_1 = select i1 %icmp_ln85, i17 0, i17 %jj_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 67 'select' 'select_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.96ns)   --->   "%select_ln82_2 = select i1 %icmp_ln85, i9 %add_ln82_1, i9 %i_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 68 'select' 'select_ln82_2' <Predicate = (!icmp_ln82)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i9 %select_ln82_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 69 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i9 %select_ln82" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 70 'zext' 'zext_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i17 %select_ln82_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 71 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.07ns)   --->   "%add_ln86 = add i16 %trunc_ln85, i16 %zext_ln82_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 72 'add' 'add_ln86' <Predicate = (!icmp_ln82)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln85" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 73 'getelementptr' 'y_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%y_load = load i8 %y_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 74 'load' 'y_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 75 [1/1] (2.10ns)   --->   "%add_ln87 = add i17 %select_ln82_1, i17 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:87]   --->   Operation 75 'add' 'add_ln87' <Predicate = (!icmp_ln82)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i16 %add_ln86" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 76 'zext' 'zext_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A_s, i64 0, i64 %zext_ln86" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 77 'getelementptr' 'A_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 78 'load' 'A_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%y_load = load i8 %y_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 79 'load' 'y_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln85 = add i9 %select_ln82, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 80 'add' 'add_ln85' <Predicate = (!icmp_ln82)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.82ns)   --->   "%icmp_ln85_1 = icmp_eq  i9 %add_ln85, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 81 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln82)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85_1, void %new.latch.for.inc84.split, void %last.iter.for.inc84.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 82 'br' 'br_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln82 = store i17 %add_ln82, i17 %indvar_flatten24" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 83 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln82 = store i9 %select_ln82_2, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 84 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln85 = store i9 %add_ln85, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 85 'store' 'store_ln85' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_4 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln84 = store i17 %add_ln87, i17 %jj" [benchmarks/jianyicheng/gemver/src/gemver.cpp:84]   --->   Operation 86 'store' 'store_ln84' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc84" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 87 'br' 'br_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 88 'load' 'A_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 89 [8/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 89 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 90 [7/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 90 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 91 [6/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 91 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 92 [5/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 92 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 93 [4/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 93 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 94 [3/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 94 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 95 [2/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 95 'fmul' 'mul2' <Predicate = (!icmp_ln82)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 96 [1/8] (2.56ns)   --->   "%mul2 = fmul i32 %A_load, i32 0.69" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 96 'fmul' 'mul2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_5_VITIS_LOOP_85_6_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i9 %select_ln82_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:82]   --->   Operation 99 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x_s, i64 0, i64 %zext_ln82" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 100 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [2/2] (3.25ns)   --->   "%tmp = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 101 'load' 'tmp' <Predicate = (or_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 102 [8/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 102 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 103 [1/2] (3.25ns)   --->   "%tmp = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 103 'load' 'tmp' <Predicate = (or_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 104 [7/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 104 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 105 [6/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 105 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 106 [5/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 106 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 107 [4/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 107 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 108 [3/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 108 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 109 [2/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 109 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %tmp, i32 %tmp_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 110 'store' 'store_ln83' <Predicate = (or_ln82)> <Delay = 1.58>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc84.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 111 'br' 'br_ln85' <Predicate = (or_ln82)> <Delay = 0.00>
ST_21 : Operation 112 [1/8] (2.56ns)   --->   "%mul3 = fmul i32 %mul2, i32 %y_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 112 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2_load = load i32 %tmp_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 113 'load' 'tmp_2_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [10/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 114 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 115 [9/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 116 [8/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 116 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 117 [7/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 117 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln82" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 118 'getelementptr' 'z_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [2/2] (3.25ns)   --->   "%z_load = load i8 %z_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 119 'load' 'z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 120 [6/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 120 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/2] (3.25ns)   --->   "%z_load = load i8 %z_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 121 'load' 'z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 122 [5/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 122 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 123 [4/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 123 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 124 [3/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 124 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 125 [2/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 125 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 126 [1/10] (3.35ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:86]   --->   Operation 126 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 127 [10/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 127 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %tmp_3, i32 %tmp_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:83]   --->   Operation 128 'store' 'store_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.58>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 129 [9/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 129 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 130 [8/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 130 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 131 [7/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 131 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 132 [6/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 132 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 133 [5/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 133 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 134 [4/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 134 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 135 [3/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 135 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 136 [2/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 136 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.35>
ST_41 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 137 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 138 [1/10] (3.35ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %z_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 138 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln89 = store i32 %add2, i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:89]   --->   Operation 139 'store' 'store_ln89' <Predicate = (icmp_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln85 = br void %new.latch.for.inc84.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:85]   --->   Operation 140 'br' 'br_ln85' <Predicate = (icmp_ln85_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten24') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten24' [10]  (1.588 ns)

 <State 2>: 2.801ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:85) on local variable 'j', benchmarks/jianyicheng/gemver/src/gemver.cpp:85 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln85', benchmarks/jianyicheng/gemver/src/gemver.cpp:85) [27]  (1.823 ns)
	'or' operation 1 bit ('or_ln82', benchmarks/jianyicheng/gemver/src/gemver.cpp:82) [28]  (0.978 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('y_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [51]  (0.000 ns)
	'load' operation 32 bit ('y_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) on array 'y' [52]  (3.254 ns)

 <State 4>: 3.646ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln85', benchmarks/jianyicheng/gemver/src/gemver.cpp:85) [56]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln85_1', benchmarks/jianyicheng/gemver/src/gemver.cpp:85) [57]  (1.823 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) on array 'A_s' [49]  (3.254 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 12>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 13>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [50]  (2.566 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('x_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:83) [34]  (0.000 ns)
	'load' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:83) on array 'x_s' [37]  (3.254 ns)

 <State 15>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:83) on array 'x_s' [37]  (3.254 ns)

 <State 16>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 17>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 18>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 19>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 20>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 21>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [53]  (2.566 ns)

 <State 22>: 3.356ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp_2_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) on local variable 'tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:83 [41]  (0.000 ns)
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 23>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 24>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 25>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 26>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 27>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 28>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 29>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 30>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 31>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:86) [54]  (3.356 ns)

 <State 32>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 33>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 34>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 35>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 36>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 37>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 38>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 39>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 40>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 41>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) [60]  (3.356 ns)

 <State 42>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln89', benchmarks/jianyicheng/gemver/src/gemver.cpp:89) of variable 'add2', benchmarks/jianyicheng/gemver/src/gemver.cpp:89 on array 'x_s' [63]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
