$date
	Sat Nov 16 10:38:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 32 $ next_pc [31:0] $end
$var reg 1 % rst $end
$scope module pc_uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 32 & next_pc [31:0] $end
$var wire 1 % rst $end
$var parameter 32 ' RESET_PC_VALUE $end
$var reg 32 ( pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 '
$end
#0
$dumpvars
b0 (
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
0%
#15
b100 !
b100 (
1"
#20
0"
#25
b1000 !
b1000 (
1"
#30
0"
#35
b1100 !
b1100 (
1"
#40
0"
#45
b10000 !
b10000 (
1"
#50
0"
b100000 $
b100000 &
1#
#55
b100000 !
b100000 (
1"
#60
0"
0#
#65
b100100 !
b100100 (
1"
#70
0"
#75
b101000 !
b101000 (
1"
#80
0"
