#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 16 17:27:02 2025
# Process ID         : 33948
# Current directory  : E:/robot/project/xilinx_fpga_class/hls/lab4
# Command line       : vivado.exe -source pynq_z2_audio_project_create.tcl
# Log file           : E:/robot/project/xilinx_fpga_class/hls/lab4/vivado.log
# Journal file       : E:/robot/project/xilinx_fpga_class/hls/lab4\vivado.jou
# Running On         : nightt_insider
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16487 MB
# Swap memory        : 22548 MB
# Total Virtual      : 39036 MB
# Available Virtual  : 12228 MB
#-----------------------------------------------------------
start_gui
source pynq_z2_audio_project_create.tcl
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {e:/robot/project/xilinx_fpga_class/hls/lab4/ip_repo E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip} [current_project]
update_ip_catalog
open_bd_design {E:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
delete_bd_objs [get_bd_cells fir_compiler_0]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog
open_bd_design {E:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  e:/robot/project/xilinx_fpga_class/hls/lab4/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/robot/project/xilinx_fpga_class/hls/lab4/ip_repo E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl} [current_project]
update_ip_catalog
open_bd_design {E:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  e:/robot/project/xilinx_fpga_class/hls/lab4/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {e:/robot/project/xilinx_fpga_class/hls/lab4/ip_repo E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
open_bd_design {E:/robot/project/xilinx_fpga_class/hls/lab4/audio/audio.srcs/sources_1/bd/system/system.bd}
save_bd_design
