(footprint "CAP-EIA-7343" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0) (tstamp 6407b73e23ce4d48870c7eb2)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp d8ca288d-9b0c-46dc-9880-62b102fba8e6)
  )
  (fp_text value "CAP-EIA-7343" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp dee7f1aa-72bc-4859-a29e-d97e7e0c2000)
  )
  (fp_poly (pts
      (xy -4.56 -2.55)
      (xy 4.56 -2.55)
      (xy 4.56 2.55)
      (xy -4.56 2.55)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 8c718e31-765d-4f63-b96d-eac035543bde))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp e3f4a494-32dc-4d2e-a59d-d6ea36a0dd4c)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 0d0174d9-4512-4788-a411-a85ec7a17199)
  )
  (fp_line (start 4.56 -1.215) (end 4.56 1.215) (layer "F.SilkS") (width 0.2) (tstamp ab477206-d6cb-46fb-a820-192d1ad227e5))
  (fp_line (start -3.65 -2.15) (end 3.65 -2.15) (layer "F.SilkS") (width 0.127) (tstamp 89be3c48-7819-4564-938b-a5fb089aafe8))
  (fp_line (start -3.65 2.15) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp 2bee607b-52c8-4aaf-b8a3-ccacf55050b9))
  (fp_line (start -3.65 -2.15) (end -3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp 6eb8e027-3be4-4105-864d-00639d5a13bd))
  (fp_line (start 3.65 -2.15) (end 3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp 6b4b3dbd-24ed-41c9-ac8d-f1193ad19536))
  (fp_line (start -3.65 1.4015) (end -3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp f7e87744-e55d-4a3b-9cf7-6727fceace0d))
  (fp_line (start 3.65 1.4015) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp a490bd1c-e5d1-4b96-b1c8-8a5765c1ab1f))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 80ec793c-dd76-4838-bb7d-cb4fbdd5f949))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 9d7a8470-bc75-4e6a-85db-130bf2afa2e7))
)
