/* Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE115F29) Path("/home/18BIS0043/Desktop/Verilog Experiments - Task 3/Lab1_Hardware/output_files/") File("E1_Counter15.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
