
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118194                       # Number of seconds simulated
sim_ticks                                118194428292                       # Number of ticks simulated
final_tick                               688025721426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142179                       # Simulator instruction rate (inst/s)
host_op_rate                                   184689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7299162                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891392                       # Number of bytes of host memory used
host_seconds                                 16192.88                       # Real time elapsed on the host
sim_insts                                  2302286799                       # Number of instructions simulated
sim_ops                                    2990642748                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3109376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1954304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5068160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1200256                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1200256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15268                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39595                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9377                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9377                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26307298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        22742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16534654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42879855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        22742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10154929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10154929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10154929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26307298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        22742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16534654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53034784                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               283439877                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21143482                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18780881                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829966                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11125778                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10829673                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339961                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52647                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228187213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119727029                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21143482                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12169634                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24199746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5610879                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2499829                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13964142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258658249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234458503     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096688      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038747      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1766024      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3585248      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4340079      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042851      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564880      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9765229      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258658249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074596                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.422407                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226301874                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4402037                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24162436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25294                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3766607                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060678                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134772364                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3766607                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226583914                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2220726                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1286130                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23898320                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       902550                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134636476                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88109                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       587465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177701822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608726705                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608726705                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30990623                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18457                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9237                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2703216                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23484520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73100                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928880                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134136409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127351706                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79623                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20441233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42799560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258658249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204132058     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22877768      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11734455      4.54%     92.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6735056      2.60%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500618      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755995      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1504875      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       351229      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66195      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258658249                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233153     47.46%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183326     37.32%     84.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74763     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99946788     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005830      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22268259     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121609      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127351706                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.449308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             491242                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003857                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513932526                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154596397                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124395210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127842948                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223844                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3958711                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114094                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3766607                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1511786                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        70729                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134154867                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23484520                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143002                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9237                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926742                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126234845                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21994011                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26115573                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19511787                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121562                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.445367                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124429704                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124395210                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71126601                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164093592                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438877                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21509147                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834379                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254891642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441949                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212682533     83.44%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15993881      6.27%     89.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12505483      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471067      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114684      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054921      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4523734      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007293      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1538046      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254891642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1538046                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387511955                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272083394                       # The number of ROB writes
system.switch_cpus0.timesIdled                6062419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24781628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.834399                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.834399                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.352809                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.352809                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584584783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162216670                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142597025                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               283439872                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25109734                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20605996                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2349049                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10588022                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9891900                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2507914                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110278                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    225306588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137802370                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25109734                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12399814                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29717785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6498878                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8226419                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13625477                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2338595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267380107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.632213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.991996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237662322     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2213364      0.83%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4018418      1.50%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2363721      0.88%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1945352      0.73%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1729939      0.65%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          957094      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2393120      0.90%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14096777      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267380107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088589                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.486178                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       223450700                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10096764                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29629173                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74577                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4128889                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4122451                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168966570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2408                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4128889                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223782757                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         782392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8296778                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29352081                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1037205                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168913696                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112962                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       600748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237948542                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    783922797                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    783922797                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202319107                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35629435                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40217                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20139                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3000547                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15685869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8467291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88059                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1984879                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167632887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159932682                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        77359                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19693805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40588735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267380107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598147                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.285590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    200762916     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26475840      9.90%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13954209      5.22%     90.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9758025      3.65%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9753924      3.65%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3499089      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2666212      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       313200      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       196692      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267380107                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58700     13.68%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192115     44.77%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178309     41.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134924397     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2193579      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20078      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14350748      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8443880      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159932682                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.564256                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             429129                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    587751959                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187367396                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157213328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160361811                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       327568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2523517                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103047                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4128889                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546210                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64118                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167673104                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15685869                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8467291                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20139                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         53135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1355566                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1223475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2579041                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158112747                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14239843                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1819935                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22683624                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22397974                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8443781                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557835                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157213486                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157213328                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92000368                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        250437666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.554662                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367358                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117660808                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145030471                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22642923                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2368762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263251218                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.550920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.402495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    204062756     77.52%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28856899     10.96%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11076124      4.21%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5838842      2.22%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4951276      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2354062      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1110247      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1740194      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3260818      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263251218                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117660808                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145030471                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21526596                       # Number of memory references committed
system.switch_cpus1.commit.loads             13162352                       # Number of loads committed
system.switch_cpus1.commit.membars              20078                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21036268                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130565374                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2997279                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3260818                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           427663794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          339475693                       # The number of ROB writes
system.switch_cpus1.timesIdled                3320163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16059765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117660808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145030471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117660808                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.408957                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.408957                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415117                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415117                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       711029963                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219556103                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156509276                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40156                       # number of misc regfile writes
system.l2.replacements                          39623                       # number of replacements
system.l2.tagsinuse                       2047.949583                       # Cycle average of tags in use
system.l2.total_refs                           105820                       # Total number of references to valid blocks.
system.l2.sampled_refs                          41671                       # Sample count of references to valid blocks.
system.l2.avg_refs                           2.539416                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            21.881591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.475164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1050.715846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.765069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    784.587850                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            107.100372                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             82.423691                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.513045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.383100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.052295                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.040246                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999975                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        26947                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        23417                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   50364                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14798                       # number of Writeback hits
system.l2.Writeback_hits::total                 14798                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        26947                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        23417                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        26947                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        23417                       # number of overall hits
system.l2.overall_hits::total                   50364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        24292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15248                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39575                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        24292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15268                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39595                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        24292                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15268                       # number of overall misses
system.l2.overall_misses::total                 39595                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2360950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4076685990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3501593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2634960700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6717509233                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3378111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3378111                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2360950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4076685990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3501593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2638338811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6720887344                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2360950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4076685990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3501593                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2638338811                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6720887344                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89939                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14798                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14798                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51239                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89959                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51239                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89959                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.474092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.394362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.440020                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.474092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.394675                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.440145                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.474092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.394675                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.440145                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168639.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167820.104973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 166742.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 172806.971406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169741.231409                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 168905.550000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 168905.550000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168639.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167820.104973                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 166742.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 172801.860820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169740.809294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168639.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167820.104973                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 166742.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 172801.860820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169740.809294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9377                       # number of writebacks
system.l2.writebacks::total                      9377                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        24292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39575                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        24292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        24292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39595                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1545832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2661074178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2279732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1746482159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4411381901                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2212502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2212502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1545832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2661074178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2279732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1748694661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4413594403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1545832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2661074178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2279732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1748694661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4413594403                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.474092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.394362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.440020                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.474092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.394675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.440145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.474092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.394675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.440145                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110416.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109545.289725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108558.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114538.441697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111468.904637                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110625.100000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110625.100000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110416.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109545.289725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108558.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 114533.315496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111468.478419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110416.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109545.289725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108558.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 114533.315496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111468.478419                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992623                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013996243                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874299.894640                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992623                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13964127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13964127                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13964127                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13964127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13964127                       # number of overall hits
system.cpu0.icache.overall_hits::total       13964127                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2711320                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2711320                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2711320                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2711320                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2711320                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2711320                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13964142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13964142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13964142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13964142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13964142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13964142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180754.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180754.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180754.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180754.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180754.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180754.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2477350                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2477350                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2477350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2477350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2477350                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2477350                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176953.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176953.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176953.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176953.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176953.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176953.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51239                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246984121                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51495                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4796.273832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.434246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.565754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810290                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189710                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20074827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20074827                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9240                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24085261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24085261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24085261                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24085261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       199592                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       199592                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       199592                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        199592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       199592                       # number of overall misses
system.cpu0.dcache.overall_misses::total       199592                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24800409086                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24800409086                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24800409086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24800409086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24800409086                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24800409086                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20274419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20274419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24284853                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24284853                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24284853                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24284853                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009845                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008219                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124255.526704                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124255.526704                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124255.526704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124255.526704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124255.526704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124255.526704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6460                       # number of writebacks
system.cpu0.dcache.writebacks::total             6460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       148353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       148353                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       148353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       148353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       148353                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       148353                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51239                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51239                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51239                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6041316442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6041316442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6041316442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6041316442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6041316442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6041316442                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117904.651574                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117904.651574                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117904.651574                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117904.651574                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117904.651574                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117904.651574                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.013177                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098259090                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2351732.526767                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.013177                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028867                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743611                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13625453                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13625453                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13625453                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13625453                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13625453                       # number of overall hits
system.cpu1.icache.overall_hits::total       13625453                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4167108                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4167108                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4167108                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4167108                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4167108                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4167108                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13625477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13625477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13625477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13625477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13625477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13625477                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173629.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173629.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173629.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173629.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173629.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173629.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3677570                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3677570                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3677570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3677570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3677570                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3677570                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175122.380952                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175122.380952                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175122.380952                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175122.380952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175122.380952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175122.380952                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38685                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178134462                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38941                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4574.470661                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.687169                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.312831                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901122                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098878                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10614968                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10614968                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8323657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8323657                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20114                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20114                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20078                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20078                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18938625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18938625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18938625                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18938625                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99301                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99301                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99462                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99462                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99462                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99462                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11388852903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11388852903                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28866911                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28866911                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11417719814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11417719814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11417719814                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11417719814                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10714269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10714269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8323818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8323818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20078                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20078                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19038087                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19038087                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19038087                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19038087                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005224                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114690.213623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114690.213623                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179297.583851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179297.583851                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114794.794132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114794.794132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114794.794132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114794.794132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       219738                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       109869                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8338                       # number of writebacks
system.cpu1.dcache.writebacks::total             8338                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60636                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60777                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38665                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38685                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38685                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4290931144                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4290931144                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3547139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3547139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4294478283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4294478283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4294478283                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4294478283                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110977.140670                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110977.140670                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 177356.950000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 177356.950000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111011.458782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111011.458782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111011.458782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111011.458782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
