// Seed: 2306260301
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  wire id_4;
  and (id_0, id_2, id_4);
  module_0();
endmodule
macromodule module_2 (
    output tri id_0
);
  wire id_2 = 1;
  module_0();
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_23;
  module_0();
  xnor (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_23,
      id_4,
      id_5,
      id_6,
      id_8
  );
endmodule
