(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2015-09-22T16:52:20Z")
 (DESIGN "camera_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.2 SP1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "camera_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ARM_PIN\(0\).pad_out ARM_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COMPASS_DRDY\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COMPASS_DRDY\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ECHO\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ECHO\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ECHO_2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ECHO_2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2C_SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCLK_A\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCLK_B\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDAT_A\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDAT_B\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Compass_DRDY_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:SIOC\(0\)_SYNC\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:SIOD\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:SIOD\(0\)_SYNC\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb HC_ISR_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Arm_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:DMA\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:FIFO\:dp\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Camera\:SIOC\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM_2\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb but0.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb but1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb sclk_a_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb sclk_b_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT D4\(0\).pad_out D4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D5\(0\).pad_out D5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D6\(0\).pad_out D6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D7\(0\).pad_out D7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT E\(0\).pad_out E\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GRIPPER_PIN\(0\).pad_out GRIPPER_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG\(0\).pad_out HC_TRIG\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG_2\(0\).pad_out HC_TRIG_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\).pad_out I2C_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\).pad_out I2C_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLEN\(0\).pad_out MLEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MREN\(0\).pad_out MREN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1273.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Arm_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1273.q ARM_PIN\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT \\Gripper_PWM\:PWMHW\\.cmp GRIPPER_PIN\(0\).pin_input (3.780:3.780:3.780))
    (INTERCONNECT Net_1697.q HC_TRIG\(0\).pin_input (6.944:6.944:6.944))
    (INTERCONNECT Net_1697.q \\HC_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (5.010:5.010:5.010))
    (INTERCONNECT Net_1697.q \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (4.481:4.481:4.481))
    (INTERCONNECT Net_1697.q \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (4.096:4.096:4.096))
    (INTERCONNECT \\MOTOR_L\:PWMHW\\.cmp MLEN\(0\).pin_input (8.564:8.564:8.564))
    (INTERCONNECT \\MOTOR_R\:PWMHW\\.cmp MREN\(0\).pin_input (8.312:8.312:8.312))
    (INTERCONNECT Net_2330.q HC_ISR.interrupt (7.798:7.798:7.798))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_6 V0\(0\).pin_input (2.622:2.622:2.622))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_2849.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_2850.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_PWM_2\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_Timer_2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_2849.q HC_TRIG_2\(0\).pin_input (9.681:9.681:9.681))
    (INTERCONNECT Net_2849.q \\HC_Timer_2\:TimerUDB\:rstSts\:stsreg\\.reset (4.181:4.181:4.181))
    (INTERCONNECT Net_2849.q \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (4.919:4.919:4.919))
    (INTERCONNECT Net_2849.q \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (3.616:3.616:3.616))
    (INTERCONNECT Net_2850.q HC_ISR_2.interrupt (6.603:6.603:6.603))
    (INTERCONNECT HC_ECHO_2\(0\).fb HC_ECHO_2\(0\)_SYNC.in (6.395:6.395:6.395))
    (INTERCONNECT HC_ECHO_2\(0\)_SYNC.out \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (2.689:2.689:2.689))
    (INTERCONNECT HC_ECHO_2\(0\)_SYNC.out \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.777:3.777:3.777))
    (INTERCONNECT HC_ECHO_2\(0\)_SYNC.out \\HC_Timer_2\:TimerUDB\:status_tc\\.main_1 (3.777:3.777:3.777))
    (INTERCONNECT SCLK_B.interrupt sclk_b_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_0 \\Camera\:XCLK\(0\)\\.pin_input (7.553:7.553:7.553))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1697.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_2330.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT SCLK_A.interrupt sclk_a_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_54.q but0.interrupt (7.831:7.831:7.831))
    (INTERCONNECT Net_55.q but1.interrupt (7.105:7.105:7.105))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_5 RS\(0\).pin_input (7.338:7.338:7.338))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_4 E\(0\).pin_input (6.664:6.664:6.664))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_0 D4\(0\).pin_input (6.573:6.573:6.573))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_1 D5\(0\).pin_input (6.592:6.592:6.592))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_2 D6\(0\).pin_input (5.573:5.573:5.573))
    (INTERCONNECT \\LCD\:Cntl_Port\:Sync\:ctrl_reg\\.control_3 D7\(0\).pin_input (6.419:6.419:6.419))
    (INTERCONNECT \\USB\:USB\\.sof_int \\USB\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT HC_ECHO\(0\).fb HC_ECHO\(0\)_SYNC.in (4.383:4.383:4.383))
    (INTERCONNECT HC_ECHO\(0\)_SYNC.out \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (2.784:2.784:2.784))
    (INTERCONNECT HC_ECHO\(0\)_SYNC.out \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (2.652:2.652:2.652))
    (INTERCONNECT HC_ECHO\(0\)_SYNC.out \\HC_Timer\:TimerUDB\:status_tc\\.main_1 (2.801:2.801:2.801))
    (INTERCONNECT COMPASS_DRDY\(0\).fb COMPASS_DRDY\(0\)_SYNC.in (4.364:4.364:4.364))
    (INTERCONNECT COMPASS_DRDY\(0\)_SYNC.out Net_906.main_0 (2.046:2.046:2.046))
    (INTERCONNECT Net_906.q Compass_DRDY_ISR.interrupt (9.405:9.405:9.405))
    (INTERCONNECT RS\(0\).pad_out RS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT V0\(0\).pad_out V0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1273.main_1 (2.777:2.777:2.777))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Arm_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.919:2.919:2.919))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Arm_PWM\:PWMUDB\:status_0\\.main_1 (2.906:2.906:2.906))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Arm_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.116:2.116:2.116))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:prevCompare1\\.q \\Arm_PWM\:PWMUDB\:status_0\\.main_0 (2.107:2.107:2.107))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:runmode_enable\\.q Net_1273.main_0 (2.986:2.986:2.986))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:runmode_enable\\.q \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.999:2.999:2.999))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:runmode_enable\\.q \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.998:2.998:2.998))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:runmode_enable\\.q \\Arm_PWM\:PWMUDB\:status_2\\.main_0 (2.986:2.986:2.986))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:status_0\\.q \\Arm_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.113:2.113:2.113))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:status_2\\.q \\Arm_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.301:5.301:5.301))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\Arm_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.082:2.082:2.082))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.887:2.887:2.887))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.760:2.760:2.760))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Arm_PWM\:PWMUDB\:status_2\\.main_1 (2.902:2.902:2.902))
    (INTERCONNECT \\Button\:Button\(0\)\\.pad_out \\Button\:Button\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:Button\(1\)\\.pad_out \\Button\:Button\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:PWM\:PWMHW\\.tc Net_54.clock_0 (7.668:7.668:7.668))
    (INTERCONNECT \\Button\:PWM\:PWMHW\\.tc Net_55.clock_0 (6.927:6.927:6.927))
    (INTERCONNECT \\Button\:PWM\:PWMHW\\.cmp \\Button\:Button\(0\)\\.pin_input (9.071:9.071:9.071))
    (INTERCONNECT \\Button\:PWM\:PWMHW\\.cmp \\Button\:Button\(1\)\\.pin_input (9.750:9.750:9.750))
    (INTERCONNECT \\Button\:Button\(0\)\\.fb Net_54.main_0 (5.659:5.659:5.659))
    (INTERCONNECT \\Button\:Button\(1\)\\.fb Net_55.main_0 (5.771:5.771:5.771))
    (INTERCONNECT \\Camera\:SIOC\(0\)\\.fb \\Camera\:I2C\:I2C_FF\\.scl_in (5.381:5.381:5.381))
    (INTERCONNECT \\Camera\:SIOC\(0\)\\.fb \\Camera\:SIOC\(0\)_SYNC\\.in (4.819:4.819:4.819))
    (INTERCONNECT \\Camera\:SIOD\(0\)\\.fb \\Camera\:I2C\:I2C_FF\\.sda_in (7.613:7.613:7.613))
    (INTERCONNECT \\Camera\:SIOD\(0\)\\.fb \\Camera\:SIOD\(0\)_SYNC\\.in (5.435:5.435:5.435))
    (INTERCONNECT \\Camera\:I2C\:I2C_FF\\.scl_out \\Camera\:SIOC\(0\)\\.pin_input (4.532:4.532:4.532))
    (INTERCONNECT \\Camera\:I2C\:I2C_FF\\.interrupt \\Camera\:I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\Camera\:I2C\:I2C_FF\\.sda_out \\Camera\:SIOD\(0\)\\.pin_input (4.528:4.528:4.528))
    (INTERCONNECT \\Camera\:HREF\(0\)\\.fb \\Camera\:FIFO\:dp\\.f0_load (5.769:5.769:5.769))
    (INTERCONNECT \\Camera\:D\(0\)\\.fb \\Camera\:FIFO\:dp\\.p_in_0 (5.820:5.820:5.820))
    (INTERCONNECT \\Camera\:D\(1\)\\.fb \\Camera\:FIFO\:dp\\.p_in_1 (5.816:5.816:5.816))
    (INTERCONNECT \\Camera\:D\(2\)\\.fb \\Camera\:FIFO\:dp\\.p_in_2 (5.822:5.822:5.822))
    (INTERCONNECT \\Camera\:D\(3\)\\.fb \\Camera\:FIFO\:dp\\.p_in_3 (5.832:5.832:5.832))
    (INTERCONNECT \\Camera\:D\(4\)\\.fb \\Camera\:FIFO\:dp\\.p_in_4 (4.493:4.493:4.493))
    (INTERCONNECT \\Camera\:D\(5\)\\.fb \\Camera\:FIFO\:dp\\.p_in_5 (4.504:4.504:4.504))
    (INTERCONNECT \\Camera\:D\(6\)\\.fb \\Camera\:FIFO\:dp\\.p_in_6 (5.487:5.487:5.487))
    (INTERCONNECT \\Camera\:D\(7\)\\.fb \\Camera\:FIFO\:dp\\.p_in_7 (6.430:6.430:6.430))
    (INTERCONNECT \\Camera\:FIFO\:dp\\.f0_bus_stat_comb \\Camera\:DMA\\.dmareq (6.605:6.605:6.605))
    (INTERCONNECT \\Camera\:PCLK\(0\)\\.fb \\Camera\:FIFO\:dp\\.clock (4.504:4.504:4.504))
    (INTERCONNECT \\Camera\:SIOC\(0\)\\.pad_out \\Camera\:SIOC\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:SIOD\(0\)\\.pad_out \\Camera\:SIOD\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:XCLK\(0\)\\.pad_out \\Camera\:XCLK\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1697.main_1 (2.098:2.098:2.098))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\HC_PWM\:PWMUDB\:prevCompare1\\.main_0 (4.675:4.675:4.675))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\HC_PWM\:PWMUDB\:status_0\\.main_1 (5.227:5.227:5.227))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb Net_2330.main_1 (2.440:2.440:2.440))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\HC_PWM\:PWMUDB\:prevCompare2\\.main_0 (3.367:3.367:3.367))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\HC_PWM\:PWMUDB\:status_1\\.main_1 (3.375:3.375:3.375))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\HC_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.104:2.104:2.104))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:prevCompare1\\.q \\HC_PWM\:PWMUDB\:status_0\\.main_0 (2.078:2.078:2.078))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:prevCompare2\\.q \\HC_PWM\:PWMUDB\:status_1\\.main_0 (2.077:2.077:2.077))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:runmode_enable\\.q Net_1697.main_0 (6.408:6.408:6.408))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:runmode_enable\\.q Net_2330.main_0 (6.420:6.420:6.420))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:runmode_enable\\.q \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (5.149:5.149:5.149))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:runmode_enable\\.q \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.364:7.364:7.364))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:runmode_enable\\.q \\HC_PWM\:PWMUDB\:status_2\\.main_0 (6.817:6.817:6.817))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:status_0\\.q \\HC_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.694:2.694:2.694))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:status_1\\.q \\HC_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.111:2.111:2.111))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:status_2\\.q \\HC_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.731:2.731:2.731))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\HC_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.707:2.707:2.707))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.733:2.733:2.733))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.851:2.851:2.851))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM\:PWMUDB\:status_2\\.main_1 (2.859:2.859:2.859))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_2849.main_1 (2.123:2.123:2.123))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\HC_PWM_2\:PWMUDB\:prevCompare1\\.main_0 (4.476:4.476:4.476))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\HC_PWM_2\:PWMUDB\:status_0\\.main_1 (3.919:3.919:3.919))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb Net_2850.main_1 (4.283:4.283:4.283))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\HC_PWM_2\:PWMUDB\:prevCompare2\\.main_0 (3.345:3.345:3.345))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\HC_PWM_2\:PWMUDB\:status_1\\.main_1 (3.733:3.733:3.733))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\HC_PWM_2\:PWMUDB\:runmode_enable\\.main_0 (2.104:2.104:2.104))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:prevCompare1\\.q \\HC_PWM_2\:PWMUDB\:status_0\\.main_0 (2.074:2.074:2.074))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:prevCompare2\\.q \\HC_PWM_2\:PWMUDB\:status_1\\.main_0 (2.075:2.075:2.075))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:runmode_enable\\.q Net_2849.main_0 (4.188:4.188:4.188))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:runmode_enable\\.q Net_2850.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:runmode_enable\\.q \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.577:4.577:4.577))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:runmode_enable\\.q \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.135:5.135:5.135))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:runmode_enable\\.q \\HC_PWM_2\:PWMUDB\:status_2\\.main_0 (2.579:2.579:2.579))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:status_0\\.q \\HC_PWM_2\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.097:2.097:2.097))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:status_1\\.q \\HC_PWM_2\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.103:2.103:2.103))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:status_2\\.q \\HC_PWM_2\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.093:2.093:2.093))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\HC_PWM_2\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.718:2.718:2.718))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.906:2.906:2.906))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.900:2.900:2.900))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\HC_PWM_2\:PWMUDB\:status_2\\.main_1 (3.655:3.655:3.655))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.761:2.761:2.761))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.611:2.611:2.611))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer\:TimerUDB\:status_tc\\.main_0 (2.776:2.776:2.776))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\HC_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.033:2.033:2.033))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\HC_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.018:2.018:2.018))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:status_tc\\.q \\HC_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.038:2.038:2.038))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.290:3.290:3.290))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.371:2.371:2.371))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\HC_Timer_2\:TimerUDB\:status_tc\\.main_0 (2.377:2.377:2.377))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\HC_Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.084:2.084:2.084))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\HC_Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.082:2.082:2.082))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:status_tc\\.q \\HC_Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.120:2.120:2.120))
    (INTERCONNECT I2C_SCL\(0\).fb I2C_SCL\(0\)_SYNC.in (5.809:5.809:5.809))
    (INTERCONNECT I2C_SCL\(0\)_SYNC.out \\I2C\:bI2C_UDB\:clk_eq_reg\\.main_1 (2.097:2.097:2.097))
    (INTERCONNECT I2C_SCL\(0\)_SYNC.out \\I2C\:bI2C_UDB\:scl_in_reg\\.main_0 (2.097:2.097:2.097))
    (INTERCONNECT I2C_SDA\(0\).fb I2C_SDA\(0\)_SYNC.in (4.494:4.494:4.494))
    (INTERCONNECT I2C_SDA\(0\)_SYNC.out \\I2C\:bI2C_UDB\:sda_in_reg\\.main_0 (2.578:2.578:2.578))
    (INTERCONNECT I2C_SDA\(0\)_SYNC.out \\I2C\:bI2C_UDB\:status_1\\.main_8 (2.587:2.587:2.587))
    (INTERCONNECT \\I2C\:Net_643_3\\.q I2C_SCL\(0\).pin_input (7.972:7.972:7.972))
    (INTERCONNECT \\I2C\:Net_643_3\\.q \\I2C\:bI2C_UDB\:clk_eq_reg\\.main_0 (3.737:3.737:3.737))
    (INTERCONNECT \\I2C\:Net_643_3\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_8 (2.322:2.322:2.322))
    (INTERCONNECT \\I2C\:bI2C_UDB\:StsReg\\.interrupt \\I2C\:I2C_IRQ\\.interrupt (8.520:8.520:8.520))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2C\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\I2C\:bI2C_UDB\:bus_busy_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.104:2.104:2.104))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clk_eq_reg\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (2.104:2.104:2.104))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2C\:Net_643_3\\.main_0 (3.435:3.435:3.435))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:Net_643_3\\.main_7 (8.364:8.364:8.364))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (9.444:9.444:9.444))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_7 (7.817:7.817:7.817))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (9.568:9.568:9.568))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_7 (7.909:7.909:7.909))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_10 (6.904:6.904:6.904))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_7 (3.234:3.234:3.234))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_4 (7.925:7.925:7.925))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_10 (6.915:6.915:6.915))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_10 (11.902:11.902:11.902))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_10 (11.368:11.368:11.368))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C\:bI2C_UDB\:status_1\\.main_7 (9.580:9.580:9.580))
    (INTERCONNECT \\I2C\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2C\:sda_x_wire\\.main_10 (2.107:2.107:2.107))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (4.639:4.639:4.639))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (3.304:3.304:3.304))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (3.501:3.501:3.501))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cnt_reset\\.q \\I2C\:Net_643_3\\.main_8 (2.027:2.027:2.027))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cnt_reset\\.q \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (5.780:5.780:5.780))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cnt_reset\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (4.867:4.867:4.867))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cnt_reset\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (3.558:3.558:3.558))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2C\:bI2C_UDB\:m_reset\\.main_0 (2.104:2.104:2.104))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C\:bI2C_UDB\:m_state_3\\.main_2 (4.847:4.847:4.847))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C\:bI2C_UDB\:m_state_4_split\\.main_2 (4.307:4.307:4.307))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C\:bI2C_UDB\:m_state_0_split\\.main_3 (3.188:3.188:3.188))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C\:bI2C_UDB\:m_state_2_split\\.main_2 (3.166:3.166:3.166))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C\:bI2C_UDB\:m_state_4\\.main_0 (3.939:3.939:3.939))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C\:sda_x_wire\\.main_1 (3.050:3.050:3.050))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C\:bI2C_UDB\:m_state_0_split\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C\:bI2C_UDB\:m_state_2_split\\.main_1 (3.162:3.162:3.162))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C\:bI2C_UDB\:m_state_3\\.main_1 (5.191:5.191:5.191))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C\:bI2C_UDB\:m_state_4_split\\.main_1 (4.660:4.660:4.660))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C\:bI2C_UDB\:m_state_0_split\\.main_1 (3.029:3.029:3.029))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C\:bI2C_UDB\:m_state_2_split\\.main_0 (3.005:3.005:3.005))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C\:bI2C_UDB\:m_state_3\\.main_0 (5.175:5.175:5.175))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C\:bI2C_UDB\:m_state_4_split\\.main_0 (4.644:4.644:4.644))
    (INTERCONNECT \\I2C\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2C\:bI2C_UDB\:m_state_0_split\\.main_0 (2.692:2.692:2.692))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (2.715:2.715:2.715))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2C\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.085:2.085:2.085))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2C\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (6.083:6.083:6.083))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (2.414:2.414:2.414))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C\:bI2C_UDB\:lost_arb_reg\\.main_0 (3.186:3.186:3.186))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C\:bI2C_UDB\:status_0\\.main_1 (4.215:4.215:4.215))
    (INTERCONNECT \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C\:bI2C_UDB\:status_3\\.main_1 (4.794:4.794:4.794))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:bI2C_UDB\:lost_arb_reg\\.main_2 (2.413:2.413:2.413))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_11 (3.366:3.366:3.366))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_11 (3.354:3.354:3.354))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_11 (6.048:6.048:6.048))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_11 (5.497:5.497:5.497))
    (INTERCONNECT \\I2C\:bI2C_UDB\:lost_arb_reg\\.q \\I2C\:sda_x_wire\\.main_9 (4.686:4.686:4.686))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:Net_643_3\\.main_6 (15.915:15.915:15.915))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_5 (12.048:12.048:12.048))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (11.122:11.122:11.122))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (7.393:7.393:7.393))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:lost_arb_reg\\.main_1 (4.579:4.579:4.579))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_6 (10.260:10.260:10.260))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_9 (6.831:6.831:6.831))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_6 (10.546:10.546:10.546))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_3 (9.563:9.563:9.563))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_9 (7.408:7.408:7.408))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_9 (9.958:9.958:9.958))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_5 (14.075:14.075:14.075))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_9 (11.203:11.203:11.203))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:status_0\\.main_6 (5.135:5.135:5.135))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:status_1\\.main_6 (9.227:9.227:9.227))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:status_2\\.main_6 (10.250:10.250:10.250))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:bI2C_UDB\:status_3\\.main_7 (4.151:4.151:4.151))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_reset\\.q \\I2C\:sda_x_wire\\.main_8 (9.246:9.246:9.246))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:Net_643_3\\.main_5 (10.389:10.389:10.389))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_4 (10.396:10.396:10.396))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (9.335:9.335:9.335))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (7.232:7.232:7.232))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_5 (3.198:3.198:3.198))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_8 (4.285:4.285:4.285))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_5 (7.664:7.664:7.664))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_8 (4.296:4.296:4.296))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_8 (8.370:8.370:8.370))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_4 (9.302:9.302:9.302))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_8 (8.778:8.778:8.778))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:status_1\\.main_5 (6.835:6.835:6.835))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:status_2\\.main_5 (3.748:3.748:3.748))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:status_3\\.main_6 (5.210:5.210:5.210))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:bI2C_UDB\:status_4\\.main_4 (7.663:7.663:7.663))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0\\.q \\I2C\:sda_x_wire\\.main_7 (7.790:7.790:7.790))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_0_split\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_8 (2.677:2.677:2.677))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:Net_643_3\\.main_4 (7.553:7.553:7.553))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_3 (7.561:7.561:7.561))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (6.481:6.481:6.481))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (10.874:10.874:10.874))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_4 (8.220:8.220:8.220))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_7 (7.329:7.329:7.329))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_4 (3.885:3.885:3.885))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_7 (12.943:12.943:12.943))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_7 (11.405:11.405:11.405))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_3 (11.418:11.418:11.418))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_7 (11.418:11.418:11.418))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:status_0\\.main_5 (8.104:8.104:8.104))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:status_1\\.main_4 (10.180:10.180:10.180))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:status_2\\.main_4 (8.231:8.231:8.231))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:status_3\\.main_5 (8.214:8.214:8.214))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:bI2C_UDB\:status_4\\.main_3 (3.913:3.913:3.913))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_1\\.q \\I2C\:sda_x_wire\\.main_6 (10.608:10.608:10.608))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:Net_643_3\\.main_3 (12.310:12.310:12.310))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_2 (11.758:11.758:11.758))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (9.989:9.989:9.989))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (7.542:7.542:7.542))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_3 (4.803:4.803:4.803))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_6 (6.148:6.148:6.148))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_3 (8.308:8.308:8.308))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_2 (4.798:4.798:4.798))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_6 (5.591:5.591:5.591))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_6 (11.022:11.022:11.022))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_2 (11.001:11.001:11.001))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_6 (10.334:10.334:10.334))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:status_0\\.main_4 (6.109:6.109:6.109))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:status_1\\.main_3 (8.238:8.238:8.238))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:status_2\\.main_3 (4.800:4.800:4.800))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:status_3\\.main_4 (5.377:5.377:5.377))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:bI2C_UDB\:status_4\\.main_2 (8.317:8.317:8.317))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2\\.q \\I2C\:sda_x_wire\\.main_5 (8.231:8.231:8.231))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_2_split\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_5 (2.696:2.696:2.696))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:Net_643_3\\.main_2 (6.811:6.811:6.811))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_1 (6.819:6.819:6.819))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (9.149:9.149:9.149))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (8.588:8.588:8.588))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (5.094:5.094:5.094))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_2 (8.486:8.486:8.486))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_5 (7.253:7.253:7.253))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_2 (10.758:10.758:10.758))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_1 (8.501:8.501:8.501))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_5 (7.243:7.243:7.243))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_5 (3.777:3.777:3.777))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_5 (3.768:3.768:3.768))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:status_0\\.main_3 (6.163:6.163:6.163))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:status_1\\.main_2 (5.080:5.080:5.080))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:status_2\\.main_2 (8.504:8.504:8.504))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:status_3\\.main_3 (6.174:6.174:6.174))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:bI2C_UDB\:status_4\\.main_1 (11.319:11.319:11.319))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_3\\.q \\I2C\:sda_x_wire\\.main_4 (5.098:5.098:5.098))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:Net_643_3\\.main_1 (7.756:7.756:7.756))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (8.769:8.769:8.769))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (8.787:8.787:8.787))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (5.861:5.861:5.861))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_0\\.main_1 (8.852:8.852:8.852))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_0_split\\.main_4 (8.228:8.228:8.228))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_1\\.main_1 (10.608:10.608:10.608))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_2\\.main_0 (9.730:9.730:9.730))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_2_split\\.main_4 (7.919:7.919:7.919))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_3\\.main_4 (4.016:4.016:4.016))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_1 (3.829:3.829:3.829))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:m_state_4_split\\.main_4 (4.013:4.013:4.013))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:status_0\\.main_2 (6.511:6.511:6.511))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:status_1\\.main_1 (6.416:6.416:6.416))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:status_2\\.main_1 (9.729:9.729:9.729))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:status_3\\.main_2 (6.530:6.530:6.530))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:bI2C_UDB\:status_4\\.main_0 (10.591:10.591:10.591))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4\\.q \\I2C\:sda_x_wire\\.main_3 (4.633:4.633:4.633))
    (INTERCONNECT \\I2C\:bI2C_UDB\:m_state_4_split\\.q \\I2C\:bI2C_UDB\:m_state_4\\.main_6 (2.015:2.015:2.015))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_2 (4.199:4.199:4.199))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C\:bI2C_UDB\:status_5\\.main_2 (3.649:3.649:3.649))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_1 (5.323:5.323:5.323))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_6 (2.315:2.315:2.315))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (3.211:3.211:3.211))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C\:bI2C_UDB\:status_5\\.main_1 (4.767:4.767:4.767))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_0 (5.820:5.820:5.820))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_reg\\.q \\I2C\:bI2C_UDB\:cnt_reset\\.main_5 (4.491:4.491:4.491))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_reg\\.q \\I2C\:bI2C_UDB\:scl_in_last_reg\\.main_0 (5.019:5.019:5.019))
    (INTERCONNECT \\I2C\:bI2C_UDB\:scl_in_reg\\.q \\I2C\:bI2C_UDB\:status_5\\.main_0 (5.263:5.263:5.263))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_4 (3.966:3.966:3.966))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C\:bI2C_UDB\:status_5\\.main_4 (3.414:3.414:3.414))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C\:bI2C_UDB\:bus_busy_reg\\.main_3 (2.842:2.842:2.842))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.842:2.842:2.842))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C\:bI2C_UDB\:status_5\\.main_3 (2.862:2.862:2.862))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_reg\\.q \\I2C\:bI2C_UDB\:Shifter\:u0\\.route_si (3.575:3.575:3.575))
    (INTERCONNECT \\I2C\:bI2C_UDB\:sda_in_reg\\.q \\I2C\:bI2C_UDB\:sda_in_last_reg\\.main_0 (6.336:6.336:6.336))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2C\:sda_x_wire\\.main_2 (2.091:2.091:2.091))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_0\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_0 (5.926:5.926:5.926))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_0\\.q \\I2C\:bI2C_UDB\:status_0\\.main_0 (3.549:3.549:3.549))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_1\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_1 (3.014:3.014:3.014))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_1\\.q \\I2C\:bI2C_UDB\:status_1\\.main_0 (2.084:2.084:2.084))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_2\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_2 (3.723:3.723:3.723))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_2\\.q \\I2C\:bI2C_UDB\:status_2\\.main_0 (2.080:2.080:2.080))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_3\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_3 (5.641:5.641:5.641))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_3\\.q \\I2C\:bI2C_UDB\:status_3\\.main_0 (4.161:4.161:4.161))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_4\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_4 (6.757:6.757:6.757))
    (INTERCONNECT \\I2C\:bI2C_UDB\:status_5\\.q \\I2C\:bI2C_UDB\:StsReg\\.status_5 (6.009:6.009:6.009))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (6.904:6.904:6.904))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (3.579:3.579:3.579))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:m_state_0\\.main_0 (6.686:6.686:6.686))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:m_state_1\\.main_0 (8.389:8.389:8.389))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:m_state_2_split\\.main_3 (5.036:5.036:5.036))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:m_state_3\\.main_3 (2.851:2.851:2.851))
    (INTERCONNECT \\I2C\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C\:bI2C_UDB\:m_state_4_split\\.main_3 (2.862:2.862:2.862))
    (INTERCONNECT \\I2C\:sda_x_wire\\.q I2C_SDA\(0\).pin_input (6.622:6.622:6.622))
    (INTERCONNECT \\I2C\:sda_x_wire\\.q \\I2C\:sda_x_wire\\.main_0 (3.549:3.549:3.549))
    (INTERCONNECT \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.030:3.030:3.030))
    (INTERCONNECT \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.031:3.031:3.031))
    (INTERCONNECT \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.526:3.526:3.526))
    (INTERCONNECT \\Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer\:TimerUDB\:status_tc\\.main_0 (3.049:3.049:3.049))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.332:3.332:3.332))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.332:3.332:3.332))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.092:2.092:2.092))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer\:TimerUDB\:status_tc\\.main_1 (3.299:3.299:3.299))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.705:2.705:2.705))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.707:2.707:2.707))
    (INTERCONNECT \\Timer\:TimerUDB\:status_tc\\.q \\Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.119:2.119:2.119))
    (INTERCONNECT \\USB\:Dp\\.interrupt \\USB\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.arb_int \\USB\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.usb_int \\USB\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.ept_int_0 \\USB\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.ept_int_1 \\USB\:ep_1\\.interrupt (8.312:8.312:8.312))
    (INTERCONNECT \\USB\:USB\\.ept_int_2 \\USB\:ep_2\\.interrupt (8.186:8.186:8.186))
    (INTERCONNECT \\USB\:USB\\.ept_int_3 \\USB\:ep_3\\.interrupt (8.348:8.348:8.348))
    (INTERCONNECT __ONE__.q \\Button\:PWM\:PWMHW\\.enable (8.090:8.090:8.090))
    (INTERCONNECT __ONE__.q \\Gripper_PWM\:PWMHW\\.enable (8.564:8.564:8.564))
    (INTERCONNECT __ONE__.q \\MOTOR_L\:PWMHW\\.enable (8.564:8.564:8.564))
    (INTERCONNECT __ONE__.q \\MOTOR_R\:PWMHW\\.enable (8.051:8.051:8.051))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Camera\:I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\Button\:PWM\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Gripper_PWM\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\MOTOR_L\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\MOTOR_R\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\Arm_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\HC_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\HC_PWM_2\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\HC_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\HC_Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT ARM_PIN\(0\).pad_out ARM_PIN\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ARM_PIN\(0\)_PAD ARM_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BLUE\(0\)_PAD BLUE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT COMPASS_DRDY\(0\)_PAD COMPASS_DRDY\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D4\(0\).pad_out D4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT D4\(0\)_PAD D4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D5\(0\).pad_out D5\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT D5\(0\)_PAD D5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D6\(0\).pad_out D6\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT D6\(0\)_PAD D6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT D7\(0\).pad_out D7\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT D7\(0\)_PAD D7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT E\(0\).pad_out E\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT E\(0\)_PAD E\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT GRIPPER_PIN\(0\).pad_out GRIPPER_PIN\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT GRIPPER_PIN\(0\)_PAD GRIPPER_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_ECHO\(0\)_PAD HC_ECHO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_ECHO_2\(0\)_PAD HC_ECHO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG\(0\).pad_out HC_TRIG\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG\(0\)_PAD HC_TRIG\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG_2\(0\).pad_out HC_TRIG_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT HC_TRIG_2\(0\)_PAD HC_TRIG_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\).pad_out I2C_SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT I2C_SCL\(0\)_PAD I2C_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\).pad_out I2C_SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT I2C_SDA\(0\)_PAD I2C_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ISR_CHECKP\(0\)_PAD ISR_CHECKP\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLEN\(0\).pad_out MLEN\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MLEN\(0\)_PAD MLEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLIN1\(0\)_PAD MLIN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLIN2\(0\)_PAD MLIN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MREN\(0\).pad_out MREN\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MREN\(0\)_PAD MREN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MRIN1\(0\)_PAD MRIN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MRIN2\(0\)_PAD MRIN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ORANGE\(0\)_PAD ORANGE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RED\(0\)_PAD RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RS\(0\).pad_out RS\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT RS\(0\)_PAD RS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_A\(0\)_PAD SCLK_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_B\(0\)_PAD SCLK_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDAT_A\(0\)_PAD SDAT_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDAT_B\(0\)_PAD SDAT_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT V0\(0\).pad_out V0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT V0\(0\)_PAD V0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT WHITE\(0\)_PAD WHITE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:Button\(0\)\\.pad_out \\Button\:Button\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:Button\(0\)_PAD\\ \\Button\:Button\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:Button\(1\)\\.pad_out \\Button\:Button\(1\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Button\:Button\(1\)_PAD\\ \\Button\:Button\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(0\)_PAD\\ \\Camera\:D\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(1\)_PAD\\ \\Camera\:D\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(2\)_PAD\\ \\Camera\:D\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(3\)_PAD\\ \\Camera\:D\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(4\)_PAD\\ \\Camera\:D\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(5\)_PAD\\ \\Camera\:D\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(6\)_PAD\\ \\Camera\:D\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:D\(7\)_PAD\\ \\Camera\:D\(7\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:HREF\(0\)_PAD\\ \\Camera\:HREF\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:PCLK\(0\)_PAD\\ \\Camera\:PCLK\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:SIOC\(0\)\\.pad_out \\Camera\:SIOC\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:SIOC\(0\)_PAD\\ \\Camera\:SIOC\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:SIOD\(0\)\\.pad_out \\Camera\:SIOD\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:SIOD\(0\)_PAD\\ \\Camera\:SIOD\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:VSYNC\(0\)_PAD\\ \\Camera\:VSYNC\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:XCLK\(0\)\\.pad_out \\Camera\:XCLK\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Camera\:XCLK\(0\)_PAD\\ \\Camera\:XCLK\(0\)\\.pad_in (0.000:0.000:0.000))
   )
  )
 )
)
