

================================================================
== Vitis HLS Report for 'mattrans'
================================================================
* Date:           Wed Sep 24 09:59:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mattrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |transposeMatrix_U0            |transposeMatrix            |      127|      127|  1.270 us|  1.270 us|  128|  128|      yes|
        |Loop_VITIS_LOOP_35_1_proc_U0  |Loop_VITIS_LOOP_35_1_proc  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     169|   2321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     171|   2353|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |Loop_VITIS_LOOP_35_1_proc_U0  |Loop_VITIS_LOOP_35_1_proc  |        1|   0|   40|   164|    0|
    |transposeMatrix_U0            |transposeMatrix            |        0|   0|  129|  2157|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |Total                         |                           |        1|   0|  169|  2321|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_VITIS_LOOP_35_1_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |transposeMatrix_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_transposeMatrix_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  14|           7|           7|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_transposeMatrix_U0_ap_ready            |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  18|          4|    2|          4|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_transposeMatrix_U0_ap_ready            |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  2|   0|    2|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|A_address0  |  out|    8|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_address1  |  out|    8|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_d1        |  out|   32|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|A_we1       |  out|    1|   ap_memory|             A|         array|
|B_address0  |  out|    8|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|   32|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_address1  |  out|    8|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_d1        |  out|   32|   ap_memory|             B|         array|
|B_q1        |   in|   32|   ap_memory|             B|         array|
|B_we1       |  out|    1|   ap_memory|             B|         array|
|ap_clk      |   in|    1|  ap_ctrl_hs|      mattrans|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|      mattrans|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|      mattrans|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|      mattrans|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|      mattrans|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|      mattrans|  return value|
+------------+-----+-----+------------+--------------+--------------+

