<<<<<<< HEAD
module top_module (
    input d, 
    input ena,
    output q);

    always @(*) begin
        if (ena) begin
           q <= d;
        end
        //else q <= q;
    end
endmodule
=======
module top_module (
    input d, 
    input ena,
    output q);

    always @(*) begin
        if (ena) begin
           q <= d;
        end
        //else q <= q;
    end
endmodule
>>>>>>> d96ee98fb7d32fd804ae8ec4881a76e286ef3d75
