// Seed: 1946661946
module module_0 (
    output supply1 id_0
);
  wire id_2;
  assign id_0 = 1;
  assign id_2 = id_2;
  logic id_3;
  ;
  logic [-1 : $realtime] id_4 = (1) == id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd60,
    parameter id_7 = 32'd76
) (
    input  wire id_0,
    output tri1 id_1,
    output wire id_2,
    input  tri  _id_3,
    output tri0 id_4,
    input  tri0 id_5,
    input  wand id_6,
    input  tri  _id_7,
    input  tri  id_8,
    input  wire id_9
);
  always @(posedge -1) begin : LABEL_0
    force id_4 = -1'b0;
  end
  assign id_4 = -1 & 1;
  wire [id_3 : id_7] id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_4 = 0;
endmodule
