// Seed: 1097560887
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    output tri1 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input wor id_15,
    input uwire id_16,
    output logic id_17,
    input supply0 id_18
);
  always @(id_3 or id_13) id_17 <= 1;
  wire id_20;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    output logic id_5
);
  always_latch @(posedge 1) begin
    id_5 <= 1 || 1;
  end
  module_0(
      id_2,
      id_4,
      id_3,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
