module simple_2(
    output q,
    input d,
    input clk
  );
    assign q = clk ï¼Ÿ d : q;
endmodule