v 4
file . "dp_ram.vhdl" "7e681c8e2da404b2f6b92574e1d6cad0ce845120" "20250118172648.211":
  entity dual_ram at 1( 0) + 0 on 63;
  architecture dual_ram_arch of dual_ram at 20( 481) + 0 on 64;
file . "tb_dp_ram.vhdl" "191c181eadede8a6549020d833401e0200a0528e" "20250118172648.250":
  entity tb_dp_ram at 1( 0) + 0 on 65;
  architecture arq_tb of tb_dp_ram at 8( 106) + 0 on 66;
