// Seed: 436960103
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    output supply0 id_10
);
  assign id_8 = id_7;
  assign id_0 = 1'b0 << 1;
  supply0 id_12;
  assign id_10 = id_12;
  wire id_13;
  assign id_0 = id_5;
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2
);
  uwire id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
