###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:28:41 2015
#  Design:            DacCtrl
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   P[3]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.829
= Slack Time                   16.071
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.071 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.072 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.159 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.159 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.255 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.256 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.695 | 
     | g1167/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.625 |   19.696 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.054 |   3.679 |   19.750 | 
     | g1154/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   3.679 |   19.750 | 
     | g1154/Q  |   ^   | P[3]    | NOR2X3_HV  | 1.140 |   4.819 |   20.890 | 
     | P[3]     |   ^   | P[3]    | DacCtrl    | 0.010 |   4.829 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   P[11]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.823
= Slack Time                   16.077
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.077 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.078 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.165 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.165 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.261 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.184 |   19.261 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.701 | 
     | g1167/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.624 |   19.701 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.054 |   3.679 |   19.756 | 
     | g1156/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   3.679 |   19.756 | 
     | g1156/Q  |   ^   | P[11]   | NOR2X3_HV  | 1.135 |   4.814 |   20.891 | 
     | P[11]    |   ^   | P[11]   | DacCtrl    | 0.009 |   4.823 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   P[1]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.822
= Slack Time                   16.078
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.078 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.079 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.166 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.167 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.263 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.184 |   19.263 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.702 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   3.624 |   19.703 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.054 |   3.679 |   19.757 | 
     | g1147/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   3.679 |   19.757 | 
     | g1147/Q  |   ^   | P[1]    | NOR2X3_HV  | 1.133 |   4.813 |   20.891 | 
     | P[1]     |   ^   | P[1]    | DacCtrl    | 0.009 |   4.822 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   P[5]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.821
= Slack Time                   16.079
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.079 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.080 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.167 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.167 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.264 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.264 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.703 | 
     | g1168/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.625 |   19.704 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.058 |   3.682 |   19.762 | 
     | g1153/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   3.683 |   19.762 | 
     | g1153/Q  |   ^   | P[5]    | NOR2X3_HV  | 1.129 |   4.811 |   20.890 | 
     | P[5]     |   ^   | P[5]    | DacCtrl    | 0.010 |   4.821 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   P[9]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.816
= Slack Time                   16.084
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.084 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.085 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.172 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.172 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.268 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.184 |   19.268 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.708 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   3.624 |   19.708 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.054 |   3.679 |   19.763 | 
     | g1148/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   3.679 |   19.763 | 
     | g1148/Q  |   ^   | P[9]    | NOR2X3_HV  | 1.129 |   4.808 |   20.892 | 
     | P[9]     |   ^   | P[9]    | DacCtrl    | 0.008 |   4.816 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   P[13]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.802
= Slack Time                   16.097
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.098 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.098 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.186 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.186 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.282 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.282 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.722 | 
     | g1168/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.625 |   19.722 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.058 |   3.682 |   19.780 | 
     | g1155/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   3.683 |   19.780 | 
     | g1155/Q  |   ^   | P[13]   | NOR2X3_HV  | 1.114 |   4.796 |   20.894 | 
     | P[13]    |   ^   | P[13]   | DacCtrl    | 0.006 |   4.802 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   P[10]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.798
= Slack Time                   16.102
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.103 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.103 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.191 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.191 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.287 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.287 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.727 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   3.625 |   19.727 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.043 |   3.667 |   19.770 | 
     | g1157/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   3.667 |   19.770 | 
     | g1157/Q  |   ^   | P[10]   | OAI22X3_HV | 1.124 |   4.792 |   20.894 | 
     | P[10]    |   ^   | P[10]   | DacCtrl    | 0.006 |   4.798 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   P[2]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.792
= Slack Time                   16.108
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.108 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.109 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.196 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.196 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.292 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.292 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.732 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   3.625 |   19.732 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.043 |   3.667 |   19.775 | 
     | g1158/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   3.667 |   19.775 | 
     | g1158/Q  |   ^   | P[2]    | OAI22X3_HV | 1.120 |   4.788 |   20.896 | 
     | P[2]     |   ^   | P[2]    | DacCtrl    | 0.004 |   4.792 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   P[7]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.791
= Slack Time                   16.109
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.109 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.110 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.197 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.197 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.293 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.294 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.733 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.625 |   19.734 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.041 |   3.665 |   19.774 | 
     | g1151/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   3.665 |   19.774 | 
     | g1151/Q  |   ^   | P[7]    | NOR2X3_HV  | 1.119 |   4.784 |   20.893 | 
     | P[7]     |   ^   | P[7]    | DacCtrl    | 0.007 |   4.791 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   P[15]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.783
= Slack Time                   16.117
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.117 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.117 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.205 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.205 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.301 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.185 |   19.301 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.440 |   3.624 |   19.741 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.625 |   19.741 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.041 |   3.665 |   19.782 | 
     | g1152/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   3.665 |   19.782 | 
     | g1152/Q  |   ^   | P[15]   | NOR2X3_HV  | 1.113 |   4.778 |   20.894 | 
     | P[15]    |   ^   | P[15]   | DacCtrl    | 0.006 |   4.783 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   P[16]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.712
= Slack Time                   16.188
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.188 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.189 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.276 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.277 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.373 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.185 |   19.373 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.240 |   3.425 |   19.613 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.425 |   19.613 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.082 |   3.507 |   19.695 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.507 |   19.695 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.076 |   3.582 |   19.771 | 
     | g1164/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   3.583 |   19.771 | 
     | g1164/Q  |   ^   | P[16]   | OAI22X3_HV | 1.121 |   4.704 |   20.892 | 
     | P[16]    |   ^   | P[16]   | DacCtrl    | 0.008 |   4.712 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   P[8]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.705
= Slack Time                   16.194
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.195 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.195 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.283 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.283 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.379 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.185 |   19.379 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.240 |   3.425 |   19.619 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.425 |   19.619 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.082 |   3.507 |   19.701 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.507 |   19.701 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.076 |   3.582 |   19.777 | 
     | g1163/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   3.583 |   19.777 | 
     | g1163/Q  |   ^   | P[8]    | OAI22X3_HV | 1.117 |   4.700 |   20.894 | 
     | P[8]     |   ^   | P[8]    | DacCtrl    | 0.006 |   4.705 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   P[4]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.703
= Slack Time                   16.197
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.197 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.198 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.285 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.285 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.381 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.185 |   19.382 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.240 |   3.425 |   19.622 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.425 |   19.622 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.082 |   3.507 |   19.704 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.507 |   19.704 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.063 |   3.570 |   19.767 | 
     | g1165/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   3.570 |   19.767 | 
     | g1165/Q  |   ^   | P[4]    | OAI22X3_HV | 1.122 |   4.693 |   20.890 | 
     | P[4]     |   ^   | P[4]    | DacCtrl    | 0.010 |   4.703 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   P[12]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.695
= Slack Time                   16.205
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.205 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.206 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   19.293 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   19.293 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   19.389 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.185 |   19.389 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.240 |   3.425 |   19.630 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.425 |   19.630 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.082 |   3.507 |   19.712 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.507 |   19.712 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.063 |   3.570 |   19.775 | 
     | g1166/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   3.570 |   19.775 | 
     | g1166/Q  |   ^   | P[12]   | OAI22X3_HV | 1.117 |   4.688 |   20.893 | 
     | P[12]    |   ^   | P[12]   | DacCtrl    | 0.007 |   4.695 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   IP      (v) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.223
= Slack Time                   16.677
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   19.677 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   19.678 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 0.716 |   3.717 |   20.394 | 
     | g1192/A |   ^   | IN      | INVX3_HV  | 0.002 |   3.719 |   20.396 | 
     | g1192/Q |   v   | IP      | INVX3_HV  | 0.499 |   4.218 |   20.895 | 
     | IP      |   v   | IP      | DacCtrl   | 0.005 |   4.223 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   P[6]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  3.976
= Slack Time                   16.924
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.924 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.924 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   20.012 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   20.012 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   20.108 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.184 |   20.108 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.111 |   3.296 |   20.219 | 
     | g1160/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.296 |   20.219 | 
     | g1160/Q  |   ^   | P[6]    | AO22X3_HV  | 0.674 |   3.970 |   20.893 | 
     | P[6]     |   ^   | P[6]    | DacCtrl    | 0.007 |   3.976 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   P[14]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  3.972
= Slack Time                   16.928
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.928 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.929 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.087 |   3.088 |   20.017 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.088 |   20.017 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.096 |   3.184 |   20.113 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.184 |   20.113 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.111 |   3.296 |   20.224 | 
     | g1159/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.296 |   20.224 | 
     | g1159/Q  |   ^   | P[14]   | AO22X3_HV  | 0.671 |   3.967 |   20.896 | 
     | P[14]    |   ^   | P[14]   | DacCtrl    | 0.004 |   3.972 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   P[0]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  3.817
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   ^   | StepNum |            |       |   3.000 |   20.083 | 
     | g1190/A2 |   ^   | StepNum | AOI21X3_HV | 0.001 |   3.001 |   20.084 | 
     | g1190/Q  |   v   | n_4     | AOI21X3_HV | 0.027 |   3.028 |   20.111 | 
     | g1171/A1 |   v   | n_4     | OAI31X6_HV | 0.000 |   3.028 |   20.111 | 
     | g1171/Q  |   ^   | P[0]    | OAI31X6_HV | 0.780 |   3.808 |   20.891 | 
     | P[0]     |   ^   | P[0]    | DacCtrl    | 0.009 |   3.817 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   IN      (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  3.722
= Slack Time                   17.178
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   20.178 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   20.179 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 0.716 |   3.717 |   20.895 | 
     | IN      |   ^   | IN      | DacCtrl   | 0.005 |   3.722 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- Recovery                     -0.061
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.961
- Arrival Time                  3.001
= Slack Time                   21.960
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   24.960 | 
     | count_reg[4]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   24.961 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -21.960 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -21.960 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- Recovery                     -0.061
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.961
- Arrival Time                  3.001
= Slack Time                   21.960
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   24.960 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   24.961 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -21.960 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -21.960 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- Recovery                     -0.069
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.969
- Arrival Time                  3.001
= Slack Time                   21.968
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.968 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.969 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.968 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.967 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- Recovery                     -0.069
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.969
- Arrival Time                  3.001
= Slack Time                   21.968
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.968 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.969 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.968 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.967 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- Recovery                     -0.069
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.969
- Arrival Time                  3.001
= Slack Time                   21.968
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.968 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.969 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.968 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.967 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.134
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.766
- Arrival Time                  0.977
= Slack Time                   23.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.789 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.789 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.059 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.271 |   24.060 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.180 |   0.450 |   24.239 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.451 |   24.240 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.398 |   0.848 |   24.637 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   0.849 |   24.638 | 
     | g1162/CO        |   ^   | n_34     | HAX3_HV   | 0.128 |   0.977 |   24.766 | 
     | count_reg[4]/SE |   ^   | n_34     | DFCSX2_HV | 0.000 |   0.977 |   24.766 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.789 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.789 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.812
- Arrival Time                  1.006
= Slack Time                   23.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.805 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.806 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.076 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.271 |   24.076 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.180 |   0.450 |   24.256 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.451 |   24.256 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.398 |   0.848 |   24.654 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   0.849 |   24.654 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV   | 0.157 |   1.006 |   24.811 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV  | 0.000 |   1.006 |   24.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.805 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.805 | 
     +-------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.739
- Arrival Time                  0.657
= Slack Time                   24.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   24.083 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   24.083 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFCX1_HV   | 0.327 |   0.327 |   24.410 | 
     | g1202/B         |   ^   | count[0] | NAND2XL_HV | 0.001 |   0.328 |   24.411 | 
     | g1202/Q         |   v   | n_1      | NAND2XL_HV | 0.058 |   0.386 |   24.468 | 
     | g1201/A         |   v   | n_1      | INVXL_HV   | 0.000 |   0.386 |   24.468 | 
     | g1201/Q         |   ^   | n_38     | INVXL_HV   | 0.271 |   0.656 |   24.739 | 
     | count_reg[2]/SE |   ^   | n_38     | DFCSX2_HV  | 0.000 |   0.657 |   24.739 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.083 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.082 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.164
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.736
- Arrival Time                  0.590
= Slack Time                   24.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.146 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.146 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.219 |   0.219 |   24.365 | 
     | g1205/A         |   v   | count[2] | INVXL_HV  | 0.000 |   0.219 |   24.365 | 
     | g1205/Q         |   ^   | n_6      | INVXL_HV  | 0.370 |   0.590 |   24.736 | 
     | count_reg[2]/SI |   ^   | n_6      | DFCSX2_HV | 0.000 |   0.590 |   24.736 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.146 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.146 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.799
- Arrival Time                  0.626
= Slack Time                   24.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.173 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   24.174 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV  | 0.251 |   0.251 |   24.424 | 
     | g1204/B         |   v   | count[0] | NOR2XL_HV | 0.000 |   0.252 |   24.425 | 
     | g1204/Q         |   ^   | n_9      | NOR2XL_HV | 0.293 |   0.545 |   24.718 | 
     | g1191/B1        |   ^   | n_9      | AO21X3_HV | 0.000 |   0.545 |   24.718 | 
     | g1191/Q         |   ^   | n_10     | AO21X3_HV | 0.081 |   0.626 |   24.799 | 
     | count_reg[1]/D  |   ^   | n_10     | DFCX1_HV  | 0.000 |   0.626 |   24.799 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.173 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.173 | 
     +-------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.215
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.685
- Arrival Time                  0.489
= Slack Time                   24.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.196 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.196 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.367 |   0.367 |   24.563 | 
     | g1208/A         |   ^   | count[4] | INVX3_HV  | 0.001 |   0.369 |   24.564 | 
     | g1208/Q         |   v   | n_54     | INVX3_HV  | 0.119 |   0.487 |   24.683 | 
     | count_reg[4]/SI |   v   | n_54     | DFCSX2_HV | 0.002 |   0.489 |   24.685 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.196 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.195 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.721
- Arrival Time                  0.368
= Slack Time                   24.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.353 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.353 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.367 |   0.367 |   24.720 | 
     | count_reg[4]/D  |   ^   | count[4] | DFCSX2_HV | 0.001 |   0.368 |   24.721 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.353 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.353 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.165
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.735
- Arrival Time                  0.271
= Slack Time                   24.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.465 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.465 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.735 | 
     | count_reg[2]/D  |   ^   | count[2] | DFCSX2_HV | 0.000 |   0.271 |   24.735 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.465 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.465 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.783
- Arrival Time                  0.282
= Slack Time                   24.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   24.500 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   24.500 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV | 0.282 |   0.282 |   24.782 | 
     | count_reg[0]/D  |   ^   | n_17  | DFCX1_HV | 0.000 |   0.282 |   24.783 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.500 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.500 | 
     +-------------------------------------------------------------------------+ 

