--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml PWM.twx PWM.ncd -o PWM.twr PWM.pcf -ucf ucf.ucf

Design file:              PWM.ncd
Physical constraint file: PWM.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 524 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.803ns.
--------------------------------------------------------------------------------

Paths for end point PWM (SLICE_X13Y9.SR), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiempo_5 (FF)
  Destination:          PWM (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.397 - 0.502)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tiempo_5 to PWM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.YQ       Tcko                  0.596   tiempo<5>
                                                       tiempo_5
    SLICE_X19Y8.G3       net (fanout=1)        0.342   tiempo<5>
    SLICE_X19Y8.Y        Tilo                  0.561   N01
                                                       tiempo_mux0000<5>1
    SLICE_X19Y9.F1       net (fanout=1)        0.383   tiempo_mux0000<5>
    SLICE_X19Y9.COUT     Topcyf                1.026   Mcompar_PWM_cmp_lt0000_cy<1>
                                                       Mcompar_PWM_cmp_lt0000_lut<0>
                                                       Mcompar_PWM_cmp_lt0000_cy<0>
                                                       Mcompar_PWM_cmp_lt0000_cy<1>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<1>
    SLICE_X19Y10.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<3>
                                                       Mcompar_PWM_cmp_lt0000_cy<2>
                                                       Mcompar_PWM_cmp_lt0000_cy<3>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<3>
    SLICE_X19Y11.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<5>
                                                       Mcompar_PWM_cmp_lt0000_cy<4>
                                                       Mcompar_PWM_cmp_lt0000_cy<5>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<5>
    SLICE_X19Y12.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<7>
                                                       Mcompar_PWM_cmp_lt0000_cy<6>
                                                       Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<9>
                                                       Mcompar_PWM_cmp_lt0000_cy<8>
                                                       Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.XB      Tcinxb                0.216   Mcompar_PWM_cmp_lt0000_cy<10>
                                                       Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.SR       net (fanout=1)        1.621   Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.CLK      Tsrck                 0.433   PWM_OBUF
                                                       PWM
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (3.352ns logic, 2.346ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_6 (FF)
  Destination:          PWM (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.468ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.397 - 0.496)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_6 to PWM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.XQ      Tcko                  0.495   Tt<6>
                                                       Tt_6
    SLICE_X19Y9.G1       net (fanout=3)        1.174   Tt<6>
    SLICE_X19Y9.COUT     Topcyg                1.009   Mcompar_PWM_cmp_lt0000_cy<1>
                                                       Mcompar_PWM_cmp_lt0000_lut<1>
                                                       Mcompar_PWM_cmp_lt0000_cy<1>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<1>
    SLICE_X19Y10.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<3>
                                                       Mcompar_PWM_cmp_lt0000_cy<2>
                                                       Mcompar_PWM_cmp_lt0000_cy<3>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<3>
    SLICE_X19Y11.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<5>
                                                       Mcompar_PWM_cmp_lt0000_cy<4>
                                                       Mcompar_PWM_cmp_lt0000_cy<5>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<5>
    SLICE_X19Y12.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<7>
                                                       Mcompar_PWM_cmp_lt0000_cy<6>
                                                       Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<9>
                                                       Mcompar_PWM_cmp_lt0000_cy<8>
                                                       Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.XB      Tcinxb                0.216   Mcompar_PWM_cmp_lt0000_cy<10>
                                                       Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.SR       net (fanout=1)        1.621   Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.CLK      Tsrck                 0.433   PWM_OBUF
                                                       PWM
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (2.673ns logic, 2.795ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiempo_10 (FF)
  Destination:          PWM (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.397 - 0.509)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tiempo_10 to PWM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.YQ       Tcko                  0.524   tiempo<10>
                                                       tiempo_10
    SLICE_X20Y8.F4       net (fanout=1)        0.300   tiempo<10>
    SLICE_X20Y8.X        Tilo                  0.601   tiempo_mux0000<10>
                                                       tiempo_mux0000<10>1
    SLICE_X19Y12.G2      net (fanout=2)        0.587   tiempo_mux0000<10>
    SLICE_X19Y12.COUT    Topcyg                1.009   Mcompar_PWM_cmp_lt0000_cy<7>
                                                       Mcompar_PWM_cmp_lt0000_lut<7>
                                                       Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<7>
    SLICE_X19Y13.COUT    Tbyp                  0.130   Mcompar_PWM_cmp_lt0000_cy<9>
                                                       Mcompar_PWM_cmp_lt0000_cy<8>
                                                       Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcompar_PWM_cmp_lt0000_cy<9>
    SLICE_X19Y14.XB      Tcinxb                0.216   Mcompar_PWM_cmp_lt0000_cy<10>
                                                       Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.SR       net (fanout=1)        1.621   Mcompar_PWM_cmp_lt0000_cy<10>
    SLICE_X13Y9.CLK      Tsrck                 0.433   PWM_OBUF
                                                       PWM
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (2.913ns logic, 2.508ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Tt_8 (SLICE_X21Y16.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_0 (FF)
  Destination:          Tt_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.229 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_0 to Tt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.XQ      Tcko                  0.495   Tt<0>
                                                       Tt_0
    SLICE_X19Y16.G2      net (fanout=2)        1.054   Tt<0>
    SLICE_X19Y16.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_lut<3>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (2.153ns logic, 2.213ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_3 (FF)
  Destination:          Tt_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.229 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_3 to Tt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.YQ      Tcko                  0.524   Tt<2>
                                                       Tt_3
    SLICE_X19Y15.G4      net (fanout=2)        0.832   Tt<3>
    SLICE_X19Y15.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<1>
                                                       Tt_cmp_eq0000_wg_lut<1>
                                                       Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.COUT    Tbyp                  0.130   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_cy<2>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (2.312ns logic, 1.991ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_7 (FF)
  Destination:          Tt_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.229 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_7 to Tt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.524   Tt<6>
                                                       Tt_7
    SLICE_X19Y15.G1      net (fanout=3)        0.701   Tt<7>
    SLICE_X19Y15.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<1>
                                                       Tt_cmp_eq0000_wg_lut<1>
                                                       Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.COUT    Tbyp                  0.130   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_cy<2>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (2.312ns logic, 1.860ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point Tt_9 (SLICE_X21Y16.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_0 (FF)
  Destination:          Tt_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.229 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_0 to Tt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.XQ      Tcko                  0.495   Tt<0>
                                                       Tt_0
    SLICE_X19Y16.G2      net (fanout=2)        1.054   Tt<0>
    SLICE_X19Y16.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_lut<3>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (2.153ns logic, 2.213ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_3 (FF)
  Destination:          Tt_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.229 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_3 to Tt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.YQ      Tcko                  0.524   Tt<2>
                                                       Tt_3
    SLICE_X19Y15.G4      net (fanout=2)        0.832   Tt<3>
    SLICE_X19Y15.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<1>
                                                       Tt_cmp_eq0000_wg_lut<1>
                                                       Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.COUT    Tbyp                  0.130   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_cy<2>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (2.312ns logic, 1.991ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tt_7 (FF)
  Destination:          Tt_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.229 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Tt_7 to Tt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.524   Tt<6>
                                                       Tt_7
    SLICE_X19Y15.G1      net (fanout=3)        0.701   Tt<7>
    SLICE_X19Y15.COUT    Topcyg                1.009   Tt_cmp_eq0000_wg_cy<1>
                                                       Tt_cmp_eq0000_wg_lut<1>
                                                       Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<1>
    SLICE_X19Y16.COUT    Tbyp                  0.130   Tt_cmp_eq0000_wg_cy<3>
                                                       Tt_cmp_eq0000_wg_cy<2>
                                                       Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Tt_cmp_eq0000_wg_cy<3>
    SLICE_X19Y17.XB      Tcinxb                0.216   Tt_cmp_eq0000
                                                       Tt_cmp_eq0000_wg_cy<4>
    SLICE_X21Y16.SR      net (fanout=9)        1.159   Tt_cmp_eq0000
    SLICE_X21Y16.CLK     Tsrck                 0.433   Tt<8>
                                                       Tt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (2.312ns logic, 1.860ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Tt_8 (SLICE_X21Y16.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Tt_8 (FF)
  Destination:          Tt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Tt_8 to Tt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.396   Tt<8>
                                                       Tt_8
    SLICE_X21Y16.F3      net (fanout=3)        0.269   Tt<8>
    SLICE_X21Y16.CLK     Tckf        (-Th)    -0.702   Tt<8>
                                                       Tt<8>_rt
                                                       Mcount_Tt_xor<8>
                                                       Tt_8
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.098ns logic, 0.269ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point Tt_14 (SLICE_X21Y19.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Tt_14 (FF)
  Destination:          Tt_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Tt_14 to Tt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.XQ      Tcko                  0.396   Tt<14>
                                                       Tt_14
    SLICE_X21Y19.F3      net (fanout=3)        0.269   Tt<14>
    SLICE_X21Y19.CLK     Tckf        (-Th)    -0.702   Tt<14>
                                                       Tt<14>_rt
                                                       Mcount_Tt_xor<14>
                                                       Tt_14
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.098ns logic, 0.269ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point Tt_6 (SLICE_X21Y15.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Tt_6 (FF)
  Destination:          Tt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Tt_6 to Tt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.XQ      Tcko                  0.396   Tt<6>
                                                       Tt_6
    SLICE_X21Y15.F3      net (fanout=3)        0.283   Tt<6>
    SLICE_X21Y15.CLK     Tckf        (-Th)    -0.702   Tt<6>
                                                       Tt<6>_rt
                                                       Mcount_Tt_xor<6>
                                                       Tt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.098ns logic, 0.283ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: tiempo<11>/CLK
  Logical resource: tiempo_11/CK
  Location pin: SLICE_X20Y10.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: tiempo<11>/CLK
  Logical resource: tiempo_11/CK
  Location pin: SLICE_X20Y10.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: tiempo<5>/CLK
  Logical resource: tiempo_5/CK
  Location pin: SLICE_X18Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.803|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 524 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   5.803ns{1}   (Maximum frequency: 172.325MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 04 16:57:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



