m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/college/CMP Third Year/First Term/Computer Architecture/Labs/Lab 1/Requirement/requirement 1
vcarrySaveAdder
Z0 !s110 1667088459
!i10b 1
!s100 o1X?Ye1WZYDhTJ^l[McFT2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IK:B29IW4Z3C7NCNP3KXXQ1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/GitHub/projects/Adders-Verilog/project
w1667088453
8E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v
FE:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v
!i122 250
L0 3 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1667088459.000000
!s107 FullAdder.v|full_adder.v|ripple_adder.v|E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
ncarry@save@adder
vcarrySelectAdder
!s110 1667088458
!i10b 1
!s100 ?meABYdgIbAF4PRAljMU10
R1
IAMMUfMa50I;RXW=<nTilB2
R2
R3
w1667085337
8E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v
FE:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v
!i122 249
Z8 L0 2 15
R4
r1
!s85 0
31
!s108 1667088458.000000
!s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|carry_select_adder_4bit.v|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v|
!i113 1
R6
R7
ncarry@select@adder
vcarrySelectAdder4bit
Z9 !s110 1667088464
!i10b 1
!s100 ;<DUW8WOD<N7fFbFQkc4R2
R1
IZfUTKk`iL>1F9FHFdJE=`0
R2
R3
w1667084213
8E:\GitHub\projects\Adders-Verilog\project\carry_select_adder_4bit.v
FE:\GitHub\projects\Adders-Verilog\project\carry_select_adder_4bit.v
!i122 263
L0 4 16
R4
r1
!s85 0
31
Z10 !s108 1667088463.000000
Z11 !s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|E:\GitHub\projects\Adders-Verilog\project\carry_select_adder_4bit.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|E:\GitHub\projects\Adders-Verilog\project\carry_select_adder_4bit.v|
!i113 1
R6
R7
ncarry@select@adder4bit
vcbya32bit
Z13 !s110 1667088461
!i10b 1
!s100 [GPGF2@ME`AaYWGz66Ima0
R1
Iaj>XLILA61J9P<5lHn`E53
R2
R3
w1666978304
8E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v
FE:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v
!i122 256
L0 2 10
R4
r1
!s85 0
31
Z14 !s108 1667088461.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v|
!i113 1
R6
R7
vcbya8bit
Z15 !s110 1667088460
!i10b 1
!s100 84Ugi:[@N<O0E=V:@VYBT1
R1
ISETGnQHLCaZJfj89eKLCP3
R2
R3
w1666976914
8E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v
FE:/GitHub/projects/Adders-Verilog/project/CByA8Block.v
!i122 255
R8
R4
r1
!s85 0
31
Z16 !s108 1667088460.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v|
!i113 1
R6
R7
vcla32bit
Z17 !s110 1667088462
!i10b 1
!s100 3`5@@I`B[U:g_eTB9=d_51
R1
I^l<3kB1=>T^Ni<d45PASZ3
R2
R3
w1666979628
8E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v
FE:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v
!i122 259
L0 1 10
R4
r1
!s85 0
31
Z18 !s108 1667088462.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v|
!i113 1
R6
R7
vcla4bit
R17
!i10b 1
!s100 ojS^Vm[UmMgJk4CiGY^2n1
R1
I6617Z>ZB>VQR1JK@X<O273
R2
R3
w1666978904
8E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v
FE:/GitHub/projects/Adders-Verilog/project/CLA4Block.v
!i122 258
L0 1 16
R4
r1
!s85 0
31
R14
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v|
!i113 1
R6
R7
vCLAAndCByAAdder_tb
R13
!i10b 1
!s100 hYz_a0`KGI7R4JH16_o3D3
R1
I0o?HQW4f^mMEWY_Uc:8J73
R2
R3
w1666980548
8E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v
FE:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v
!i122 257
L0 1 76
R4
r1
!s85 0
31
R14
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!i113 1
R6
R7
n@c@l@a@and@c@by@a@adder_tb
vCLAAndCByAAdderAndRippleAdderAdnPlusVersion_tb
R15
!i10b 1
!s100 RBmc3Jh=b^2WUcjb;FJ3E2
R1
I]anzT4njkGjj_[E>A0nIe2
R2
R3
w1667088428
8E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
FE:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
!i122 254
L0 2 82
R4
r1
!s85 0
31
R16
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!i113 1
R6
R7
n@c@l@a@and@c@by@a@adder@and@ripple@adder@adn@plus@version_tb
vfull_adder
Z19 !s110 1667088463
!i10b 1
!s100 Nf`>a7ik=njTlYH=VYkc:1
R1
I@SMXX7dJVEAlSji5Cd1od1
R2
R3
Z20 w1667072629
8full_adder.v
Ffull_adder.v
!i122 263
L0 1 12
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R6
R7
vFullAdder
R17
!i10b 1
!s100 YRQ;Hd=?4Zd[^o;2OZ[L23
R1
I8VZJW9eK_IGV6Xl`M0dGO1
R2
R3
w1666973934
8E:/GitHub/projects/Adders-Verilog/project/FullAdder.v
FE:/GitHub/projects/Adders-Verilog/project/FullAdder.v
!i122 260
L0 2 6
R4
r1
!s85 0
31
R18
!s107 E:/GitHub/projects/Adders-Verilog/project/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/FullAdder.v|
!i113 1
R6
R7
n@full@adder
vmux2x1
R9
!i10b 1
!s100 EKaR8H8_CGd;NEQg1dkN>0
R1
I06nm]iWaV7O7g^YM8b34c1
R2
R3
w1667082642
8E:/GitHub/projects/Adders-Verilog/project/mux2x1.v
FE:/GitHub/projects/Adders-Verilog/project/mux2x1.v
!i122 264
Z21 L0 2 5
R4
r1
!s85 0
31
!s108 1667088464.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/mux2x1.v|
!i113 1
R6
R7
vmux4x1
R19
!i10b 1
!s100 cjL[JB?a>o:H:?mjZVzRC0
R1
IMRa2SdlWcZaXSGZi[RM0m2
R2
R3
w1667080637
8mux4x1.v
Fmux4x1.v
!i122 263
R21
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R6
R7
vPlusVersion
R0
!i10b 1
!s100 2>iMZ?]PlbCUcNN2mPbee0
R1
I=_671Ma7X8nFkhaEk5VW>3
R2
R3
R20
8E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v
FE:/GitHub/projects/Adders-Verilog/project/PlusVersion.v
!i122 252
L0 2 13
R4
r1
!s85 0
31
R5
!s107 E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v|
!i113 1
R6
R7
n@plus@version
vripple_adder
R15
!i10b 1
!s100 >APi756k>Ra<Uga_PAS<X1
R1
I:?N4D6^4G3BLMekS]78MR3
R2
R3
R20
8E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v
FE:/GitHub/projects/Adders-Verilog/project/ripple_adder.v
!i122 253
L0 3 31
R4
r1
!s85 0
31
R16
!s107 full_adder.v|E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v|
!i113 1
R6
R7
vripple_adder_with_carry
R19
!i10b 1
!s100 oI_AkOFKQUa[fB4>_UdQJ3
R1
Il=WiaWc_4JW2koO?H4KOR2
R2
R3
w1667084118
8ripple_adder_with_carry.v
Fripple_adder_with_carry.v
!i122 263
L0 3 33
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R6
R7
