{
  "module_name": "ccs-limits.h",
  "hash_id": "49512859a62876247b17dc4842f051f1af07dfcf6d190ec46ae9dccab496f09d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ccs/ccs-limits.h",
  "human_readable_source": " \n \n \n\n#ifndef __CCS_LIMITS_H__\n#define __CCS_LIMITS_H__\n\n#include <linux/bits.h>\n#include <linux/types.h>\n\nstruct ccs_limit {\n\tu32 reg;\n\tu16 size;\n\tu16 flags;\n\tconst char *name;\n};\n\n#define CCS_L_FL_SAME_REG\tBIT(0)\n\nextern const struct ccs_limit ccs_limits[];\n\n#define CCS_L_FRAME_FORMAT_MODEL_TYPE\t\t\t\t0\n#define CCS_L_FRAME_FORMAT_MODEL_SUBTYPE\t\t\t1\n#define CCS_L_FRAME_FORMAT_DESCRIPTOR\t\t\t\t2\n#define CCS_L_FRAME_FORMAT_DESCRIPTOR_OFFSET(n)\t\t\t((n) * 2)\n#define CCS_L_FRAME_FORMAT_DESCRIPTOR_4\t\t\t\t3\n#define CCS_L_FRAME_FORMAT_DESCRIPTOR_4_OFFSET(n)\t\t((n) * 4)\n#define CCS_L_ANALOG_GAIN_CAPABILITY\t\t\t\t4\n#define CCS_L_ANALOG_GAIN_CODE_MIN\t\t\t\t5\n#define CCS_L_ANALOG_GAIN_CODE_MAX\t\t\t\t6\n#define CCS_L_ANALOG_GAIN_CODE_STEP\t\t\t\t7\n#define CCS_L_ANALOG_GAIN_TYPE\t\t\t\t\t8\n#define CCS_L_ANALOG_GAIN_M0\t\t\t\t\t9\n#define CCS_L_ANALOG_GAIN_C0\t\t\t\t\t10\n#define CCS_L_ANALOG_GAIN_M1\t\t\t\t\t11\n#define CCS_L_ANALOG_GAIN_C1\t\t\t\t\t12\n#define CCS_L_ANALOG_LINEAR_GAIN_MIN\t\t\t\t13\n#define CCS_L_ANALOG_LINEAR_GAIN_MAX\t\t\t\t14\n#define CCS_L_ANALOG_LINEAR_GAIN_STEP_SIZE\t\t\t15\n#define CCS_L_ANALOG_EXPONENTIAL_GAIN_MIN\t\t\t16\n#define CCS_L_ANALOG_EXPONENTIAL_GAIN_MAX\t\t\t17\n#define CCS_L_ANALOG_EXPONENTIAL_GAIN_STEP_SIZE\t\t\t18\n#define CCS_L_DATA_FORMAT_MODEL_TYPE\t\t\t\t19\n#define CCS_L_DATA_FORMAT_MODEL_SUBTYPE\t\t\t\t20\n#define CCS_L_DATA_FORMAT_DESCRIPTOR\t\t\t\t21\n#define CCS_L_DATA_FORMAT_DESCRIPTOR_OFFSET(n)\t\t\t((n) * 2)\n#define CCS_L_INTEGRATION_TIME_CAPABILITY\t\t\t22\n#define CCS_L_COARSE_INTEGRATION_TIME_MIN\t\t\t23\n#define CCS_L_COARSE_INTEGRATION_TIME_MAX_MARGIN\t\t24\n#define CCS_L_FINE_INTEGRATION_TIME_MIN\t\t\t\t25\n#define CCS_L_FINE_INTEGRATION_TIME_MAX_MARGIN\t\t\t26\n#define CCS_L_DIGITAL_GAIN_CAPABILITY\t\t\t\t27\n#define CCS_L_DIGITAL_GAIN_MIN\t\t\t\t\t28\n#define CCS_L_DIGITAL_GAIN_MAX\t\t\t\t\t29\n#define CCS_L_DIGITAL_GAIN_STEP_SIZE\t\t\t\t30\n#define CCS_L_PEDESTAL_CAPABILITY\t\t\t\t31\n#define CCS_L_ADC_CAPABILITY\t\t\t\t\t32\n#define CCS_L_ADC_BIT_DEPTH_CAPABILITY\t\t\t\t33\n#define CCS_L_MIN_EXT_CLK_FREQ_MHZ\t\t\t\t34\n#define CCS_L_MAX_EXT_CLK_FREQ_MHZ\t\t\t\t35\n#define CCS_L_MIN_PRE_PLL_CLK_DIV\t\t\t\t36\n#define CCS_L_MAX_PRE_PLL_CLK_DIV\t\t\t\t37\n#define CCS_L_MIN_PLL_IP_CLK_FREQ_MHZ\t\t\t\t38\n#define CCS_L_MAX_PLL_IP_CLK_FREQ_MHZ\t\t\t\t39\n#define CCS_L_MIN_PLL_MULTIPLIER\t\t\t\t40\n#define CCS_L_MAX_PLL_MULTIPLIER\t\t\t\t41\n#define CCS_L_MIN_PLL_OP_CLK_FREQ_MHZ\t\t\t\t42\n#define CCS_L_MAX_PLL_OP_CLK_FREQ_MHZ\t\t\t\t43\n#define CCS_L_MIN_VT_SYS_CLK_DIV\t\t\t\t44\n#define CCS_L_MAX_VT_SYS_CLK_DIV\t\t\t\t45\n#define CCS_L_MIN_VT_SYS_CLK_FREQ_MHZ\t\t\t\t46\n#define CCS_L_MAX_VT_SYS_CLK_FREQ_MHZ\t\t\t\t47\n#define CCS_L_MIN_VT_PIX_CLK_FREQ_MHZ\t\t\t\t48\n#define CCS_L_MAX_VT_PIX_CLK_FREQ_MHZ\t\t\t\t49\n#define CCS_L_MIN_VT_PIX_CLK_DIV\t\t\t\t50\n#define CCS_L_MAX_VT_PIX_CLK_DIV\t\t\t\t51\n#define CCS_L_CLOCK_CALCULATION\t\t\t\t\t52\n#define CCS_L_NUM_OF_VT_LANES\t\t\t\t\t53\n#define CCS_L_NUM_OF_OP_LANES\t\t\t\t\t54\n#define CCS_L_OP_BITS_PER_LANE\t\t\t\t\t55\n#define CCS_L_MIN_FRAME_LENGTH_LINES\t\t\t\t56\n#define CCS_L_MAX_FRAME_LENGTH_LINES\t\t\t\t57\n#define CCS_L_MIN_LINE_LENGTH_PCK\t\t\t\t58\n#define CCS_L_MAX_LINE_LENGTH_PCK\t\t\t\t59\n#define CCS_L_MIN_LINE_BLANKING_PCK\t\t\t\t60\n#define CCS_L_MIN_FRAME_BLANKING_LINES\t\t\t\t61\n#define CCS_L_MIN_LINE_LENGTH_PCK_STEP_SIZE\t\t\t62\n#define CCS_L_TIMING_MODE_CAPABILITY\t\t\t\t63\n#define CCS_L_FRAME_MARGIN_MAX_VALUE\t\t\t\t64\n#define CCS_L_FRAME_MARGIN_MIN_VALUE\t\t\t\t65\n#define CCS_L_GAIN_DELAY_TYPE\t\t\t\t\t66\n#define CCS_L_MIN_OP_SYS_CLK_DIV\t\t\t\t67\n#define CCS_L_MAX_OP_SYS_CLK_DIV\t\t\t\t68\n#define CCS_L_MIN_OP_SYS_CLK_FREQ_MHZ\t\t\t\t69\n#define CCS_L_MAX_OP_SYS_CLK_FREQ_MHZ\t\t\t\t70\n#define CCS_L_MIN_OP_PIX_CLK_DIV\t\t\t\t71\n#define CCS_L_MAX_OP_PIX_CLK_DIV\t\t\t\t72\n#define CCS_L_MIN_OP_PIX_CLK_FREQ_MHZ\t\t\t\t73\n#define CCS_L_MAX_OP_PIX_CLK_FREQ_MHZ\t\t\t\t74\n#define CCS_L_X_ADDR_MIN\t\t\t\t\t75\n#define CCS_L_Y_ADDR_MIN\t\t\t\t\t76\n#define CCS_L_X_ADDR_MAX\t\t\t\t\t77\n#define CCS_L_Y_ADDR_MAX\t\t\t\t\t78\n#define CCS_L_MIN_X_OUTPUT_SIZE\t\t\t\t\t79\n#define CCS_L_MIN_Y_OUTPUT_SIZE\t\t\t\t\t80\n#define CCS_L_MAX_X_OUTPUT_SIZE\t\t\t\t\t81\n#define CCS_L_MAX_Y_OUTPUT_SIZE\t\t\t\t\t82\n#define CCS_L_X_ADDR_START_DIV_CONSTANT\t\t\t\t83\n#define CCS_L_Y_ADDR_START_DIV_CONSTANT\t\t\t\t84\n#define CCS_L_X_ADDR_END_DIV_CONSTANT\t\t\t\t85\n#define CCS_L_Y_ADDR_END_DIV_CONSTANT\t\t\t\t86\n#define CCS_L_X_SIZE_DIV\t\t\t\t\t87\n#define CCS_L_Y_SIZE_DIV\t\t\t\t\t88\n#define CCS_L_X_OUTPUT_DIV\t\t\t\t\t89\n#define CCS_L_Y_OUTPUT_DIV\t\t\t\t\t90\n#define CCS_L_NON_FLEXIBLE_RESOLUTION_SUPPORT\t\t\t91\n#define CCS_L_MIN_OP_PRE_PLL_CLK_DIV\t\t\t\t92\n#define CCS_L_MAX_OP_PRE_PLL_CLK_DIV\t\t\t\t93\n#define CCS_L_MIN_OP_PLL_IP_CLK_FREQ_MHZ\t\t\t94\n#define CCS_L_MAX_OP_PLL_IP_CLK_FREQ_MHZ\t\t\t95\n#define CCS_L_MIN_OP_PLL_MULTIPLIER\t\t\t\t96\n#define CCS_L_MAX_OP_PLL_MULTIPLIER\t\t\t\t97\n#define CCS_L_MIN_OP_PLL_OP_CLK_FREQ_MHZ\t\t\t98\n#define CCS_L_MAX_OP_PLL_OP_CLK_FREQ_MHZ\t\t\t99\n#define CCS_L_CLOCK_TREE_PLL_CAPABILITY\t\t\t\t100\n#define CCS_L_CLOCK_CAPA_TYPE_CAPABILITY\t\t\t101\n#define CCS_L_MIN_EVEN_INC\t\t\t\t\t102\n#define CCS_L_MIN_ODD_INC\t\t\t\t\t103\n#define CCS_L_MAX_EVEN_INC\t\t\t\t\t104\n#define CCS_L_MAX_ODD_INC\t\t\t\t\t105\n#define CCS_L_AUX_SUBSAMP_CAPABILITY\t\t\t\t106\n#define CCS_L_AUX_SUBSAMP_MONO_CAPABILITY\t\t\t107\n#define CCS_L_MONOCHROME_CAPABILITY\t\t\t\t108\n#define CCS_L_PIXEL_READOUT_CAPABILITY\t\t\t\t109\n#define CCS_L_MIN_EVEN_INC_MONO\t\t\t\t\t110\n#define CCS_L_MAX_EVEN_INC_MONO\t\t\t\t\t111\n#define CCS_L_MIN_ODD_INC_MONO\t\t\t\t\t112\n#define CCS_L_MAX_ODD_INC_MONO\t\t\t\t\t113\n#define CCS_L_MIN_EVEN_INC_BC2\t\t\t\t\t114\n#define CCS_L_MAX_EVEN_INC_BC2\t\t\t\t\t115\n#define CCS_L_MIN_ODD_INC_BC2\t\t\t\t\t116\n#define CCS_L_MAX_ODD_INC_BC2\t\t\t\t\t117\n#define CCS_L_MIN_EVEN_INC_MONO_BC2\t\t\t\t118\n#define CCS_L_MAX_EVEN_INC_MONO_BC2\t\t\t\t119\n#define CCS_L_MIN_ODD_INC_MONO_BC2\t\t\t\t120\n#define CCS_L_MAX_ODD_INC_MONO_BC2\t\t\t\t121\n#define CCS_L_SCALING_CAPABILITY\t\t\t\t122\n#define CCS_L_SCALER_M_MIN\t\t\t\t\t123\n#define CCS_L_SCALER_M_MAX\t\t\t\t\t124\n#define CCS_L_SCALER_N_MIN\t\t\t\t\t125\n#define CCS_L_SCALER_N_MAX\t\t\t\t\t126\n#define CCS_L_DIGITAL_CROP_CAPABILITY\t\t\t\t127\n#define CCS_L_HDR_CAPABILITY_1\t\t\t\t\t128\n#define CCS_L_MIN_HDR_BIT_DEPTH\t\t\t\t\t129\n#define CCS_L_HDR_RESOLUTION_SUB_TYPES\t\t\t\t130\n#define CCS_L_HDR_RESOLUTION_SUB_TYPE\t\t\t\t131\n#define CCS_L_HDR_RESOLUTION_SUB_TYPE_OFFSET(n)\t\t\t(n)\n#define CCS_L_HDR_CAPABILITY_2\t\t\t\t\t132\n#define CCS_L_MAX_HDR_BIT_DEPTH\t\t\t\t\t133\n#define CCS_L_USL_SUPPORT_CAPABILITY\t\t\t\t134\n#define CCS_L_USL_CLOCK_MODE_D_CAPABILITY\t\t\t135\n#define CCS_L_MIN_OP_SYS_CLK_DIV_REV\t\t\t\t136\n#define CCS_L_MAX_OP_SYS_CLK_DIV_REV\t\t\t\t137\n#define CCS_L_MIN_OP_PIX_CLK_DIV_REV\t\t\t\t138\n#define CCS_L_MAX_OP_PIX_CLK_DIV_REV\t\t\t\t139\n#define CCS_L_MIN_OP_SYS_CLK_FREQ_REV_MHZ\t\t\t140\n#define CCS_L_MAX_OP_SYS_CLK_FREQ_REV_MHZ\t\t\t141\n#define CCS_L_MIN_OP_PIX_CLK_FREQ_REV_MHZ\t\t\t142\n#define CCS_L_MAX_OP_PIX_CLK_FREQ_REV_MHZ\t\t\t143\n#define CCS_L_MAX_BITRATE_REV_D_MODE_MBPS\t\t\t144\n#define CCS_L_MAX_SYMRATE_REV_C_MODE_MSPS\t\t\t145\n#define CCS_L_COMPRESSION_CAPABILITY\t\t\t\t146\n#define CCS_L_TEST_MODE_CAPABILITY\t\t\t\t147\n#define CCS_L_PN9_DATA_FORMAT1\t\t\t\t\t148\n#define CCS_L_PN9_DATA_FORMAT2\t\t\t\t\t149\n#define CCS_L_PN9_DATA_FORMAT3\t\t\t\t\t150\n#define CCS_L_PN9_DATA_FORMAT4\t\t\t\t\t151\n#define CCS_L_PN9_MISC_CAPABILITY\t\t\t\t152\n#define CCS_L_TEST_PATTERN_CAPABILITY\t\t\t\t153\n#define CCS_L_PATTERN_SIZE_DIV_M1\t\t\t\t154\n#define CCS_L_FIFO_SUPPORT_CAPABILITY\t\t\t\t155\n#define CCS_L_PHY_CTRL_CAPABILITY\t\t\t\t156\n#define CCS_L_CSI_DPHY_LANE_MODE_CAPABILITY\t\t\t157\n#define CCS_L_CSI_SIGNALING_MODE_CAPABILITY\t\t\t158\n#define CCS_L_FAST_STANDBY_CAPABILITY\t\t\t\t159\n#define CCS_L_CSI_ADDRESS_CONTROL_CAPABILITY\t\t\t160\n#define CCS_L_DATA_TYPE_CAPABILITY\t\t\t\t161\n#define CCS_L_CSI_CPHY_LANE_MODE_CAPABILITY\t\t\t162\n#define CCS_L_EMB_DATA_CAPABILITY\t\t\t\t163\n#define CCS_L_MAX_PER_LANE_BITRATE_LANE_D_MODE_MBPS\t\t164\n#define CCS_L_MAX_PER_LANE_BITRATE_LANE_D_MODE_MBPS_OFFSET(n)\t((n) * 4)\n#define CCS_L_TEMP_SENSOR_CAPABILITY\t\t\t\t165\n#define CCS_L_MAX_PER_LANE_BITRATE_LANE_C_MODE_MBPS\t\t166\n#define CCS_L_MAX_PER_LANE_BITRATE_LANE_C_MODE_MBPS_OFFSET(n)\t((n) * 4)\n#define CCS_L_DPHY_EQUALIZATION_CAPABILITY\t\t\t167\n#define CCS_L_CPHY_EQUALIZATION_CAPABILITY\t\t\t168\n#define CCS_L_DPHY_PREAMBLE_CAPABILITY\t\t\t\t169\n#define CCS_L_DPHY_SSC_CAPABILITY\t\t\t\t170\n#define CCS_L_CPHY_CALIBRATION_CAPABILITY\t\t\t171\n#define CCS_L_DPHY_CALIBRATION_CAPABILITY\t\t\t172\n#define CCS_L_PHY_CTRL_CAPABILITY_2\t\t\t\t173\n#define CCS_L_LRTE_CPHY_CAPABILITY\t\t\t\t174\n#define CCS_L_LRTE_DPHY_CAPABILITY\t\t\t\t175\n#define CCS_L_ALPS_CAPABILITY_DPHY\t\t\t\t176\n#define CCS_L_ALPS_CAPABILITY_CPHY\t\t\t\t177\n#define CCS_L_SCRAMBLING_CAPABILITY\t\t\t\t178\n#define CCS_L_DPHY_MANUAL_CONSTANT\t\t\t\t179\n#define CCS_L_CPHY_MANUAL_CONSTANT\t\t\t\t180\n#define CCS_L_CSI2_INTERFACE_CAPABILITY_MISC\t\t\t181\n#define CCS_L_PHY_CTRL_CAPABILITY_3\t\t\t\t182\n#define CCS_L_DPHY_SF\t\t\t\t\t\t183\n#define CCS_L_CPHY_SF\t\t\t\t\t\t184\n#define CCS_L_DPHY_LIMITS_1\t\t\t\t\t185\n#define CCS_L_DPHY_LIMITS_2\t\t\t\t\t186\n#define CCS_L_DPHY_LIMITS_3\t\t\t\t\t187\n#define CCS_L_DPHY_LIMITS_4\t\t\t\t\t188\n#define CCS_L_DPHY_LIMITS_5\t\t\t\t\t189\n#define CCS_L_DPHY_LIMITS_6\t\t\t\t\t190\n#define CCS_L_CPHY_LIMITS_1\t\t\t\t\t191\n#define CCS_L_CPHY_LIMITS_2\t\t\t\t\t192\n#define CCS_L_CPHY_LIMITS_3\t\t\t\t\t193\n#define CCS_L_MIN_FRAME_LENGTH_LINES_BIN\t\t\t194\n#define CCS_L_MAX_FRAME_LENGTH_LINES_BIN\t\t\t195\n#define CCS_L_MIN_LINE_LENGTH_PCK_BIN\t\t\t\t196\n#define CCS_L_MAX_LINE_LENGTH_PCK_BIN\t\t\t\t197\n#define CCS_L_MIN_LINE_BLANKING_PCK_BIN\t\t\t\t198\n#define CCS_L_FINE_INTEGRATION_TIME_MIN_BIN\t\t\t199\n#define CCS_L_FINE_INTEGRATION_TIME_MAX_MARGIN_BIN\t\t200\n#define CCS_L_BINNING_CAPABILITY\t\t\t\t201\n#define CCS_L_BINNING_WEIGHTING_CAPABILITY\t\t\t202\n#define CCS_L_BINNING_SUB_TYPES\t\t\t\t\t203\n#define CCS_L_BINNING_SUB_TYPE\t\t\t\t\t204\n#define CCS_L_BINNING_SUB_TYPE_OFFSET(n)\t\t\t(n)\n#define CCS_L_BINNING_WEIGHTING_MONO_CAPABILITY\t\t\t205\n#define CCS_L_BINNING_SUB_TYPES_MONO\t\t\t\t206\n#define CCS_L_BINNING_SUB_TYPE_MONO\t\t\t\t207\n#define CCS_L_BINNING_SUB_TYPE_MONO_OFFSET(n)\t\t\t(n)\n#define CCS_L_DATA_TRANSFER_IF_CAPABILITY\t\t\t208\n#define CCS_L_SHADING_CORRECTION_CAPABILITY\t\t\t209\n#define CCS_L_GREEN_IMBALANCE_CAPABILITY\t\t\t210\n#define CCS_L_MODULE_SPECIFIC_CORRECTION_CAPABILITY\t\t211\n#define CCS_L_DEFECT_CORRECTION_CAPABILITY\t\t\t212\n#define CCS_L_DEFECT_CORRECTION_CAPABILITY_2\t\t\t213\n#define CCS_L_NF_CAPABILITY\t\t\t\t\t214\n#define CCS_L_OB_READOUT_CAPABILITY\t\t\t\t215\n#define CCS_L_COLOR_FEEDBACK_CAPABILITY\t\t\t\t216\n#define CCS_L_CFA_PATTERN_CAPABILITY\t\t\t\t217\n#define CCS_L_CFA_PATTERN_CONVERSION_CAPABILITY\t\t\t218\n#define CCS_L_FLASH_MODE_CAPABILITY\t\t\t\t219\n#define CCS_L_SA_STROBE_MODE_CAPABILITY\t\t\t\t220\n#define CCS_L_RESET_MAX_DELAY\t\t\t\t\t221\n#define CCS_L_RESET_MIN_TIME\t\t\t\t\t222\n#define CCS_L_PDAF_CAPABILITY_1\t\t\t\t\t223\n#define CCS_L_PDAF_CAPABILITY_2\t\t\t\t\t224\n#define CCS_L_BRACKETING_LUT_CAPABILITY_1\t\t\t225\n#define CCS_L_BRACKETING_LUT_CAPABILITY_2\t\t\t226\n#define CCS_L_BRACKETING_LUT_SIZE\t\t\t\t227\n#define CCS_L_LAST\t\t\t\t\t\t228\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}