Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Jun  3 13:50:12 2024
| Host             : IT05676 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu1cg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.245        |
| Design Power Budget (W)  | 45.000       |
| Power Budget Margin (W)  | 43.755 (MET) |
| Dynamic (W)              | 1.009        |
| Device Static (W)        | 0.236        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        4 |       --- |             --- |
| CLB Logic                |     0.027 |    16954 |       --- |             --- |
|   LUT as Distributed RAM |     0.010 |      308 |     15840 |            1.94 |
|   LUT as Logic           |     0.008 |     4746 |     37440 |           12.68 |
|   LUT as Shift Register  |     0.007 |      869 |     15840 |            5.49 |
|   Register               |     0.001 |     8004 |     74880 |           10.69 |
|   CARRY8                 |    <0.001 |       75 |      4680 |            1.60 |
|   Others                 |     0.000 |      743 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      144 |     37440 |            0.38 |
| Signals                  |     0.015 |    11990 |       --- |             --- |
| Block RAM                |     0.010 |       10 |       108 |            9.26 |
| PS8                      |     0.937 |        1 |       --- |             --- |
| Static Power             |     0.236 |          |           |                 |
|   PS Static              |     0.086 |          |           |                 |
|   PL Static              |     0.150 |          |           |                 |
| Total                    |     1.245 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)  |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+
| Vccint          |       0.850 |     0.108 |       0.083 |      0.025 |       NA    |       3.000 | 2.892 (MET) |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA          |
| Vccbram         |       0.850 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA          |
| Vccaux          |       1.800 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA          |
| Vccaux_io       |       1.800 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA          |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA          |
| VCC_PSINTFP     |       0.850 |     0.356 |       0.331 |      0.025 |       NA    | Unspecified | NA          |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |       NA    | Unspecified | NA          |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCC_PSINTFP_DDR |       0.850 |     0.267 |       0.263 |      0.004 |       NA    | Unspecified | NA          |
| VCC_PSPLL       |       1.200 |     0.068 |       0.066 |      0.002 |       NA    | Unspecified | NA          |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSDDR_504  |       1.100 |     0.146 |       0.112 |      0.034 |       NA    | Unspecified | NA          |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA          |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA          |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA          |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA          |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+-------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]             |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK |            50.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.009 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
|   design_1_i             |     1.007 |
|     axi_bram_ctrl_0      |     0.002 |
|       U0                 |     0.002 |
|     axi_bram_ctrl_0_bram |     0.003 |
|       U0                 |     0.003 |
|     axi_smc              |     0.038 |
|       inst               |     0.038 |
|     system_ila_0         |     0.026 |
|       inst               |     0.026 |
|     zynq_ultra_ps_e_0    |     0.938 |
|       inst               |     0.938 |
+--------------------------+-----------+


