# Reading pref.tcl
# do DigitalClock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:24:53 on Dec 29,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 00:24:53 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.digitalclock(behavioural)
# vsim work.digitalclock(behavioural) 
# Start time: 00:24:59 on Dec 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/sec 61 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/sec
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 62 0
# ** Fatal: (vsim-3421) Value 62 for inMin is out of range 0 to 60.
#    Time: 2500 ps  Iteration: 3  Signal: /digitalclock/inMin File: D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd Line: 9
run
# Fatal error at an unknown location
# 
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/set
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
noforce sim:/digitalclock/set
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
vsim work.digitalclock(behavioural)
# End time: 00:27:04 on Dec 29,2022, Elapsed time: 0:02:05
# Errors: 1, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 00:27:04 on Dec 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inSec 61 0
# ** Fatal: (vsim-3421) Value 61 for inSec is out of range 0 to 60.
#    Time: 400 ps  Iteration: 3  Signal: /digitalclock/inSec File: D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd Line: 8
run
# Fatal error at an unknown location
# 
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
noforce sim:/digitalclock/inSec
noforce sim:/digitalclock/set
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 46 Architecture Behavioural
# 
# End time: 00:28:08 on Dec 29,2022, Elapsed time: 0:01:04
# Errors: 1, Warnings: 0
