$date
	Wed Oct 14 00:05:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module TESTBENCH $end
$var wire 1 ! QB $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ J $end
$var reg 1 % K $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#10
1#
#60
0#
#100
1$
#110
0!
1"
1#
#160
0#
#200
0$
#210
1#
#260
0#
#300
1%
#310
1!
0"
1#
#360
0#
#400
0%
#410
1#
#460
0#
#500
1%
1$
#510
0!
1"
1#
#560
0#
#610
1!
0"
1#
#660
0#
#710
0!
1"
1#
#760
0#
#810
