# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rom_averagerV4.srcs/sources_1/imports/CPE 233/clock_div2.vhd" \

# Do not sort compile order
nosort
