Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
C:\ProgramData\App-V\DAA02E26-5322-4947-BF0F-062031F30E14\5AC8F222-3DBC-4269-A8E
9-FC4913A5D7C5\Root\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -sd I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI -sd
I:/GitHub/forbidden_architecture/Npu_640_480 -sd
I:/GitHub/forbidden_architecture/Npu_640_480/config -sd
I:/GitHub/forbidden_architecture/NPU_Reduced/coregens -sd
I:/GitHub/forbidden_architecture/MMU/Emma_ROM -nt timestamp -uc
I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/UCF/mig_dvi_new.ucf -p
xc5vlx110t-ff1136-1 top_module.ngc top_module.ngd

Reading NGO file "C:/Temp/Npu_with_cpu/top_module.ngc" ...
Loading design module
"I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/xfifo_1.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/MMU/Emma_ROM/rom64x38400.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/Npu_640_480/config/Config_fifo.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/Npu_640_480/output_ram.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_config_fifo.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_float2fixed.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_io_fifo.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/Npu_640_480/config/tansig.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_fixed2float.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_large.n
gc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_mul_add_dsp.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_small.n
gc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_sigmoid_fifo.ngc"...
Loading design module
"I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_accum_fifo.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/UCF/mig_dvi_new.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'SYS_CLK', used in period specification
   'TS_SYS_CLK', was traced into PLL_ADV instance
   example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clk0_bufg_in = PERIOD
   "example_interface_mig_top_mig_u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK', used in period specification
   'TS_SYS_CLK', was traced into PLL_ADV instance
   example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clk90_bufg_in = PERIOD
   "example_interface_mig_top_mig_u_ddr2_infrastructure_clk90_bufg_in"
   TS_SYS_CLK PHASE 0.9375 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK', used in period specification
   'TS_SYS_CLK', was traced into PLL_ADV instance
   example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clkdiv0_bufg_in =
   PERIOD "example_interface_mig_top_mig_u_ddr2_infrastructure_clkdiv0_bufg_in"
   TS_SYS_CLK / 0.5 HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[7].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[6].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[5].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[3].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[2].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/g
   en_rden_sel_mux[1].u_ff_rden_sel_mux' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u
   _phy_calib/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N696' has no driver
WARNING:NgdBuild:452 - logical net 'N697' has no driver
WARNING:NgdBuild:452 - logical net 'N698' has no driver
WARNING:NgdBuild:452 - logical net 'N699' has no driver
WARNING:NgdBuild:452 - logical net 'N700' has no driver
WARNING:NgdBuild:452 - logical net 'N701' has no driver
WARNING:NgdBuild:452 - logical net 'N702' has no driver
WARNING:NgdBuild:452 - logical net 'N703' has no driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe0/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe1/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe2/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe3/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe4/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe5/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe6/npu_mul_add/blk00000003/sig00000001' has no
   driver
WARNING:NgdBuild:452 - logical net
   'np/npu_compute_unit/npu_pe7/npu_mul_add/blk00000003/sig00000001' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Total memory usage is 247872 kilobytes

Writing NGD file "top_module.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "top_module.bld"...
