//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPBDMACHAN_H_INC_
#define ___ARAPBDMACHAN_H_INC_

// Register APBDMACHAN_CHANNEL_0_CSR_0
#define APBDMACHAN_CHANNEL_0_CSR_0                      _MK_ADDR_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_0_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_0_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_0_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_0_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_0_STA_0
#define APBDMACHAN_CHANNEL_0_STA_0                      _MK_ADDR_CONST(0x4)
#define APBDMACHAN_CHANNEL_0_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_0_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_0_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_0_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_0_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x8)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_CSRE_0
#define APBDMACHAN_CHANNEL_0_CSRE_0                     _MK_ADDR_CONST(0xc)
#define APBDMACHAN_CHANNEL_0_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_0_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_0_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_0_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_0_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_0_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_0_AHB_PTR_0
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0                  _MK_ADDR_CONST(0x10)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0                  _MK_ADDR_CONST(0x14)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_0_APB_PTR_0
#define APBDMACHAN_CHANNEL_0_APB_PTR_0                  _MK_ADDR_CONST(0x18)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_APB_SEQ_0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0                  _MK_ADDR_CONST(0x1c)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_0_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_0_WCOUNT_0
#define APBDMACHAN_CHANNEL_0_WCOUNT_0                   _MK_ADDR_CONST(0x20)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x24)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Reserved address 60 [0x3c]

// Register APBDMACHAN_CHANNEL_1_CSR_0
#define APBDMACHAN_CHANNEL_1_CSR_0                      _MK_ADDR_CONST(0x40)
#define APBDMACHAN_CHANNEL_1_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_1_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_1_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_1_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_1_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_1_STA_0
#define APBDMACHAN_CHANNEL_1_STA_0                      _MK_ADDR_CONST(0x44)
#define APBDMACHAN_CHANNEL_1_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_1_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_1_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_1_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_1_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x48)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_CSRE_0
#define APBDMACHAN_CHANNEL_1_CSRE_0                     _MK_ADDR_CONST(0x4c)
#define APBDMACHAN_CHANNEL_1_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_1_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_1_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_1_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_1_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_1_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_1_AHB_PTR_0
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0                  _MK_ADDR_CONST(0x50)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0                  _MK_ADDR_CONST(0x54)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_1_APB_PTR_0
#define APBDMACHAN_CHANNEL_1_APB_PTR_0                  _MK_ADDR_CONST(0x58)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_APB_SEQ_0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0                  _MK_ADDR_CONST(0x5c)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_1_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_1_WCOUNT_0
#define APBDMACHAN_CHANNEL_1_WCOUNT_0                   _MK_ADDR_CONST(0x60)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x64)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Reserved address 120 [0x78]

// Reserved address 124 [0x7c]

// Register APBDMACHAN_CHANNEL_2_CSR_0
#define APBDMACHAN_CHANNEL_2_CSR_0                      _MK_ADDR_CONST(0x80)
#define APBDMACHAN_CHANNEL_2_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_2_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_2_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_2_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_2_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_2_STA_0
#define APBDMACHAN_CHANNEL_2_STA_0                      _MK_ADDR_CONST(0x84)
#define APBDMACHAN_CHANNEL_2_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_2_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_2_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_2_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_2_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x88)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_CSRE_0
#define APBDMACHAN_CHANNEL_2_CSRE_0                     _MK_ADDR_CONST(0x8c)
#define APBDMACHAN_CHANNEL_2_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_2_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_2_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_2_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_2_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_2_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_2_AHB_PTR_0
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0                  _MK_ADDR_CONST(0x90)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0                  _MK_ADDR_CONST(0x94)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_2_APB_PTR_0
#define APBDMACHAN_CHANNEL_2_APB_PTR_0                  _MK_ADDR_CONST(0x98)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_APB_SEQ_0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0                  _MK_ADDR_CONST(0x9c)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_2_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_2_WCOUNT_0
#define APBDMACHAN_CHANNEL_2_WCOUNT_0                   _MK_ADDR_CONST(0xa0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0                    _MK_ADDR_CONST(0xa4)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 168 [0xa8]

// Reserved address 172 [0xac]

// Reserved address 176 [0xb0]

// Reserved address 180 [0xb4]

// Reserved address 184 [0xb8]

// Reserved address 188 [0xbc]

// Register APBDMACHAN_CHANNEL_3_CSR_0
#define APBDMACHAN_CHANNEL_3_CSR_0                      _MK_ADDR_CONST(0xc0)
#define APBDMACHAN_CHANNEL_3_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_3_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_3_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_3_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_3_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_3_STA_0
#define APBDMACHAN_CHANNEL_3_STA_0                      _MK_ADDR_CONST(0xc4)
#define APBDMACHAN_CHANNEL_3_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_3_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_3_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_3_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_3_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0xc8)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_CSRE_0
#define APBDMACHAN_CHANNEL_3_CSRE_0                     _MK_ADDR_CONST(0xcc)
#define APBDMACHAN_CHANNEL_3_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_3_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_3_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_3_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_3_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_3_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_3_AHB_PTR_0
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0                  _MK_ADDR_CONST(0xd0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0                  _MK_ADDR_CONST(0xd4)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_3_APB_PTR_0
#define APBDMACHAN_CHANNEL_3_APB_PTR_0                  _MK_ADDR_CONST(0xd8)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_APB_SEQ_0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0                  _MK_ADDR_CONST(0xdc)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_3_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_3_WCOUNT_0
#define APBDMACHAN_CHANNEL_3_WCOUNT_0                   _MK_ADDR_CONST(0xe0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0                    _MK_ADDR_CONST(0xe4)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 232 [0xe8]

// Reserved address 236 [0xec]

// Reserved address 240 [0xf0]

// Reserved address 244 [0xf4]

// Reserved address 248 [0xf8]

// Reserved address 252 [0xfc]

// Register APBDMACHAN_CHANNEL_4_CSR_0
#define APBDMACHAN_CHANNEL_4_CSR_0                      _MK_ADDR_CONST(0x100)
#define APBDMACHAN_CHANNEL_4_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_4_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_4_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_4_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_4_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_4_STA_0
#define APBDMACHAN_CHANNEL_4_STA_0                      _MK_ADDR_CONST(0x104)
#define APBDMACHAN_CHANNEL_4_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_4_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_4_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_4_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_4_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x108)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_CSRE_0
#define APBDMACHAN_CHANNEL_4_CSRE_0                     _MK_ADDR_CONST(0x10c)
#define APBDMACHAN_CHANNEL_4_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_4_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_4_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_4_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_4_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_4_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_4_AHB_PTR_0
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0                  _MK_ADDR_CONST(0x110)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0                  _MK_ADDR_CONST(0x114)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_4_APB_PTR_0
#define APBDMACHAN_CHANNEL_4_APB_PTR_0                  _MK_ADDR_CONST(0x118)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_APB_SEQ_0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0                  _MK_ADDR_CONST(0x11c)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_4_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_4_WCOUNT_0
#define APBDMACHAN_CHANNEL_4_WCOUNT_0                   _MK_ADDR_CONST(0x120)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x124)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 296 [0x128]

// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Register APBDMACHAN_CHANNEL_5_CSR_0
#define APBDMACHAN_CHANNEL_5_CSR_0                      _MK_ADDR_CONST(0x140)
#define APBDMACHAN_CHANNEL_5_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_5_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_5_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_5_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_5_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_5_STA_0
#define APBDMACHAN_CHANNEL_5_STA_0                      _MK_ADDR_CONST(0x144)
#define APBDMACHAN_CHANNEL_5_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_5_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_5_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_5_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_5_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x148)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_CSRE_0
#define APBDMACHAN_CHANNEL_5_CSRE_0                     _MK_ADDR_CONST(0x14c)
#define APBDMACHAN_CHANNEL_5_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_5_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_5_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_5_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_5_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_5_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_5_AHB_PTR_0
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0                  _MK_ADDR_CONST(0x150)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0                  _MK_ADDR_CONST(0x154)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_5_APB_PTR_0
#define APBDMACHAN_CHANNEL_5_APB_PTR_0                  _MK_ADDR_CONST(0x158)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_APB_SEQ_0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0                  _MK_ADDR_CONST(0x15c)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_5_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_5_WCOUNT_0
#define APBDMACHAN_CHANNEL_5_WCOUNT_0                   _MK_ADDR_CONST(0x160)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x164)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Register APBDMACHAN_CHANNEL_6_CSR_0
#define APBDMACHAN_CHANNEL_6_CSR_0                      _MK_ADDR_CONST(0x180)
#define APBDMACHAN_CHANNEL_6_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_6_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_6_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_6_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_6_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_6_STA_0
#define APBDMACHAN_CHANNEL_6_STA_0                      _MK_ADDR_CONST(0x184)
#define APBDMACHAN_CHANNEL_6_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_6_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_6_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_6_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_6_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x188)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_CSRE_0
#define APBDMACHAN_CHANNEL_6_CSRE_0                     _MK_ADDR_CONST(0x18c)
#define APBDMACHAN_CHANNEL_6_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_6_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_6_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_6_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_6_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_6_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_6_AHB_PTR_0
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0                  _MK_ADDR_CONST(0x190)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0                  _MK_ADDR_CONST(0x194)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_6_APB_PTR_0
#define APBDMACHAN_CHANNEL_6_APB_PTR_0                  _MK_ADDR_CONST(0x198)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_APB_SEQ_0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0                  _MK_ADDR_CONST(0x19c)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_6_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_6_WCOUNT_0
#define APBDMACHAN_CHANNEL_6_WCOUNT_0                   _MK_ADDR_CONST(0x1a0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x1a4)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 424 [0x1a8]

// Reserved address 428 [0x1ac]

// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Reserved address 440 [0x1b8]

// Reserved address 444 [0x1bc]

// Register APBDMACHAN_CHANNEL_7_CSR_0
#define APBDMACHAN_CHANNEL_7_CSR_0                      _MK_ADDR_CONST(0x1c0)
#define APBDMACHAN_CHANNEL_7_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_7_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_7_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_7_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_7_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_7_STA_0
#define APBDMACHAN_CHANNEL_7_STA_0                      _MK_ADDR_CONST(0x1c4)
#define APBDMACHAN_CHANNEL_7_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_7_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_7_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_7_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_7_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x1c8)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_CSRE_0
#define APBDMACHAN_CHANNEL_7_CSRE_0                     _MK_ADDR_CONST(0x1cc)
#define APBDMACHAN_CHANNEL_7_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_7_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_7_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_7_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_7_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_7_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_7_AHB_PTR_0
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0                  _MK_ADDR_CONST(0x1d0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0                  _MK_ADDR_CONST(0x1d4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_7_APB_PTR_0
#define APBDMACHAN_CHANNEL_7_APB_PTR_0                  _MK_ADDR_CONST(0x1d8)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_APB_SEQ_0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0                  _MK_ADDR_CONST(0x1dc)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_7_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_7_WCOUNT_0
#define APBDMACHAN_CHANNEL_7_WCOUNT_0                   _MK_ADDR_CONST(0x1e0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x1e4)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Reserved address 496 [0x1f0]

// Reserved address 500 [0x1f4]

// Reserved address 504 [0x1f8]

// Reserved address 508 [0x1fc]

// Register APBDMACHAN_CHANNEL_8_CSR_0
#define APBDMACHAN_CHANNEL_8_CSR_0                      _MK_ADDR_CONST(0x200)
#define APBDMACHAN_CHANNEL_8_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_8_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_8_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_8_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_8_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_8_STA_0
#define APBDMACHAN_CHANNEL_8_STA_0                      _MK_ADDR_CONST(0x204)
#define APBDMACHAN_CHANNEL_8_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_8_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_8_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_8_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_8_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x208)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_CSRE_0
#define APBDMACHAN_CHANNEL_8_CSRE_0                     _MK_ADDR_CONST(0x20c)
#define APBDMACHAN_CHANNEL_8_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_8_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_8_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_8_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_8_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_8_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_8_AHB_PTR_0
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0                  _MK_ADDR_CONST(0x210)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0                  _MK_ADDR_CONST(0x214)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_8_APB_PTR_0
#define APBDMACHAN_CHANNEL_8_APB_PTR_0                  _MK_ADDR_CONST(0x218)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_APB_SEQ_0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0                  _MK_ADDR_CONST(0x21c)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_8_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_8_WCOUNT_0
#define APBDMACHAN_CHANNEL_8_WCOUNT_0                   _MK_ADDR_CONST(0x220)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x224)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 552 [0x228]

// Reserved address 556 [0x22c]

// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Register APBDMACHAN_CHANNEL_9_CSR_0
#define APBDMACHAN_CHANNEL_9_CSR_0                      _MK_ADDR_CONST(0x240)
#define APBDMACHAN_CHANNEL_9_CSR_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_9_CSR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_RESET_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_9_CSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_READ_MASK                    _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_9_CSR_0_WRITE_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_RANGE                    31:31
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_RANGE                 30:30
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_DISABLE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_IE_EOC_ENABLE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_RANGE                   29:29
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_HOLD_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_RANGE                    28:28
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_AHB_WRITE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_DIR_AHB_READ                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_RANGE                   27:27
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_MULTIPLE_BLOCK                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_ONCE_SINGLE_BLOCK                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_RANGE                   21:21
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_FLOW_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_RANGE                        20:16
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_CNTR_REQ                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH0                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH1                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH2                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH3                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_HSI                  _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH4                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH5                    _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_A                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_B                       _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_C                       _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DTV                  _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH6                    _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH7                    _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH8                    _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B1                        _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B2                        _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B3                        _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B4                        _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_D                       _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_UART_E                       _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C                  _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C2                 _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C3                 _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_DVC_I2C                      _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_OWR                  _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C4                 _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B5                        _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_SL2B6                        _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_APBIF_CH9                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_I2C6                 _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_9_CSR_0_REQ_SEL_NA31                 _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_9_STA_0
#define APBDMACHAN_CHANNEL_9_STA_0                      _MK_ADDR_CONST(0x244)
#define APBDMACHAN_CHANNEL_9_STA_0_SECURE                       0x0
#define APBDMACHAN_CHANNEL_9_STA_0_WORD_COUNT                   0x1
#define APBDMACHAN_CHANNEL_9_STA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_RESET_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_9_STA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_READ_MASK                    _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_9_STA_0_WRITE_MASK                   _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_RANGE                    31:31
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_WAIT                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_BSY_ACTIVE                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_NO_INTR                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_ISE_EOC_INTR                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_RANGE                   29:29
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_NO_HALT                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_HALT_HALT                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_RANGE                  28:28
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_PING_INTR_STA                  _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_PING_PONG_STA_PONG_INTR_STA                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_RANGE                   27:27
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_IDLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_STA_0_DMA_ACTIVITY_BUSY                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_RANGE                  26:26
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0                     _MK_ADDR_CONST(0x248)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_RANGE                     31:0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_CSRE_0
#define APBDMACHAN_CHANNEL_9_CSRE_0                     _MK_ADDR_CONST(0x24c)
#define APBDMACHAN_CHANNEL_9_CSRE_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_9_CSRE_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_9_CSRE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_RESET_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_9_CSRE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_READ_MASK                   _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_9_CSRE_0_WRITE_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_RANGE                 31:31
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_RESUME                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_CHANNEL_PAUSE_PAUSE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_FIELD                      _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_RANGE                      19:14
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_NA1                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SMP24                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SMP25                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SMP26                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_SMP27                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_XRQ_A                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_XRQ_B                      _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_TMR1                       _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_TMR2                       _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_0                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_1                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_2                      _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_3                      _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_4                      _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_5                      _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_6                      _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_7                      _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_8                      _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_9                      _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_10                     _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_11                     _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_12                     _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_13                     _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_14                     _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_15                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_16                     _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_17                     _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_18                     _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_19                     _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_20                     _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_21                     _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_22                     _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_23                     _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_24                     _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_25                     _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_26                     _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_27                     _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_28                     _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_29                     _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_30                     _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_9_CSRE_0_TRIG_SEL_APB_31                     _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_9_AHB_PTR_0
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0                  _MK_ADDR_CONST(0x250)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0                  _MK_ADDR_CONST(0x254)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_CPU                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_INTR_ENB_COP                     _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_FIELD                  _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_RANGE                  26:24
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DEFAULT                        _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                       _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                       _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                       _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_FIELD                    _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RANGE                    19:19
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_FIELD                       _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_RANGE                       18:16
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_NO_WRAP                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_9_APB_PTR_0
#define APBDMACHAN_CHANNEL_9_APB_PTR_0                  _MK_ADDR_CONST(0x258)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_RANGE                   31:2
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_APB_SEQ_0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0                  _MK_ADDR_CONST(0x25c)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_RESET_VAL                        _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_RESET_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_READ_MASK                        _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_WRITE_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_RANGE                      30:28
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                       _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                       _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                       _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                      _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_FIELD                      _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_RANGE                      27:27
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_DISBALE                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_DATA_SWAP_ENABLE                     _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                    _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                    _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_9_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_9_WCOUNT_0
#define APBDMACHAN_CHANNEL_9_WCOUNT_0                   _MK_ADDR_CONST(0x260)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_FIELD                      _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_RANGE                      29:2
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0                    _MK_ADDR_CONST(0x264)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_READ_MASK                  _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_FIELD                        _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_RANGE                        29:2
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 616 [0x268]

// Reserved address 620 [0x26c]

// Reserved address 624 [0x270]

// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Reserved address 636 [0x27c]

// Register APBDMACHAN_CHANNEL_10_CSR_0
#define APBDMACHAN_CHANNEL_10_CSR_0                     _MK_ADDR_CONST(0x280)
#define APBDMACHAN_CHANNEL_10_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_10_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_10_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_10_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_10_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_10_STA_0
#define APBDMACHAN_CHANNEL_10_STA_0                     _MK_ADDR_CONST(0x284)
#define APBDMACHAN_CHANNEL_10_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_10_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_10_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_10_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_10_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x288)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_CSRE_0
#define APBDMACHAN_CHANNEL_10_CSRE_0                    _MK_ADDR_CONST(0x28c)
#define APBDMACHAN_CHANNEL_10_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_10_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_10_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_10_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_10_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_10_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_10_AHB_PTR_0
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0                 _MK_ADDR_CONST(0x290)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0                 _MK_ADDR_CONST(0x294)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_10_APB_PTR_0
#define APBDMACHAN_CHANNEL_10_APB_PTR_0                 _MK_ADDR_CONST(0x298)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_APB_SEQ_0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0                 _MK_ADDR_CONST(0x29c)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_10_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_10_WCOUNT_0
#define APBDMACHAN_CHANNEL_10_WCOUNT_0                  _MK_ADDR_CONST(0x2a0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x2a4)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 680 [0x2a8]

// Reserved address 684 [0x2ac]

// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Register APBDMACHAN_CHANNEL_11_CSR_0
#define APBDMACHAN_CHANNEL_11_CSR_0                     _MK_ADDR_CONST(0x2c0)
#define APBDMACHAN_CHANNEL_11_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_11_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_11_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_11_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_11_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_11_STA_0
#define APBDMACHAN_CHANNEL_11_STA_0                     _MK_ADDR_CONST(0x2c4)
#define APBDMACHAN_CHANNEL_11_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_11_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_11_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_11_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_11_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x2c8)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_CSRE_0
#define APBDMACHAN_CHANNEL_11_CSRE_0                    _MK_ADDR_CONST(0x2cc)
#define APBDMACHAN_CHANNEL_11_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_11_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_11_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_11_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_11_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_11_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_11_AHB_PTR_0
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0                 _MK_ADDR_CONST(0x2d0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0                 _MK_ADDR_CONST(0x2d4)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_11_APB_PTR_0
#define APBDMACHAN_CHANNEL_11_APB_PTR_0                 _MK_ADDR_CONST(0x2d8)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_APB_SEQ_0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0                 _MK_ADDR_CONST(0x2dc)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_11_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_11_WCOUNT_0
#define APBDMACHAN_CHANNEL_11_WCOUNT_0                  _MK_ADDR_CONST(0x2e0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x2e4)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 744 [0x2e8]

// Reserved address 748 [0x2ec]

// Reserved address 752 [0x2f0]

// Reserved address 756 [0x2f4]

// Reserved address 760 [0x2f8]

// Reserved address 764 [0x2fc]

// Register APBDMACHAN_CHANNEL_12_CSR_0
#define APBDMACHAN_CHANNEL_12_CSR_0                     _MK_ADDR_CONST(0x300)
#define APBDMACHAN_CHANNEL_12_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_12_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_12_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_12_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_12_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_12_STA_0
#define APBDMACHAN_CHANNEL_12_STA_0                     _MK_ADDR_CONST(0x304)
#define APBDMACHAN_CHANNEL_12_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_12_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_12_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_12_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_12_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x308)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_CSRE_0
#define APBDMACHAN_CHANNEL_12_CSRE_0                    _MK_ADDR_CONST(0x30c)
#define APBDMACHAN_CHANNEL_12_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_12_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_12_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_12_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_12_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_12_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_12_AHB_PTR_0
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0                 _MK_ADDR_CONST(0x310)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0                 _MK_ADDR_CONST(0x314)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_12_APB_PTR_0
#define APBDMACHAN_CHANNEL_12_APB_PTR_0                 _MK_ADDR_CONST(0x318)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_APB_SEQ_0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0                 _MK_ADDR_CONST(0x31c)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_12_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_12_WCOUNT_0
#define APBDMACHAN_CHANNEL_12_WCOUNT_0                  _MK_ADDR_CONST(0x320)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x324)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 808 [0x328]

// Reserved address 812 [0x32c]

// Reserved address 816 [0x330]

// Reserved address 820 [0x334]

// Reserved address 824 [0x338]

// Reserved address 828 [0x33c]

// Register APBDMACHAN_CHANNEL_13_CSR_0
#define APBDMACHAN_CHANNEL_13_CSR_0                     _MK_ADDR_CONST(0x340)
#define APBDMACHAN_CHANNEL_13_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_13_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_13_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_13_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_13_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_13_STA_0
#define APBDMACHAN_CHANNEL_13_STA_0                     _MK_ADDR_CONST(0x344)
#define APBDMACHAN_CHANNEL_13_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_13_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_13_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_13_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_13_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x348)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_CSRE_0
#define APBDMACHAN_CHANNEL_13_CSRE_0                    _MK_ADDR_CONST(0x34c)
#define APBDMACHAN_CHANNEL_13_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_13_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_13_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_13_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_13_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_13_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_13_AHB_PTR_0
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0                 _MK_ADDR_CONST(0x350)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0                 _MK_ADDR_CONST(0x354)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_13_APB_PTR_0
#define APBDMACHAN_CHANNEL_13_APB_PTR_0                 _MK_ADDR_CONST(0x358)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_APB_SEQ_0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0                 _MK_ADDR_CONST(0x35c)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_13_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_13_WCOUNT_0
#define APBDMACHAN_CHANNEL_13_WCOUNT_0                  _MK_ADDR_CONST(0x360)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x364)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 872 [0x368]

// Reserved address 876 [0x36c]

// Reserved address 880 [0x370]

// Reserved address 884 [0x374]

// Reserved address 888 [0x378]

// Reserved address 892 [0x37c]

// Register APBDMACHAN_CHANNEL_14_CSR_0
#define APBDMACHAN_CHANNEL_14_CSR_0                     _MK_ADDR_CONST(0x380)
#define APBDMACHAN_CHANNEL_14_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_14_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_14_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_14_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_14_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_14_STA_0
#define APBDMACHAN_CHANNEL_14_STA_0                     _MK_ADDR_CONST(0x384)
#define APBDMACHAN_CHANNEL_14_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_14_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_14_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_14_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_14_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x388)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_CSRE_0
#define APBDMACHAN_CHANNEL_14_CSRE_0                    _MK_ADDR_CONST(0x38c)
#define APBDMACHAN_CHANNEL_14_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_14_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_14_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_14_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_14_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_14_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_14_AHB_PTR_0
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0                 _MK_ADDR_CONST(0x390)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0                 _MK_ADDR_CONST(0x394)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_14_APB_PTR_0
#define APBDMACHAN_CHANNEL_14_APB_PTR_0                 _MK_ADDR_CONST(0x398)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_APB_SEQ_0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0                 _MK_ADDR_CONST(0x39c)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_14_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_14_WCOUNT_0
#define APBDMACHAN_CHANNEL_14_WCOUNT_0                  _MK_ADDR_CONST(0x3a0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x3a4)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 936 [0x3a8]

// Reserved address 940 [0x3ac]

// Reserved address 944 [0x3b0]

// Reserved address 948 [0x3b4]

// Reserved address 952 [0x3b8]

// Reserved address 956 [0x3bc]

// Register APBDMACHAN_CHANNEL_15_CSR_0
#define APBDMACHAN_CHANNEL_15_CSR_0                     _MK_ADDR_CONST(0x3c0)
#define APBDMACHAN_CHANNEL_15_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_15_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_15_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_15_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_15_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_15_STA_0
#define APBDMACHAN_CHANNEL_15_STA_0                     _MK_ADDR_CONST(0x3c4)
#define APBDMACHAN_CHANNEL_15_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_15_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_15_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_15_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_15_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x3c8)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_CSRE_0
#define APBDMACHAN_CHANNEL_15_CSRE_0                    _MK_ADDR_CONST(0x3cc)
#define APBDMACHAN_CHANNEL_15_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_15_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_15_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_15_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_15_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_15_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_15_AHB_PTR_0
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0                 _MK_ADDR_CONST(0x3d0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0                 _MK_ADDR_CONST(0x3d4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_15_APB_PTR_0
#define APBDMACHAN_CHANNEL_15_APB_PTR_0                 _MK_ADDR_CONST(0x3d8)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_APB_SEQ_0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0                 _MK_ADDR_CONST(0x3dc)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_15_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_15_WCOUNT_0
#define APBDMACHAN_CHANNEL_15_WCOUNT_0                  _MK_ADDR_CONST(0x3e0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x3e4)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1000 [0x3e8]

// Reserved address 1004 [0x3ec]

// Reserved address 1008 [0x3f0]

// Reserved address 1012 [0x3f4]

// Reserved address 1016 [0x3f8]

// Reserved address 1020 [0x3fc]

// Register APBDMACHAN_CHANNEL_16_CSR_0
#define APBDMACHAN_CHANNEL_16_CSR_0                     _MK_ADDR_CONST(0x400)
#define APBDMACHAN_CHANNEL_16_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_16_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_16_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_16_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_16_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_16_STA_0
#define APBDMACHAN_CHANNEL_16_STA_0                     _MK_ADDR_CONST(0x404)
#define APBDMACHAN_CHANNEL_16_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_16_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_16_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_16_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_16_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x408)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_CSRE_0
#define APBDMACHAN_CHANNEL_16_CSRE_0                    _MK_ADDR_CONST(0x40c)
#define APBDMACHAN_CHANNEL_16_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_16_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_16_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_16_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_16_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_16_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_16_AHB_PTR_0
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0                 _MK_ADDR_CONST(0x410)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0                 _MK_ADDR_CONST(0x414)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_16_APB_PTR_0
#define APBDMACHAN_CHANNEL_16_APB_PTR_0                 _MK_ADDR_CONST(0x418)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_APB_SEQ_0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0                 _MK_ADDR_CONST(0x41c)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_16_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_16_WCOUNT_0
#define APBDMACHAN_CHANNEL_16_WCOUNT_0                  _MK_ADDR_CONST(0x420)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x424)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1064 [0x428]

// Reserved address 1068 [0x42c]

// Reserved address 1072 [0x430]

// Reserved address 1076 [0x434]

// Reserved address 1080 [0x438]

// Reserved address 1084 [0x43c]

// Register APBDMACHAN_CHANNEL_17_CSR_0
#define APBDMACHAN_CHANNEL_17_CSR_0                     _MK_ADDR_CONST(0x440)
#define APBDMACHAN_CHANNEL_17_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_17_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_17_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_17_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_17_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_17_STA_0
#define APBDMACHAN_CHANNEL_17_STA_0                     _MK_ADDR_CONST(0x444)
#define APBDMACHAN_CHANNEL_17_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_17_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_17_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_17_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_17_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x448)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_CSRE_0
#define APBDMACHAN_CHANNEL_17_CSRE_0                    _MK_ADDR_CONST(0x44c)
#define APBDMACHAN_CHANNEL_17_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_17_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_17_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_17_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_17_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_17_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_17_AHB_PTR_0
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0                 _MK_ADDR_CONST(0x450)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0                 _MK_ADDR_CONST(0x454)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_17_APB_PTR_0
#define APBDMACHAN_CHANNEL_17_APB_PTR_0                 _MK_ADDR_CONST(0x458)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_APB_SEQ_0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0                 _MK_ADDR_CONST(0x45c)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_17_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_17_WCOUNT_0
#define APBDMACHAN_CHANNEL_17_WCOUNT_0                  _MK_ADDR_CONST(0x460)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x464)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1128 [0x468]

// Reserved address 1132 [0x46c]

// Reserved address 1136 [0x470]

// Reserved address 1140 [0x474]

// Reserved address 1144 [0x478]

// Reserved address 1148 [0x47c]

// Register APBDMACHAN_CHANNEL_18_CSR_0
#define APBDMACHAN_CHANNEL_18_CSR_0                     _MK_ADDR_CONST(0x480)
#define APBDMACHAN_CHANNEL_18_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_18_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_18_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_18_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_18_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_18_STA_0
#define APBDMACHAN_CHANNEL_18_STA_0                     _MK_ADDR_CONST(0x484)
#define APBDMACHAN_CHANNEL_18_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_18_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_18_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_18_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_18_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x488)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_CSRE_0
#define APBDMACHAN_CHANNEL_18_CSRE_0                    _MK_ADDR_CONST(0x48c)
#define APBDMACHAN_CHANNEL_18_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_18_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_18_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_18_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_18_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_18_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_18_AHB_PTR_0
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0                 _MK_ADDR_CONST(0x490)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0                 _MK_ADDR_CONST(0x494)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_18_APB_PTR_0
#define APBDMACHAN_CHANNEL_18_APB_PTR_0                 _MK_ADDR_CONST(0x498)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_APB_SEQ_0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0                 _MK_ADDR_CONST(0x49c)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_18_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_18_WCOUNT_0
#define APBDMACHAN_CHANNEL_18_WCOUNT_0                  _MK_ADDR_CONST(0x4a0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x4a4)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1192 [0x4a8]

// Reserved address 1196 [0x4ac]

// Reserved address 1200 [0x4b0]

// Reserved address 1204 [0x4b4]

// Reserved address 1208 [0x4b8]

// Reserved address 1212 [0x4bc]

// Register APBDMACHAN_CHANNEL_19_CSR_0
#define APBDMACHAN_CHANNEL_19_CSR_0                     _MK_ADDR_CONST(0x4c0)
#define APBDMACHAN_CHANNEL_19_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_19_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_19_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_19_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_19_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_19_STA_0
#define APBDMACHAN_CHANNEL_19_STA_0                     _MK_ADDR_CONST(0x4c4)
#define APBDMACHAN_CHANNEL_19_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_19_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_19_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_19_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_19_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x4c8)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_CSRE_0
#define APBDMACHAN_CHANNEL_19_CSRE_0                    _MK_ADDR_CONST(0x4cc)
#define APBDMACHAN_CHANNEL_19_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_19_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_19_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_19_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_19_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_19_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_19_AHB_PTR_0
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0                 _MK_ADDR_CONST(0x4d0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0                 _MK_ADDR_CONST(0x4d4)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_19_APB_PTR_0
#define APBDMACHAN_CHANNEL_19_APB_PTR_0                 _MK_ADDR_CONST(0x4d8)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_APB_SEQ_0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0                 _MK_ADDR_CONST(0x4dc)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_19_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_19_WCOUNT_0
#define APBDMACHAN_CHANNEL_19_WCOUNT_0                  _MK_ADDR_CONST(0x4e0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x4e4)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1256 [0x4e8]

// Reserved address 1260 [0x4ec]

// Reserved address 1264 [0x4f0]

// Reserved address 1268 [0x4f4]

// Reserved address 1272 [0x4f8]

// Reserved address 1276 [0x4fc]

// Register APBDMACHAN_CHANNEL_20_CSR_0
#define APBDMACHAN_CHANNEL_20_CSR_0                     _MK_ADDR_CONST(0x500)
#define APBDMACHAN_CHANNEL_20_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_20_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_20_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_20_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_20_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_20_STA_0
#define APBDMACHAN_CHANNEL_20_STA_0                     _MK_ADDR_CONST(0x504)
#define APBDMACHAN_CHANNEL_20_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_20_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_20_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_20_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_20_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x508)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_CSRE_0
#define APBDMACHAN_CHANNEL_20_CSRE_0                    _MK_ADDR_CONST(0x50c)
#define APBDMACHAN_CHANNEL_20_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_20_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_20_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_20_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_20_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_20_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_20_AHB_PTR_0
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0                 _MK_ADDR_CONST(0x510)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0                 _MK_ADDR_CONST(0x514)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_20_APB_PTR_0
#define APBDMACHAN_CHANNEL_20_APB_PTR_0                 _MK_ADDR_CONST(0x518)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_APB_SEQ_0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0                 _MK_ADDR_CONST(0x51c)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_20_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_20_WCOUNT_0
#define APBDMACHAN_CHANNEL_20_WCOUNT_0                  _MK_ADDR_CONST(0x520)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x524)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1320 [0x528]

// Reserved address 1324 [0x52c]

// Reserved address 1328 [0x530]

// Reserved address 1332 [0x534]

// Reserved address 1336 [0x538]

// Reserved address 1340 [0x53c]

// Register APBDMACHAN_CHANNEL_21_CSR_0
#define APBDMACHAN_CHANNEL_21_CSR_0                     _MK_ADDR_CONST(0x540)
#define APBDMACHAN_CHANNEL_21_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_21_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_21_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_21_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_21_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_21_STA_0
#define APBDMACHAN_CHANNEL_21_STA_0                     _MK_ADDR_CONST(0x544)
#define APBDMACHAN_CHANNEL_21_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_21_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_21_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_21_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_21_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x548)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_CSRE_0
#define APBDMACHAN_CHANNEL_21_CSRE_0                    _MK_ADDR_CONST(0x54c)
#define APBDMACHAN_CHANNEL_21_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_21_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_21_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_21_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_21_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_21_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_21_AHB_PTR_0
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0                 _MK_ADDR_CONST(0x550)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0                 _MK_ADDR_CONST(0x554)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_21_APB_PTR_0
#define APBDMACHAN_CHANNEL_21_APB_PTR_0                 _MK_ADDR_CONST(0x558)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_APB_SEQ_0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0                 _MK_ADDR_CONST(0x55c)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_21_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_21_WCOUNT_0
#define APBDMACHAN_CHANNEL_21_WCOUNT_0                  _MK_ADDR_CONST(0x560)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x564)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1384 [0x568]

// Reserved address 1388 [0x56c]

// Reserved address 1392 [0x570]

// Reserved address 1396 [0x574]

// Reserved address 1400 [0x578]

// Reserved address 1404 [0x57c]

// Register APBDMACHAN_CHANNEL_22_CSR_0
#define APBDMACHAN_CHANNEL_22_CSR_0                     _MK_ADDR_CONST(0x580)
#define APBDMACHAN_CHANNEL_22_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_22_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_22_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_22_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_22_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_22_STA_0
#define APBDMACHAN_CHANNEL_22_STA_0                     _MK_ADDR_CONST(0x584)
#define APBDMACHAN_CHANNEL_22_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_22_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_22_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_22_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_22_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x588)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_CSRE_0
#define APBDMACHAN_CHANNEL_22_CSRE_0                    _MK_ADDR_CONST(0x58c)
#define APBDMACHAN_CHANNEL_22_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_22_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_22_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_22_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_22_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_22_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_22_AHB_PTR_0
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0                 _MK_ADDR_CONST(0x590)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0                 _MK_ADDR_CONST(0x594)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_22_APB_PTR_0
#define APBDMACHAN_CHANNEL_22_APB_PTR_0                 _MK_ADDR_CONST(0x598)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_APB_SEQ_0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0                 _MK_ADDR_CONST(0x59c)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_22_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_22_WCOUNT_0
#define APBDMACHAN_CHANNEL_22_WCOUNT_0                  _MK_ADDR_CONST(0x5a0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x5a4)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1448 [0x5a8]

// Reserved address 1452 [0x5ac]

// Reserved address 1456 [0x5b0]

// Reserved address 1460 [0x5b4]

// Reserved address 1464 [0x5b8]

// Reserved address 1468 [0x5bc]

// Register APBDMACHAN_CHANNEL_23_CSR_0
#define APBDMACHAN_CHANNEL_23_CSR_0                     _MK_ADDR_CONST(0x5c0)
#define APBDMACHAN_CHANNEL_23_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_23_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_23_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_23_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_23_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_23_STA_0
#define APBDMACHAN_CHANNEL_23_STA_0                     _MK_ADDR_CONST(0x5c4)
#define APBDMACHAN_CHANNEL_23_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_23_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_23_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_23_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_23_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x5c8)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_CSRE_0
#define APBDMACHAN_CHANNEL_23_CSRE_0                    _MK_ADDR_CONST(0x5cc)
#define APBDMACHAN_CHANNEL_23_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_23_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_23_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_23_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_23_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_23_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_23_AHB_PTR_0
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0                 _MK_ADDR_CONST(0x5d0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0                 _MK_ADDR_CONST(0x5d4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_23_APB_PTR_0
#define APBDMACHAN_CHANNEL_23_APB_PTR_0                 _MK_ADDR_CONST(0x5d8)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_APB_SEQ_0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0                 _MK_ADDR_CONST(0x5dc)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_23_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_23_WCOUNT_0
#define APBDMACHAN_CHANNEL_23_WCOUNT_0                  _MK_ADDR_CONST(0x5e0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x5e4)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1512 [0x5e8]

// Reserved address 1516 [0x5ec]

// Reserved address 1520 [0x5f0]

// Reserved address 1524 [0x5f4]

// Reserved address 1528 [0x5f8]

// Reserved address 1532 [0x5fc]

// Register APBDMACHAN_CHANNEL_24_CSR_0
#define APBDMACHAN_CHANNEL_24_CSR_0                     _MK_ADDR_CONST(0x600)
#define APBDMACHAN_CHANNEL_24_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_24_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_24_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_24_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_24_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_24_STA_0
#define APBDMACHAN_CHANNEL_24_STA_0                     _MK_ADDR_CONST(0x604)
#define APBDMACHAN_CHANNEL_24_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_24_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_24_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_24_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_24_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x608)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_CSRE_0
#define APBDMACHAN_CHANNEL_24_CSRE_0                    _MK_ADDR_CONST(0x60c)
#define APBDMACHAN_CHANNEL_24_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_24_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_24_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_24_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_24_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_24_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_24_AHB_PTR_0
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0                 _MK_ADDR_CONST(0x610)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0                 _MK_ADDR_CONST(0x614)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_24_APB_PTR_0
#define APBDMACHAN_CHANNEL_24_APB_PTR_0                 _MK_ADDR_CONST(0x618)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_APB_SEQ_0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0                 _MK_ADDR_CONST(0x61c)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_24_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_24_WCOUNT_0
#define APBDMACHAN_CHANNEL_24_WCOUNT_0                  _MK_ADDR_CONST(0x620)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x624)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1576 [0x628]

// Reserved address 1580 [0x62c]

// Reserved address 1584 [0x630]

// Reserved address 1588 [0x634]

// Reserved address 1592 [0x638]

// Reserved address 1596 [0x63c]

// Register APBDMACHAN_CHANNEL_25_CSR_0
#define APBDMACHAN_CHANNEL_25_CSR_0                     _MK_ADDR_CONST(0x640)
#define APBDMACHAN_CHANNEL_25_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_25_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_25_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_25_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_25_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_25_STA_0
#define APBDMACHAN_CHANNEL_25_STA_0                     _MK_ADDR_CONST(0x644)
#define APBDMACHAN_CHANNEL_25_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_25_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_25_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_25_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_25_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x648)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_CSRE_0
#define APBDMACHAN_CHANNEL_25_CSRE_0                    _MK_ADDR_CONST(0x64c)
#define APBDMACHAN_CHANNEL_25_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_25_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_25_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_25_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_25_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_25_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_25_AHB_PTR_0
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0                 _MK_ADDR_CONST(0x650)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0                 _MK_ADDR_CONST(0x654)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_25_APB_PTR_0
#define APBDMACHAN_CHANNEL_25_APB_PTR_0                 _MK_ADDR_CONST(0x658)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_APB_SEQ_0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0                 _MK_ADDR_CONST(0x65c)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_DISBALE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_25_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_25_WCOUNT_0
#define APBDMACHAN_CHANNEL_25_WCOUNT_0                  _MK_ADDR_CONST(0x660)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x664)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1640 [0x668]

// Reserved address 1644 [0x66c]

// Reserved address 1648 [0x670]

// Reserved address 1652 [0x674]

// Reserved address 1656 [0x678]

// Reserved address 1660 [0x67c]

// Register APBDMACHAN_CHANNEL_26_CSR_0
#define APBDMACHAN_CHANNEL_26_CSR_0                     _MK_ADDR_CONST(0x680)
#define APBDMACHAN_CHANNEL_26_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_26_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_26_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_26_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_26_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_26_STA_0
#define APBDMACHAN_CHANNEL_26_STA_0                     _MK_ADDR_CONST(0x684)
#define APBDMACHAN_CHANNEL_26_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_26_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_26_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_26_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_26_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x688)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_CSRE_0
#define APBDMACHAN_CHANNEL_26_CSRE_0                    _MK_ADDR_CONST(0x68c)
#define APBDMACHAN_CHANNEL_26_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_26_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_26_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_26_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_26_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_26_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_26_AHB_PTR_0
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0                 _MK_ADDR_CONST(0x690)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0                 _MK_ADDR_CONST(0x694)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_26_APB_PTR_0
#define APBDMACHAN_CHANNEL_26_APB_PTR_0                 _MK_ADDR_CONST(0x698)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_APB_SEQ_0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0                 _MK_ADDR_CONST(0x69c)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_26_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_26_WCOUNT_0
#define APBDMACHAN_CHANNEL_26_WCOUNT_0                  _MK_ADDR_CONST(0x6a0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x6a4)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1704 [0x6a8]

// Reserved address 1708 [0x6ac]

// Reserved address 1712 [0x6b0]

// Reserved address 1716 [0x6b4]

// Reserved address 1720 [0x6b8]

// Reserved address 1724 [0x6bc]

// Register APBDMACHAN_CHANNEL_27_CSR_0
#define APBDMACHAN_CHANNEL_27_CSR_0                     _MK_ADDR_CONST(0x6c0)
#define APBDMACHAN_CHANNEL_27_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_27_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_27_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_27_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_27_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_27_STA_0
#define APBDMACHAN_CHANNEL_27_STA_0                     _MK_ADDR_CONST(0x6c4)
#define APBDMACHAN_CHANNEL_27_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_27_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_27_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_27_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_27_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x6c8)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_CSRE_0
#define APBDMACHAN_CHANNEL_27_CSRE_0                    _MK_ADDR_CONST(0x6cc)
#define APBDMACHAN_CHANNEL_27_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_27_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_27_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_27_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_27_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_27_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_27_AHB_PTR_0
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0                 _MK_ADDR_CONST(0x6d0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0                 _MK_ADDR_CONST(0x6d4)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_27_APB_PTR_0
#define APBDMACHAN_CHANNEL_27_APB_PTR_0                 _MK_ADDR_CONST(0x6d8)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_APB_SEQ_0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0                 _MK_ADDR_CONST(0x6dc)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_27_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_27_WCOUNT_0
#define APBDMACHAN_CHANNEL_27_WCOUNT_0                  _MK_ADDR_CONST(0x6e0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x6e4)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1768 [0x6e8]

// Reserved address 1772 [0x6ec]

// Reserved address 1776 [0x6f0]

// Reserved address 1780 [0x6f4]

// Reserved address 1784 [0x6f8]

// Reserved address 1788 [0x6fc]

// Register APBDMACHAN_CHANNEL_28_CSR_0
#define APBDMACHAN_CHANNEL_28_CSR_0                     _MK_ADDR_CONST(0x700)
#define APBDMACHAN_CHANNEL_28_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_28_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_28_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_28_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_28_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_28_STA_0
#define APBDMACHAN_CHANNEL_28_STA_0                     _MK_ADDR_CONST(0x704)
#define APBDMACHAN_CHANNEL_28_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_28_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_28_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_28_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_28_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x708)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_CSRE_0
#define APBDMACHAN_CHANNEL_28_CSRE_0                    _MK_ADDR_CONST(0x70c)
#define APBDMACHAN_CHANNEL_28_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_28_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_28_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_28_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_28_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_28_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_28_AHB_PTR_0
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0                 _MK_ADDR_CONST(0x710)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0                 _MK_ADDR_CONST(0x714)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_28_APB_PTR_0
#define APBDMACHAN_CHANNEL_28_APB_PTR_0                 _MK_ADDR_CONST(0x718)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_APB_SEQ_0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0                 _MK_ADDR_CONST(0x71c)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_28_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_28_WCOUNT_0
#define APBDMACHAN_CHANNEL_28_WCOUNT_0                  _MK_ADDR_CONST(0x720)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x724)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1832 [0x728]

// Reserved address 1836 [0x72c]

// Reserved address 1840 [0x730]

// Reserved address 1844 [0x734]

// Reserved address 1848 [0x738]

// Reserved address 1852 [0x73c]

// Register APBDMACHAN_CHANNEL_29_CSR_0
#define APBDMACHAN_CHANNEL_29_CSR_0                     _MK_ADDR_CONST(0x740)
#define APBDMACHAN_CHANNEL_29_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_29_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_29_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_29_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_29_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_29_STA_0
#define APBDMACHAN_CHANNEL_29_STA_0                     _MK_ADDR_CONST(0x744)
#define APBDMACHAN_CHANNEL_29_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_29_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_29_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_29_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_29_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x748)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_CSRE_0
#define APBDMACHAN_CHANNEL_29_CSRE_0                    _MK_ADDR_CONST(0x74c)
#define APBDMACHAN_CHANNEL_29_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_29_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_29_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_29_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_29_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_29_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_29_AHB_PTR_0
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0                 _MK_ADDR_CONST(0x750)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0                 _MK_ADDR_CONST(0x754)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_29_APB_PTR_0
#define APBDMACHAN_CHANNEL_29_APB_PTR_0                 _MK_ADDR_CONST(0x758)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_APB_SEQ_0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0                 _MK_ADDR_CONST(0x75c)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_29_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_29_WCOUNT_0
#define APBDMACHAN_CHANNEL_29_WCOUNT_0                  _MK_ADDR_CONST(0x760)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x764)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1896 [0x768]

// Reserved address 1900 [0x76c]

// Reserved address 1904 [0x770]

// Reserved address 1908 [0x774]

// Reserved address 1912 [0x778]

// Reserved address 1916 [0x77c]

// Register APBDMACHAN_CHANNEL_30_CSR_0
#define APBDMACHAN_CHANNEL_30_CSR_0                     _MK_ADDR_CONST(0x780)
#define APBDMACHAN_CHANNEL_30_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_30_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_30_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_30_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_30_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_30_STA_0
#define APBDMACHAN_CHANNEL_30_STA_0                     _MK_ADDR_CONST(0x784)
#define APBDMACHAN_CHANNEL_30_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_30_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_30_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_30_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_30_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x788)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_CSRE_0
#define APBDMACHAN_CHANNEL_30_CSRE_0                    _MK_ADDR_CONST(0x78c)
#define APBDMACHAN_CHANNEL_30_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_30_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_30_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_30_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_30_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_30_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_30_AHB_PTR_0
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0                 _MK_ADDR_CONST(0x790)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0                 _MK_ADDR_CONST(0x794)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_30_APB_PTR_0
#define APBDMACHAN_CHANNEL_30_APB_PTR_0                 _MK_ADDR_CONST(0x798)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_APB_SEQ_0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0                 _MK_ADDR_CONST(0x79c)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_30_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_30_WCOUNT_0
#define APBDMACHAN_CHANNEL_30_WCOUNT_0                  _MK_ADDR_CONST(0x7a0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x7a4)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1960 [0x7a8]

// Reserved address 1964 [0x7ac]

// Reserved address 1968 [0x7b0]

// Reserved address 1972 [0x7b4]

// Reserved address 1976 [0x7b8]

// Reserved address 1980 [0x7bc]

// Register APBDMACHAN_CHANNEL_31_CSR_0
#define APBDMACHAN_CHANNEL_31_CSR_0                     _MK_ADDR_CONST(0x7c0)
#define APBDMACHAN_CHANNEL_31_CSR_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_31_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_31_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_READ_MASK                   _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_31_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xf83f0000)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_RANGE                   31:31
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_RANGE                        30:30
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_IE_EOC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_RANGE                  29:29
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_HOLD_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_DIR_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_RANGE                   28:28
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_AHB_WRITE                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_DIR_AHB_READ                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_RANGE                  27:27
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_MULTIPLE_BLOCK                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_ONCE_SINGLE_BLOCK                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_RANGE                  21:21
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_DISABLE                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_FLOW_ENABLE                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_FIELD                       _MK_FIELD_CONST(0x1f, APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_RANGE                       20:16
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_CNTR_REQ                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH0                   _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH1                   _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH2                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH3                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_HSI                 _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH4                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH5                   _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_A                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_B                      _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_C                      _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DTV                 _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH6                   _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH7                   _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH8                   _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B1                       _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B2                       _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B3                       _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B4                       _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_D                      _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_UART_E                      _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C                 _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C2                        _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C3                        _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_DVC_I2C                     _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_OWR                 _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C4                        _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B5                       _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_SL2B6                       _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_APBIF_CH9                   _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_I2C6                        _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_31_CSR_0_REQ_SEL_NA31                        _MK_ENUM_CONST(31)


// Register APBDMACHAN_CHANNEL_31_STA_0
#define APBDMACHAN_CHANNEL_31_STA_0                     _MK_ADDR_CONST(0x7c4)
#define APBDMACHAN_CHANNEL_31_STA_0_SECURE                      0x0
#define APBDMACHAN_CHANNEL_31_STA_0_WORD_COUNT                  0x1
#define APBDMACHAN_CHANNEL_31_STA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_RESET_MASK                  _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_31_STA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_READ_MASK                   _MK_MASK_CONST(0xfc000000)
#define APBDMACHAN_CHANNEL_31_STA_0_WRITE_MASK                  _MK_MASK_CONST(0x40000000)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_BSY_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_RANGE                   31:31
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_WAIT                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_BSY_ACTIVE                  _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_FIELD                       _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_RANGE                       30:30
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_NO_INTR                     _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_ISE_EOC_INTR                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_HALT_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_RANGE                  29:29
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_NO_HALT                        _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_HALT_HALT                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_RANGE                 28:28
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_PING_INTR_STA                 _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_PING_PONG_STA_PONG_INTR_STA                 _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_RANGE                  27:27
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_IDLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_STA_0_DMA_ACTIVITY_BUSY                   _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_FIELD                 _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_RANGE                 26:26
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_STA_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0                    _MK_ADDR_CONST(0x7c8)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_RANGE                    31:0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_WOFFSET                  0x0
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0_DMA_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_CSRE_0
#define APBDMACHAN_CHANNEL_31_CSRE_0                    _MK_ADDR_CONST(0x7cc)
#define APBDMACHAN_CHANNEL_31_CSRE_0_SECURE                     0x0
#define APBDMACHAN_CHANNEL_31_CSRE_0_WORD_COUNT                         0x1
#define APBDMACHAN_CHANNEL_31_CSRE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_RESET_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_31_CSRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_READ_MASK                  _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_31_CSRE_0_WRITE_MASK                         _MK_MASK_CONST(0x800fc000)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_FIELD                        _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_RANGE                        31:31
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_WOFFSET                      0x0
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_RESUME                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_CHANNEL_PAUSE_PAUSE                        _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SHIFT)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_RANGE                     19:14
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_NA1                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SMP24                     _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SMP25                     _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SMP26                     _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_SMP27                     _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_XRQ_A                     _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_XRQ_B                     _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_TMR1                      _MK_ENUM_CONST(7)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_TMR2                      _MK_ENUM_CONST(8)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_0                     _MK_ENUM_CONST(9)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_1                     _MK_ENUM_CONST(10)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_2                     _MK_ENUM_CONST(11)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_3                     _MK_ENUM_CONST(12)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_4                     _MK_ENUM_CONST(13)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_5                     _MK_ENUM_CONST(14)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_6                     _MK_ENUM_CONST(15)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_7                     _MK_ENUM_CONST(16)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_8                     _MK_ENUM_CONST(17)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_9                     _MK_ENUM_CONST(18)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_10                    _MK_ENUM_CONST(19)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_11                    _MK_ENUM_CONST(20)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_12                    _MK_ENUM_CONST(21)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_13                    _MK_ENUM_CONST(22)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_14                    _MK_ENUM_CONST(23)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_15                    _MK_ENUM_CONST(24)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_16                    _MK_ENUM_CONST(25)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_17                    _MK_ENUM_CONST(26)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_18                    _MK_ENUM_CONST(27)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_19                    _MK_ENUM_CONST(28)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_20                    _MK_ENUM_CONST(29)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_21                    _MK_ENUM_CONST(30)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_22                    _MK_ENUM_CONST(31)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_23                    _MK_ENUM_CONST(32)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_24                    _MK_ENUM_CONST(33)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_25                    _MK_ENUM_CONST(34)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_26                    _MK_ENUM_CONST(35)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_27                    _MK_ENUM_CONST(36)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_28                    _MK_ENUM_CONST(37)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_29                    _MK_ENUM_CONST(38)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_30                    _MK_ENUM_CONST(39)
#define APBDMACHAN_CHANNEL_31_CSRE_0_TRIG_SEL_APB_31                    _MK_ENUM_CONST(40)


// Register APBDMACHAN_CHANNEL_31_AHB_PTR_0
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0                 _MK_ADDR_CONST(0x7d0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_PTR_0_AHB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_AHB_SEQ_0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0                 _MK_ADDR_CONST(0x7d4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x26000000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0xff0f0000)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_FIELD                  _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_RANGE                  31:31
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_CPU                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_INTR_ENB_COP                    _MK_ENUM_CONST(0)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_FIELD                 _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_RANGE                 26:24
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_WOFFSET                       0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DEFAULT                       _MK_MASK_CONST(0x6)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_1WORDS                      _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_4WORDS                      _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_AHB_BURST_DMA_BURST_8WORDS                      _MK_ENUM_CONST(6)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_FIELD                   _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RANGE                   19:19
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_WOFFSET                 0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_1X_BLOCKS                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_DBL_BUF_RELOAD_FOR_2X_BLOCKS                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_FIELD                      _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_RANGE                      18:16
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WOFFSET                    0x0
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_NO_WRAP                    _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_0N_32WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_64WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_128WORDS                   _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_256WORDS                   _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_512WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_1024WORDS                  _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_AHB_SEQ_0_WRAP_WRAP_ON_2048WORDS                  _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_31_APB_PTR_0
#define APBDMACHAN_CHANNEL_31_APB_PTR_0                 _MK_ADDR_CONST(0x7d8)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_RESET_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_READ_MASK                       _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffffc)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_FIELD                  _MK_FIELD_CONST(0x3fffffff, APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_RANGE                  31:2
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_WOFFSET                        0x0
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_PTR_0_APB_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_APB_SEQ_0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0                 _MK_ADDR_CONST(0x7dc)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SECURE                  0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_WORD_COUNT                      0x1
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_RESET_VAL                       _MK_MASK_CONST(0x20010000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_RESET_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_READ_MASK                       _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_WRITE_MASK                      _MK_MASK_CONST(0x78070000)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_RANGE                     30:28
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT                   _MK_MASK_CONST(0x2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_8                       _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_16                      _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_32                      _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_64                      _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_BUS_WIDTH_BUS_WIDTH_128                     _MK_ENUM_CONST(4)

#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_FIELD                     _MK_FIELD_CONST(0x1, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_RANGE                     27:27
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_DATA_SWAP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_FIELD                     _MK_FIELD_CONST(0x7, APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SHIFT)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_RANGE                     18:16
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_NO_WRAP                   _MK_ENUM_CONST(0)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_0N_1WORDS                    _MK_ENUM_CONST(1)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_2WORDS                    _MK_ENUM_CONST(2)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_4WORDS                    _MK_ENUM_CONST(3)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_8WORDS                    _MK_ENUM_CONST(4)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_16WORDS                   _MK_ENUM_CONST(5)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_32WORDS                   _MK_ENUM_CONST(6)
#define APBDMACHAN_CHANNEL_31_APB_SEQ_0_APB_ADDR_WRAP_WRAP_ON_64WORDS                   _MK_ENUM_CONST(7)


// Register APBDMACHAN_CHANNEL_31_WCOUNT_0
#define APBDMACHAN_CHANNEL_31_WCOUNT_0                  _MK_ADDR_CONST(0x7e0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_SECURE                   0x0
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WORD_COUNT                       0x1
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_RESET_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_READ_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_FIELD                     _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_RANGE                     29:2
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_WOFFSET                   0x0
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WCOUNT_0_WCOUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0                   _MK_ADDR_CONST(0x7e4)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_SECURE                    0x0
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_WORD_COUNT                        0x1
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_RESET_MASK                        _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_READ_MASK                         _MK_MASK_CONST(0x3ffffffc)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_FIELD                       _MK_FIELD_CONST(0xfffffff, APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_SHIFT)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_RANGE                       29:2
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_WOFFSET                     0x0
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 2024 [0x7e8]

// Reserved address 2028 [0x7ec]

// Reserved address 2032 [0x7f0]

// Reserved address 2036 [0x7f4]

// Reserved address 2040 [0x7f8]

// Reserved address 2044 [0x7fc]

//
// REGISTER LIST
//
#define LIST_ARAPBDMACHAN_REGS(_op_) \
_op_(APBDMACHAN_CHANNEL_0_CSR_0) \
_op_(APBDMACHAN_CHANNEL_0_STA_0) \
_op_(APBDMACHAN_CHANNEL_0_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_0_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_0_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_0_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_0_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_0_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_0_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_1_CSR_0) \
_op_(APBDMACHAN_CHANNEL_1_STA_0) \
_op_(APBDMACHAN_CHANNEL_1_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_1_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_1_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_1_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_1_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_1_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_1_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_2_CSR_0) \
_op_(APBDMACHAN_CHANNEL_2_STA_0) \
_op_(APBDMACHAN_CHANNEL_2_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_2_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_2_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_2_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_2_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_2_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_2_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_3_CSR_0) \
_op_(APBDMACHAN_CHANNEL_3_STA_0) \
_op_(APBDMACHAN_CHANNEL_3_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_3_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_3_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_3_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_3_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_3_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_3_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_4_CSR_0) \
_op_(APBDMACHAN_CHANNEL_4_STA_0) \
_op_(APBDMACHAN_CHANNEL_4_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_4_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_4_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_4_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_4_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_4_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_4_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_5_CSR_0) \
_op_(APBDMACHAN_CHANNEL_5_STA_0) \
_op_(APBDMACHAN_CHANNEL_5_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_5_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_5_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_5_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_5_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_5_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_5_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_6_CSR_0) \
_op_(APBDMACHAN_CHANNEL_6_STA_0) \
_op_(APBDMACHAN_CHANNEL_6_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_6_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_6_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_6_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_6_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_6_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_6_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_7_CSR_0) \
_op_(APBDMACHAN_CHANNEL_7_STA_0) \
_op_(APBDMACHAN_CHANNEL_7_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_7_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_7_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_7_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_7_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_7_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_7_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_8_CSR_0) \
_op_(APBDMACHAN_CHANNEL_8_STA_0) \
_op_(APBDMACHAN_CHANNEL_8_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_8_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_8_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_8_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_8_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_8_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_8_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_9_CSR_0) \
_op_(APBDMACHAN_CHANNEL_9_STA_0) \
_op_(APBDMACHAN_CHANNEL_9_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_9_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_9_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_9_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_9_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_9_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_9_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_10_CSR_0) \
_op_(APBDMACHAN_CHANNEL_10_STA_0) \
_op_(APBDMACHAN_CHANNEL_10_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_10_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_10_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_10_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_10_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_10_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_10_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_11_CSR_0) \
_op_(APBDMACHAN_CHANNEL_11_STA_0) \
_op_(APBDMACHAN_CHANNEL_11_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_11_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_11_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_11_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_11_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_11_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_11_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_12_CSR_0) \
_op_(APBDMACHAN_CHANNEL_12_STA_0) \
_op_(APBDMACHAN_CHANNEL_12_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_12_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_12_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_12_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_12_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_12_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_12_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_13_CSR_0) \
_op_(APBDMACHAN_CHANNEL_13_STA_0) \
_op_(APBDMACHAN_CHANNEL_13_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_13_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_13_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_13_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_13_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_13_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_13_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_14_CSR_0) \
_op_(APBDMACHAN_CHANNEL_14_STA_0) \
_op_(APBDMACHAN_CHANNEL_14_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_14_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_14_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_14_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_14_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_14_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_14_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_15_CSR_0) \
_op_(APBDMACHAN_CHANNEL_15_STA_0) \
_op_(APBDMACHAN_CHANNEL_15_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_15_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_15_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_15_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_15_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_15_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_15_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_16_CSR_0) \
_op_(APBDMACHAN_CHANNEL_16_STA_0) \
_op_(APBDMACHAN_CHANNEL_16_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_16_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_16_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_16_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_16_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_16_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_16_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_17_CSR_0) \
_op_(APBDMACHAN_CHANNEL_17_STA_0) \
_op_(APBDMACHAN_CHANNEL_17_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_17_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_17_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_17_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_17_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_17_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_17_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_18_CSR_0) \
_op_(APBDMACHAN_CHANNEL_18_STA_0) \
_op_(APBDMACHAN_CHANNEL_18_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_18_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_18_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_18_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_18_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_18_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_18_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_19_CSR_0) \
_op_(APBDMACHAN_CHANNEL_19_STA_0) \
_op_(APBDMACHAN_CHANNEL_19_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_19_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_19_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_19_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_19_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_19_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_19_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_20_CSR_0) \
_op_(APBDMACHAN_CHANNEL_20_STA_0) \
_op_(APBDMACHAN_CHANNEL_20_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_20_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_20_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_20_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_20_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_20_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_20_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_21_CSR_0) \
_op_(APBDMACHAN_CHANNEL_21_STA_0) \
_op_(APBDMACHAN_CHANNEL_21_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_21_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_21_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_21_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_21_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_21_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_21_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_22_CSR_0) \
_op_(APBDMACHAN_CHANNEL_22_STA_0) \
_op_(APBDMACHAN_CHANNEL_22_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_22_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_22_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_22_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_22_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_22_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_22_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_23_CSR_0) \
_op_(APBDMACHAN_CHANNEL_23_STA_0) \
_op_(APBDMACHAN_CHANNEL_23_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_23_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_23_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_23_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_23_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_23_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_23_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_24_CSR_0) \
_op_(APBDMACHAN_CHANNEL_24_STA_0) \
_op_(APBDMACHAN_CHANNEL_24_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_24_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_24_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_24_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_24_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_24_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_24_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_25_CSR_0) \
_op_(APBDMACHAN_CHANNEL_25_STA_0) \
_op_(APBDMACHAN_CHANNEL_25_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_25_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_25_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_25_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_25_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_25_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_25_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_26_CSR_0) \
_op_(APBDMACHAN_CHANNEL_26_STA_0) \
_op_(APBDMACHAN_CHANNEL_26_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_26_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_26_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_26_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_26_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_26_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_26_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_27_CSR_0) \
_op_(APBDMACHAN_CHANNEL_27_STA_0) \
_op_(APBDMACHAN_CHANNEL_27_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_27_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_27_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_27_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_27_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_27_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_27_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_28_CSR_0) \
_op_(APBDMACHAN_CHANNEL_28_STA_0) \
_op_(APBDMACHAN_CHANNEL_28_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_28_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_28_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_28_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_28_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_28_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_28_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_29_CSR_0) \
_op_(APBDMACHAN_CHANNEL_29_STA_0) \
_op_(APBDMACHAN_CHANNEL_29_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_29_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_29_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_29_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_29_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_29_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_29_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_30_CSR_0) \
_op_(APBDMACHAN_CHANNEL_30_STA_0) \
_op_(APBDMACHAN_CHANNEL_30_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_30_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_30_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_30_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_30_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_30_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_30_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0) \
_op_(APBDMACHAN_CHANNEL_31_CSR_0) \
_op_(APBDMACHAN_CHANNEL_31_STA_0) \
_op_(APBDMACHAN_CHANNEL_31_DMA_BYTE_STA_0) \
_op_(APBDMACHAN_CHANNEL_31_CSRE_0) \
_op_(APBDMACHAN_CHANNEL_31_AHB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_31_AHB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_31_APB_PTR_0) \
_op_(APBDMACHAN_CHANNEL_31_APB_SEQ_0) \
_op_(APBDMACHAN_CHANNEL_31_WCOUNT_0) \
_op_(APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APBDMACHAN 0x00000000

//
// ARAPBDMACHAN REGISTER BANKS
//

#define APBDMACHAN0_FIRST_REG 0x0000 // APBDMACHAN_CHANNEL_0_CSR_0
#define APBDMACHAN0_LAST_REG 0x0024 // APBDMACHAN_CHANNEL_0_WORD_TRANSFER_0
#define APBDMACHAN1_FIRST_REG 0x0040 // APBDMACHAN_CHANNEL_1_CSR_0
#define APBDMACHAN1_LAST_REG 0x0064 // APBDMACHAN_CHANNEL_1_WORD_TRANSFER_0
#define APBDMACHAN2_FIRST_REG 0x0080 // APBDMACHAN_CHANNEL_2_CSR_0
#define APBDMACHAN2_LAST_REG 0x00a4 // APBDMACHAN_CHANNEL_2_WORD_TRANSFER_0
#define APBDMACHAN3_FIRST_REG 0x00c0 // APBDMACHAN_CHANNEL_3_CSR_0
#define APBDMACHAN3_LAST_REG 0x00e4 // APBDMACHAN_CHANNEL_3_WORD_TRANSFER_0
#define APBDMACHAN4_FIRST_REG 0x0100 // APBDMACHAN_CHANNEL_4_CSR_0
#define APBDMACHAN4_LAST_REG 0x0124 // APBDMACHAN_CHANNEL_4_WORD_TRANSFER_0
#define APBDMACHAN5_FIRST_REG 0x0140 // APBDMACHAN_CHANNEL_5_CSR_0
#define APBDMACHAN5_LAST_REG 0x0164 // APBDMACHAN_CHANNEL_5_WORD_TRANSFER_0
#define APBDMACHAN6_FIRST_REG 0x0180 // APBDMACHAN_CHANNEL_6_CSR_0
#define APBDMACHAN6_LAST_REG 0x01a4 // APBDMACHAN_CHANNEL_6_WORD_TRANSFER_0
#define APBDMACHAN7_FIRST_REG 0x01c0 // APBDMACHAN_CHANNEL_7_CSR_0
#define APBDMACHAN7_LAST_REG 0x01e4 // APBDMACHAN_CHANNEL_7_WORD_TRANSFER_0
#define APBDMACHAN8_FIRST_REG 0x0200 // APBDMACHAN_CHANNEL_8_CSR_0
#define APBDMACHAN8_LAST_REG 0x0224 // APBDMACHAN_CHANNEL_8_WORD_TRANSFER_0
#define APBDMACHAN9_FIRST_REG 0x0240 // APBDMACHAN_CHANNEL_9_CSR_0
#define APBDMACHAN9_LAST_REG 0x0264 // APBDMACHAN_CHANNEL_9_WORD_TRANSFER_0
#define APBDMACHAN10_FIRST_REG 0x0280 // APBDMACHAN_CHANNEL_10_CSR_0
#define APBDMACHAN10_LAST_REG 0x02a4 // APBDMACHAN_CHANNEL_10_WORD_TRANSFER_0
#define APBDMACHAN11_FIRST_REG 0x02c0 // APBDMACHAN_CHANNEL_11_CSR_0
#define APBDMACHAN11_LAST_REG 0x02e4 // APBDMACHAN_CHANNEL_11_WORD_TRANSFER_0
#define APBDMACHAN12_FIRST_REG 0x0300 // APBDMACHAN_CHANNEL_12_CSR_0
#define APBDMACHAN12_LAST_REG 0x0324 // APBDMACHAN_CHANNEL_12_WORD_TRANSFER_0
#define APBDMACHAN13_FIRST_REG 0x0340 // APBDMACHAN_CHANNEL_13_CSR_0
#define APBDMACHAN13_LAST_REG 0x0364 // APBDMACHAN_CHANNEL_13_WORD_TRANSFER_0
#define APBDMACHAN14_FIRST_REG 0x0380 // APBDMACHAN_CHANNEL_14_CSR_0
#define APBDMACHAN14_LAST_REG 0x03a4 // APBDMACHAN_CHANNEL_14_WORD_TRANSFER_0
#define APBDMACHAN15_FIRST_REG 0x03c0 // APBDMACHAN_CHANNEL_15_CSR_0
#define APBDMACHAN15_LAST_REG 0x03e4 // APBDMACHAN_CHANNEL_15_WORD_TRANSFER_0
#define APBDMACHAN16_FIRST_REG 0x0400 // APBDMACHAN_CHANNEL_16_CSR_0
#define APBDMACHAN16_LAST_REG 0x0424 // APBDMACHAN_CHANNEL_16_WORD_TRANSFER_0
#define APBDMACHAN17_FIRST_REG 0x0440 // APBDMACHAN_CHANNEL_17_CSR_0
#define APBDMACHAN17_LAST_REG 0x0464 // APBDMACHAN_CHANNEL_17_WORD_TRANSFER_0
#define APBDMACHAN18_FIRST_REG 0x0480 // APBDMACHAN_CHANNEL_18_CSR_0
#define APBDMACHAN18_LAST_REG 0x04a4 // APBDMACHAN_CHANNEL_18_WORD_TRANSFER_0
#define APBDMACHAN19_FIRST_REG 0x04c0 // APBDMACHAN_CHANNEL_19_CSR_0
#define APBDMACHAN19_LAST_REG 0x04e4 // APBDMACHAN_CHANNEL_19_WORD_TRANSFER_0
#define APBDMACHAN20_FIRST_REG 0x0500 // APBDMACHAN_CHANNEL_20_CSR_0
#define APBDMACHAN20_LAST_REG 0x0524 // APBDMACHAN_CHANNEL_20_WORD_TRANSFER_0
#define APBDMACHAN21_FIRST_REG 0x0540 // APBDMACHAN_CHANNEL_21_CSR_0
#define APBDMACHAN21_LAST_REG 0x0564 // APBDMACHAN_CHANNEL_21_WORD_TRANSFER_0
#define APBDMACHAN22_FIRST_REG 0x0580 // APBDMACHAN_CHANNEL_22_CSR_0
#define APBDMACHAN22_LAST_REG 0x05a4 // APBDMACHAN_CHANNEL_22_WORD_TRANSFER_0
#define APBDMACHAN23_FIRST_REG 0x05c0 // APBDMACHAN_CHANNEL_23_CSR_0
#define APBDMACHAN23_LAST_REG 0x05e4 // APBDMACHAN_CHANNEL_23_WORD_TRANSFER_0
#define APBDMACHAN24_FIRST_REG 0x0600 // APBDMACHAN_CHANNEL_24_CSR_0
#define APBDMACHAN24_LAST_REG 0x0624 // APBDMACHAN_CHANNEL_24_WORD_TRANSFER_0
#define APBDMACHAN25_FIRST_REG 0x0640 // APBDMACHAN_CHANNEL_25_CSR_0
#define APBDMACHAN25_LAST_REG 0x0664 // APBDMACHAN_CHANNEL_25_WORD_TRANSFER_0
#define APBDMACHAN26_FIRST_REG 0x0680 // APBDMACHAN_CHANNEL_26_CSR_0
#define APBDMACHAN26_LAST_REG 0x06a4 // APBDMACHAN_CHANNEL_26_WORD_TRANSFER_0
#define APBDMACHAN27_FIRST_REG 0x06c0 // APBDMACHAN_CHANNEL_27_CSR_0
#define APBDMACHAN27_LAST_REG 0x06e4 // APBDMACHAN_CHANNEL_27_WORD_TRANSFER_0
#define APBDMACHAN28_FIRST_REG 0x0700 // APBDMACHAN_CHANNEL_28_CSR_0
#define APBDMACHAN28_LAST_REG 0x0724 // APBDMACHAN_CHANNEL_28_WORD_TRANSFER_0
#define APBDMACHAN29_FIRST_REG 0x0740 // APBDMACHAN_CHANNEL_29_CSR_0
#define APBDMACHAN29_LAST_REG 0x0764 // APBDMACHAN_CHANNEL_29_WORD_TRANSFER_0
#define APBDMACHAN30_FIRST_REG 0x0780 // APBDMACHAN_CHANNEL_30_CSR_0
#define APBDMACHAN30_LAST_REG 0x07a4 // APBDMACHAN_CHANNEL_30_WORD_TRANSFER_0
#define APBDMACHAN31_FIRST_REG 0x07c0 // APBDMACHAN_CHANNEL_31_CSR_0
#define APBDMACHAN31_LAST_REG 0x07e4 // APBDMACHAN_CHANNEL_31_WORD_TRANSFER_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPBDMACHAN_H_INC_
