{
  "module_name": "dcn32_init.c",
  "hash_id": "9422ac437d0fccd45a815cdf6c87a934bfefa262435fc54f21698ef649b11cac",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_init.c",
  "human_readable_source": " \n\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn10/dcn10_hw_sequencer.h\"\n#include \"dcn20/dcn20_hwseq.h\"\n#include \"dcn21/dcn21_hwseq.h\"\n#include \"dcn30/dcn30_hwseq.h\"\n#include \"dcn31/dcn31_hwseq.h\"\n#include \"dcn32_hwseq.h\"\n#include \"dcn32_init.h\"\n\nstatic const struct hw_sequencer_funcs dcn32_funcs = {\n\t.program_gamut_remap = dcn10_program_gamut_remap,\n\t.init_hw = dcn32_init_hw,\n\t.apply_ctx_to_hw = dce110_apply_ctx_to_hw,\n\t.apply_ctx_for_surface = NULL,\n\t.program_front_end_for_ctx = dcn20_program_front_end_for_ctx,\n\t.wait_for_pending_cleared = dcn10_wait_for_pending_cleared,\n\t.post_unlock_program_front_end = dcn20_post_unlock_program_front_end,\n\t.update_plane_addr = dcn20_update_plane_addr,\n\t.update_dchub = dcn10_update_dchub,\n\t.update_pending_status = dcn10_update_pending_status,\n\t.program_output_csc = dcn20_program_output_csc,\n\t.enable_accelerated_mode = dce110_enable_accelerated_mode,\n\t.enable_timing_synchronization = dcn10_enable_timing_synchronization,\n\t.enable_per_frame_crtc_position_reset = dcn10_enable_per_frame_crtc_position_reset,\n\t.update_info_frame = dcn31_update_info_frame,\n\t.send_immediate_sdp_message = dcn10_send_immediate_sdp_message,\n\t.enable_stream = dcn20_enable_stream,\n\t.disable_stream = dce110_disable_stream,\n\t.unblank_stream = dcn32_unblank_stream,\n\t.blank_stream = dce110_blank_stream,\n\t.enable_audio_stream = dce110_enable_audio_stream,\n\t.disable_audio_stream = dce110_disable_audio_stream,\n\t.disable_plane = dcn20_disable_plane,\n\t.disable_pixel_data = dcn20_disable_pixel_data,\n\t.pipe_control_lock = dcn20_pipe_control_lock,\n\t.interdependent_update_lock = dcn10_lock_all_pipes,\n\t.cursor_lock = dcn10_cursor_lock,\n\t.prepare_bandwidth = dcn30_prepare_bandwidth,\n\t.optimize_bandwidth = dcn20_optimize_bandwidth,\n\t.update_bandwidth = dcn20_update_bandwidth,\n\t.set_drr = dcn10_set_drr,\n\t.get_position = dcn10_get_position,\n\t.set_static_screen_control = dcn30_set_static_screen_control,\n\t.setup_stereo = dcn10_setup_stereo,\n\t.set_avmute = dcn30_set_avmute,\n\t.log_hw_state = dcn10_log_hw_state,\n\t.get_hw_state = dcn10_get_hw_state,\n\t.clear_status_bits = dcn10_clear_status_bits,\n\t.wait_for_mpcc_disconnect = dcn10_wait_for_mpcc_disconnect,\n\t.edp_backlight_control = dce110_edp_backlight_control,\n\t.edp_power_control = dce110_edp_power_control,\n\t.edp_wait_for_hpd_ready = dce110_edp_wait_for_hpd_ready,\n\t.edp_wait_for_T12 = dce110_edp_wait_for_T12,\n\t.set_cursor_position = dcn10_set_cursor_position,\n\t.set_cursor_attribute = dcn10_set_cursor_attribute,\n\t.set_cursor_sdr_white_level = dcn10_set_cursor_sdr_white_level,\n\t.setup_periodic_interrupt = dcn10_setup_periodic_interrupt,\n\t.set_clock = dcn10_set_clock,\n\t.get_clock = dcn10_get_clock,\n\t.program_triplebuffer = dcn20_program_triple_buffer,\n\t.enable_writeback = dcn30_enable_writeback,\n\t.disable_writeback = dcn30_disable_writeback,\n\t.update_writeback = dcn30_update_writeback,\n\t.mmhubbub_warmup = dcn30_mmhubbub_warmup,\n\t.dmdata_status_done = dcn20_dmdata_status_done,\n\t.program_dmdata_engine = dcn30_program_dmdata_engine,\n\t.set_dmdata_attributes = dcn20_set_dmdata_attributes,\n\t.init_sys_ctx = dcn20_init_sys_ctx,\n\t.init_vm_ctx = dcn20_init_vm_ctx,\n\t.set_flip_control_gsl = dcn20_set_flip_control_gsl,\n\t.get_vupdate_offset_from_vsync = dcn10_get_vupdate_offset_from_vsync,\n\t.calc_vupdate_position = dcn10_calc_vupdate_position,\n\t.apply_idle_power_optimizations = dcn32_apply_idle_power_optimizations,\n\t.does_plane_fit_in_mall = NULL,\n\t.set_backlight_level = dcn21_set_backlight_level,\n\t.set_abm_immediate_disable = dcn21_set_abm_immediate_disable,\n\t.hardware_release = dcn30_hardware_release,\n\t.set_pipe = dcn21_set_pipe,\n\t.enable_lvds_link_output = dce110_enable_lvds_link_output,\n\t.enable_tmds_link_output = dce110_enable_tmds_link_output,\n\t.enable_dp_link_output = dce110_enable_dp_link_output,\n\t.disable_link_output = dcn32_disable_link_output,\n\t.set_disp_pattern_generator = dcn30_set_disp_pattern_generator,\n\t.get_dcc_en_bits = dcn10_get_dcc_en_bits,\n\t.commit_subvp_config = dcn32_commit_subvp_config,\n\t.enable_phantom_streams = dcn32_enable_phantom_streams,\n\t.subvp_pipe_control_lock = dcn32_subvp_pipe_control_lock,\n\t.update_visual_confirm_color = dcn10_update_visual_confirm_color,\n\t.subvp_pipe_control_lock_fast = dcn32_subvp_pipe_control_lock_fast,\n\t.update_phantom_vp_position = dcn32_update_phantom_vp_position,\n\t.update_dsc_pg = dcn32_update_dsc_pg,\n\t.apply_update_flags_for_phantom = dcn32_apply_update_flags_for_phantom,\n\t.blank_phantom = dcn32_blank_phantom,\n\t.is_pipe_topology_transition_seamless = dcn32_is_pipe_topology_transition_seamless,\n};\n\nstatic const struct hwseq_private_funcs dcn32_private_funcs = {\n\t.init_pipes = dcn10_init_pipes,\n\t.update_plane_addr = dcn20_update_plane_addr,\n\t.plane_atomic_disconnect = dcn10_plane_atomic_disconnect,\n\t.update_mpcc = dcn20_update_mpcc,\n\t.set_input_transfer_func = dcn32_set_input_transfer_func,\n\t.set_output_transfer_func = dcn32_set_output_transfer_func,\n\t.power_down = dce110_power_down,\n\t.enable_display_power_gating = dcn10_dummy_display_power_gating,\n\t.blank_pixel_data = dcn20_blank_pixel_data,\n\t.reset_hw_ctx_wrap = dcn20_reset_hw_ctx_wrap,\n\t.enable_stream_timing = dcn20_enable_stream_timing,\n\t.edp_backlight_control = dce110_edp_backlight_control,\n\t.disable_stream_gating = dcn20_disable_stream_gating,\n\t.enable_stream_gating = dcn20_enable_stream_gating,\n\t.setup_vupdate_interrupt = dcn20_setup_vupdate_interrupt,\n\t.did_underflow_occur = dcn10_did_underflow_occur,\n\t.init_blank = dcn32_init_blank,\n\t.disable_vga = dcn20_disable_vga,\n\t.bios_golden_init = dcn10_bios_golden_init,\n\t.plane_atomic_disable = dcn20_plane_atomic_disable,\n\t.plane_atomic_power_down = dcn10_plane_atomic_power_down,\n\t.enable_power_gating_plane = dcn32_enable_power_gating_plane,\n\t.hubp_pg_control = dcn32_hubp_pg_control,\n\t.program_all_writeback_pipes_in_tree = dcn30_program_all_writeback_pipes_in_tree,\n\t.update_odm = dcn32_update_odm,\n\t.dsc_pg_control = dcn32_dsc_pg_control,\n\t.dsc_pg_status = dcn32_dsc_pg_status,\n\t.set_hdr_multiplier = dcn10_set_hdr_multiplier,\n\t.verify_allow_pstate_change_high = dcn10_verify_allow_pstate_change_high,\n\t.wait_for_blank_complete = dcn20_wait_for_blank_complete,\n\t.dccg_init = dcn20_dccg_init,\n\t.set_mcm_luts = dcn32_set_mcm_luts,\n\t.program_mall_pipe_config = dcn32_program_mall_pipe_config,\n\t.update_force_pstate = dcn32_update_force_pstate,\n\t.update_mall_sel = dcn32_update_mall_sel,\n\t.calculate_dccg_k1_k2_values = dcn32_calculate_dccg_k1_k2_values,\n\t.set_pixels_per_cycle = dcn32_set_pixels_per_cycle,\n\t.resync_fifo_dccg_dio = dcn32_resync_fifo_dccg_dio,\n\t.is_dp_dig_pixel_rate_div_policy = dcn32_is_dp_dig_pixel_rate_div_policy,\n};\n\nvoid dcn32_hw_sequencer_init_functions(struct dc *dc)\n{\n\tdc->hwss = dcn32_funcs;\n\tdc->hwseq->funcs = dcn32_private_funcs;\n\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}