pragma Style_Checks (Off);

--  This spec has been automatically generated from STM32H723.svd


with A0B.Types.SVD;
with System;

package A0B.STM32H723.SVD.FMC is
   pragma Preelaborate;
   pragma No_Elaboration_Code_All;

   ---------------
   -- Registers --
   ---------------

   subtype BCR_MTYP_Field is A0B.Types.SVD.UInt2;
   subtype BCR_MWID_Field is A0B.Types.SVD.UInt2;
   subtype BCR_CPSIZE_Field is A0B.Types.SVD.UInt3;
   subtype BCR_BMAP_Field is A0B.Types.SVD.UInt2;

   --  This register contains the control information of each memory bank, used
   --  for SRAMs, PSRAM and NOR Flash memories.
   type BCR_Register is record
      --  Memory bank enable bit This bit enables the memory bank. After reset
      --  Bank1 is enabled, all others are disabled. Accessing a disabled bank
      --  causes an ERROR on AXI bus.
      MBKEN          : Boolean := True;
      --  Address/data multiplexing enable bit When this bit is set, the
      --  address and data values are multiplexed on the data bus, valid only
      --  with NOR and PSRAM memories:
      MUXEN          : Boolean := True;
      --  Memory type These bits define the type of external memory attached to
      --  the corresponding memory bank:
      MTYP           : BCR_MTYP_Field := 16#2#;
      --  Memory data bus width Defines the external memory device width, valid
      --  for all type of memories.
      MWID           : BCR_MWID_Field := 16#1#;
      --  Flash access enable This bit enables NOR Flash memory access
      --  operations.
      FACCEN         : Boolean := True;
      --  unspecified
      Reserved_7_7   : A0B.Types.SVD.Bit := 16#1#;
      --  Burst enable bit This bit enables/disables synchronous accesses
      --  during read operations. It is valid only for synchronous memories
      --  operating in Burst mode:
      BURSTEN        : Boolean := False;
      --  Wait signal polarity bit This bit defines the polarity of the wait
      --  signal from memory used for either in synchronous or asynchronous
      --  mode:
      WAITPOL        : Boolean := False;
      --  unspecified
      Reserved_10_10 : A0B.Types.SVD.Bit := 16#0#;
      --  Wait timing configuration The NWAIT signal indicates whether the data
      --  from the memory are valid or if a wait state must be inserted when
      --  accessing the memory in synchronous mode. This configuration bit
      --  determines if NWAIT is asserted by the memory one clock cycle before
      --  the wait state or during the wait state:
      WAITCFG        : Boolean := False;
      --  Write enable bit This bit indicates whether write operations are
      --  enabled/disabled in the bank by the FMC:
      WREN           : Boolean := True;
      --  Wait enable bit This bit enables/disables wait-state insertion via
      --  the NWAIT signal when accessing the memory in synchronous mode.
      WAITEN         : Boolean := True;
      --  Extended mode enable. This bit enables the FMC to program the write
      --  timings for asynchronous accesses inside the FMC_BWTR register, thus
      --  resulting in different timings for read and write operations. Note:
      --  When the extended mode is disabled, the FMC can operate in Mode1 or
      --  Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM
      --  memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default
      --  mode when the NOR memory type is selected (MTYP = 0x10).
      EXTMOD         : Boolean := False;
      --  Wait signal during asynchronous transfers This bit enables/disables
      --  the FMC to use the wait signal even during an asynchronous protocol.
      ASYNCWAIT      : Boolean := False;
      --  CRAM Page Size These are used for Cellular RAM 1.5 which does not
      --  allow burst access to cross the address boundaries between pages.
      --  When these bits are configured, the FMC controller splits
      --  automatically the burst access when the memory page size is reached
      --  (refer to memory datasheet for page size). Other configuration:
      --  reserved.
      CPSIZE         : BCR_CPSIZE_Field := 16#0#;
      --  Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit
      --  enables synchronous accesses during write operations. The enable bit
      --  for synchronous read accesses is the BURSTEN bit in the FMC_BCRx
      --  register.
      CBURSTRW       : Boolean := False;
      --  Continuous Clock Enable This bit enables the FMC_CLK clock output to
      --  external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4
      --  registers is dont care. It is only enabled through the FMC_BCR1
      --  register. Bank 1 must be configured in synchronous mode to generate
      --  the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock
      --  ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV
      --  in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN
      --  bit is set, the synchronous memories connected to other banks than
      --  Bank 1 are clocked by the same clock (the CLKDIV value in the
      --  FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no
      --  effect.)
      CCLKEN         : Boolean := False;
      --  Write FIFO Disable This bit disables the Write FIFO used by the FMC
      --  controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont
      --  care. It is only enabled through the FMC_BCR1 register.
      WFDIS          : Boolean := False;
      --  unspecified
      Reserved_22_23 : A0B.Types.SVD.UInt2 := 16#0#;
      --  FMC bank mapping These bits allows different to remap SDRAM bank2 or
      --  swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:
      --  The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only
      --  enabled through the FMC_BCR1 register.
      BMAP           : BCR_BMAP_Field := 16#0#;
      --  unspecified
      Reserved_26_30 : A0B.Types.SVD.UInt5 := 16#0#;
      --  FMC controller Enable This bit enables/disables the FMC controller.
      --  Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is
      --  only enabled through the FMC_BCR1 register.
      FMCEN          : Boolean := False;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BCR_Register use record
      MBKEN          at 0 range 0 .. 0;
      MUXEN          at 0 range 1 .. 1;
      MTYP           at 0 range 2 .. 3;
      MWID           at 0 range 4 .. 5;
      FACCEN         at 0 range 6 .. 6;
      Reserved_7_7   at 0 range 7 .. 7;
      BURSTEN        at 0 range 8 .. 8;
      WAITPOL        at 0 range 9 .. 9;
      Reserved_10_10 at 0 range 10 .. 10;
      WAITCFG        at 0 range 11 .. 11;
      WREN           at 0 range 12 .. 12;
      WAITEN         at 0 range 13 .. 13;
      EXTMOD         at 0 range 14 .. 14;
      ASYNCWAIT      at 0 range 15 .. 15;
      CPSIZE         at 0 range 16 .. 18;
      CBURSTRW       at 0 range 19 .. 19;
      CCLKEN         at 0 range 20 .. 20;
      WFDIS          at 0 range 21 .. 21;
      Reserved_22_23 at 0 range 22 .. 23;
      BMAP           at 0 range 24 .. 25;
      Reserved_26_30 at 0 range 26 .. 30;
      FMCEN          at 0 range 31 .. 31;
   end record;

   subtype BTR_ADDSET_Field is A0B.Types.SVD.UInt4;
   subtype BTR_ADDHLD_Field is A0B.Types.SVD.UInt4;
   subtype BTR_DATAST_Field is A0B.Types.SVD.Byte;
   subtype BTR_BUSTURN_Field is A0B.Types.SVD.UInt4;
   subtype BTR_CLKDIV_Field is A0B.Types.SVD.UInt4;
   subtype BTR_DATLAT_Field is A0B.Types.SVD.UInt4;
   subtype BTR_ACCMOD_Field is A0B.Types.SVD.UInt2;

   --  This register contains the control information of each memory bank, used
   --  for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the
   --  FMC_BCRx register, then this register is partitioned for write and read
   --  access, that is, 2 registers are available: one to configure read
   --  accesses (this register) and one to configure write accesses (FMC_BWTRx
   --  registers).
   type BTR_Register is record
      --  Address setup phase duration These bits are written by software to
      --  define the duration of the address setup phase (refer to Figure81 to
      --  Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each
      --  access mode address setup phase duration, please refer to the
      --  respective figure (refer to Figure81 to Figure93). Note: In
      --  synchronous accesses, this value is dont care. In Muxed mode or Mode
      --  D, the minimum value for ADDSET is 1.
      ADDSET         : BTR_ADDSET_Field := 16#F#;
      --  Address-hold phase duration These bits are written by software to
      --  define the duration of the address hold phase (refer to Figure81 to
      --  Figure93), used in mode D or multiplexed accesses: For each access
      --  mode address-hold phase duration, please refer to the respective
      --  figure (Figure81 to Figure93). Note: In synchronous accesses, this
      --  value is not used, the address hold phase is always 1 memory clock
      --  period duration.
      ADDHLD         : BTR_ADDHLD_Field := 16#F#;
      --  Data-phase duration These bits are written by software to define the
      --  duration of the data phase (refer to Figure81 to Figure93), used in
      --  asynchronous accesses: For each memory type and access mode
      --  data-phase duration, please refer to the respective figure (Figure81
      --  to Figure93). Example: Mode1, write access, DATAST=1: Data-phase
      --  duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous
      --  accesses, this value is dont care.
      DATAST         : BTR_DATAST_Field := 16#FF#;
      --  Bus turnaround phase duration These bits are written by software to
      --  add a delay at the end of a write-to-read or read-to write
      --  transaction. The programmed bus turnaround delay is inserted between
      --  an asynchronous read (in muxed or mode D) or write transaction and
      --  any other asynchronous /synchronous read/write from/to a static bank.
      --  If a read operation is performed, the bank can be the same or a
      --  different one, whereas it must be different in case of write
      --  operation to the bank, except in muxed mode or mode D. In some cases,
      --  whatever the programmed BUSTRUN values, the bus turnaround delay is
      --  fixed as follows: The bus turnaround delay is not inserted between
      --  two consecutive asynchronous write transfers to the same static
      --  memory bank except in muxed mode and mode D. There is a bus
      --  turnaround delay of 1 FMC clock cycle between: Two consecutive
      --  asynchronous read transfers to the same static memory bank except for
      --  modes muxed and D. An asynchronous read to an asynchronous or
      --  synchronous write to any static bank or dynamic bank except in modes
      --  muxed and D mode. There is a bus turnaround delay of 2 FMC clock
      --  cycle between: Two consecutive synchronous write operations (in Burst
      --  or Single mode) to the same bank. A synchronous write (burst or
      --  single) access and an asynchronous write or read transfer to or from
      --  static memory bank (the bank can be the same or a different one in
      --  case of a read operation. Two consecutive synchronous read operations
      --  (in Burst or Single mode) followed by any synchronous/asynchronous
      --  read or write from/to another static memory bank. There is a bus
      --  turnaround delay of 3 FMC clock cycle between: Two consecutive
      --  synchronous write operations (in Burst or Single mode) to different
      --  static banks. A synchronous write access (in Burst or Single mode)
      --  and a synchronous read from the same or a different bank. The bus
      --  turnaround delay allows to match the minimum time between consecutive
      --  transactions (tEHEL from NEx high to NEx low) and the maximum time
      --  required by the memory to free the data bus after a read access
      --  (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin and (BUSTRUN +
      --  2)KCK_FMC period &#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC
      --  period &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126. ...
      BUSTURN        : BTR_BUSTURN_Field := 16#F#;
      --  Clock divide ratio (for FMC_CLK signal) These bits define the period
      --  of FMC_CLK clock output signal, expressed in number of KCK_FMC
      --  cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value
      --  is dont care. Note: Refer to Section20.6.5: Synchronous transactions
      --  for FMC_CLK divider ratio formula)
      CLKDIV         : BTR_CLKDIV_Field := 16#F#;
      --  Data latency for synchronous memory For synchronous access with read
      --  write burst mode enabled these bits define the number of memory clock
      --  cycles
      DATLAT         : BTR_DATLAT_Field := 16#F#;
      --  Access mode These bits specify the asynchronous access modes as shown
      --  in the timing diagrams. They are taken into account only when the
      --  EXTMOD bit in the FMC_BCRx register is 1.
      ACCMOD         : BTR_ACCMOD_Field := 16#0#;
      --  unspecified
      Reserved_30_31 : A0B.Types.SVD.UInt2 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BTR_Register use record
      ADDSET         at 0 range 0 .. 3;
      ADDHLD         at 0 range 4 .. 7;
      DATAST         at 0 range 8 .. 15;
      BUSTURN        at 0 range 16 .. 19;
      CLKDIV         at 0 range 20 .. 23;
      DATLAT         at 0 range 24 .. 27;
      ACCMOD         at 0 range 28 .. 29;
      Reserved_30_31 at 0 range 30 .. 31;
   end record;

   subtype PCR_PWID_Field is A0B.Types.SVD.UInt2;
   subtype PCR_TCLR_Field is A0B.Types.SVD.UInt4;
   subtype PCR_TAR_Field is A0B.Types.SVD.UInt4;
   subtype PCR_ECCPS_Field is A0B.Types.SVD.UInt3;

   --  NAND Flash control registers
   type PCR_Register is record
      --  unspecified
      Reserved_0_0   : A0B.Types.SVD.Bit := 16#0#;
      --  Wait feature enable bit. This bit enables the Wait feature for the
      --  NAND Flash memory bank:
      PWAITEN        : Boolean := False;
      --  NAND Flash memory bank enable bit. This bit enables the memory bank.
      --  Accessing a disabled memory bank causes an ERROR on AXI bus
      PBKEN          : Boolean := False;
      --  unspecified
      Reserved_3_3   : A0B.Types.SVD.Bit := 16#1#;
      --  Data bus width. These bits define the external memory device width.
      PWID           : PCR_PWID_Field := 16#1#;
      --  ECC computation logic enable bit
      ECCEN          : Boolean := False;
      --  unspecified
      Reserved_7_8   : A0B.Types.SVD.UInt2 := 16#0#;
      --  CLE to RE delay. These bits set time from CLE low to RE low in number
      --  of KCK_FMC clock cycles. The time is give by the following formula:
      --  t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is the KCK_FMC clock
      --  period Note: Set is MEMSET or ATTSET according to the addressed
      --  space.
      TCLR           : PCR_TCLR_Field := 16#0#;
      --  ALE to RE delay. These bits set time from ALE low to RE low in number
      --  of KCK_FMC clock cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC
      --  where TKCK_FMC is the FMC clock period Note: Set is MEMSET or ATTSET
      --  according to the addressed space.
      TAR            : PCR_TAR_Field := 16#0#;
      --  ECC page size. These bits define the page size for the extended ECC:
      ECCPS          : PCR_ECCPS_Field := 16#0#;
      --  unspecified
      Reserved_20_31 : A0B.Types.SVD.UInt12 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PCR_Register use record
      Reserved_0_0   at 0 range 0 .. 0;
      PWAITEN        at 0 range 1 .. 1;
      PBKEN          at 0 range 2 .. 2;
      Reserved_3_3   at 0 range 3 .. 3;
      PWID           at 0 range 4 .. 5;
      ECCEN          at 0 range 6 .. 6;
      Reserved_7_8   at 0 range 7 .. 8;
      TCLR           at 0 range 9 .. 12;
      TAR            at 0 range 13 .. 16;
      ECCPS          at 0 range 17 .. 19;
      Reserved_20_31 at 0 range 20 .. 31;
   end record;

   --  This register contains information about the FIFO status and interrupt.
   --  The FMC features a FIFO that is used when writing to memories to
   --  transfer up to 16 words of data.This is used to quickly write to the
   --  FIFO and free the AXI bus for transactions to peripherals other than the
   --  FMC, while the FMC is draining its FIFO into the memory. One of these
   --  register bits indicates the status of the FIFO, for ECC purposes.The ECC
   --  is calculated while the data are written to the memory. To read the
   --  correct ECC, the software must consequently wait until the FIFO is
   --  empty.
   type SR_Register is record
      --  Interrupt rising edge status The flag is set by hardware and reset by
      --  software. Note: If this bit is written by software to 1 it will be
      --  set.
      IRS           : Boolean := False;
      --  Interrupt high-level status The flag is set by hardware and reset by
      --  software.
      ILS           : Boolean := False;
      --  Interrupt falling edge status The flag is set by hardware and reset
      --  by software. Note: If this bit is written by software to 1 it will be
      --  set.
      IFS           : Boolean := False;
      --  Interrupt rising edge detection enable bit
      IREN          : Boolean := False;
      --  Interrupt high-level detection enable bit
      ILEN          : Boolean := False;
      --  Interrupt falling edge detection enable bit
      IFEN          : Boolean := False;
      --  Read-only. FIFO empty. Read-only bit that provides the status of the
      --  FIFO
      FEMPT         : Boolean := True;
      --  unspecified
      Reserved_7_31 : A0B.Types.SVD.UInt25 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SR_Register use record
      IRS           at 0 range 0 .. 0;
      ILS           at 0 range 1 .. 1;
      IFS           at 0 range 2 .. 2;
      IREN          at 0 range 3 .. 3;
      ILEN          at 0 range 4 .. 4;
      IFEN          at 0 range 5 .. 5;
      FEMPT         at 0 range 6 .. 6;
      Reserved_7_31 at 0 range 7 .. 31;
   end record;

   subtype PMEM_MEMSET_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMWAIT_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMHOLD_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMHIZ_Field is A0B.Types.SVD.Byte;

   --  The FMC_PMEM read/write register contains the timing information for
   --  NAND Flash memory bank. This information is used to access either the
   --  common memory space of the NAND Flash for command, address write access
   --  and data read/write access.
   type PMEM_Register is record
      --  Common memory x setup time These bits define the number of KCK_FMC
      --  (+1) clock cycles to set up the address before the command assertion
      --  (NWE, NOE), for NAND Flash read or write access to common memory
      --  space:
      MEMSET  : PMEM_MEMSET_Field := 16#FC#;
      --  Common memory wait time These bits define the minimum number of
      --  KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND
      --  Flash read or write access to common memory space. The duration of
      --  command assertion is extended if the wait signal (NWAIT) is active
      --  (low) at the end of the programmed value of KCK_FMC:
      MEMWAIT : PMEM_MEMWAIT_Field := 16#FC#;
      --  Common memory hold time These bits define the number of KCK_FMC clock
      --  cycles for write accesses and KCK_FMC+1 clock cycles for read
      --  accesses during which the address is held (and data for write
      --  accesses) after the command is de-asserted (NWE, NOE), for NAND Flash
      --  read or write access to common memory space:
      MEMHOLD : PMEM_MEMHOLD_Field := 16#FC#;
      --  Common memory x data bus Hi-Z time These bits define the number of
      --  KCK_FMC clock cycles during which the data bus is kept Hi-Z after the
      --  start of a NAND Flash write access to common memory space. This is
      --  only valid for write transactions:
      MEMHIZ  : PMEM_MEMHIZ_Field := 16#FC#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PMEM_Register use record
      MEMSET  at 0 range 0 .. 7;
      MEMWAIT at 0 range 8 .. 15;
      MEMHOLD at 0 range 16 .. 23;
      MEMHIZ  at 0 range 24 .. 31;
   end record;

   subtype PATT_ATTSET_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTWAIT_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTHOLD_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTHIZ_Field is A0B.Types.SVD.Byte;

   --  The FMC_PATT read/write register contains the timing information for
   --  NAND Flash memory bank. It is used for 8-bit accesses to the attribute
   --  memory space of the NAND Flash for the last address write access if the
   --  timing must differ from that of previous accesses (for Ready/Busy
   --  management, refer to Section20.8.5: NAND Flash prewait feature).
   type PATT_Register is record
      --  Attribute memory setup time These bits define the number of KCK_FMC
      --  (+1) clock cycles to set up address before the command assertion
      --  (NWE, NOE), for NAND Flash read or write access to attribute memory
      --  space:
      ATTSET  : PATT_ATTSET_Field := 16#FC#;
      --  Attribute memory wait time These bits define the minimum number of x
      --  KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND
      --  Flash read or write access to attribute memory space. The duration
      --  for command assertion is extended if the wait signal (NWAIT) is
      --  active (low) at the end of the programmed value of KCK_FMC:
      ATTWAIT : PATT_ATTWAIT_Field := 16#FC#;
      --  Attribute memory hold time These bits define the number of KCK_FMC
      --  clock cycles during which the address is held (and data for write
      --  access) after the command de-assertion (NWE, NOE), for NAND Flash
      --  read or write access to attribute memory space:
      ATTHOLD : PATT_ATTHOLD_Field := 16#FC#;
      --  Attribute memory data bus Hi-Z time These bits define the number of
      --  KCK_FMC clock cycles during which the data bus is kept in Hi-Z after
      --  the start of a NAND Flash write access to attribute memory space on
      --  socket. Only valid for writ transaction:
      ATTHIZ  : PATT_ATTHIZ_Field := 16#FC#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PATT_Register use record
      ATTSET  at 0 range 0 .. 7;
      ATTWAIT at 0 range 8 .. 15;
      ATTHOLD at 0 range 16 .. 23;
      ATTHIZ  at 0 range 24 .. 31;
   end record;

   subtype BWTR_ADDSET_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_ADDHLD_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_DATAST_Field is A0B.Types.SVD.Byte;
   subtype BWTR_BUSTURN_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_ACCMOD_Field is A0B.Types.SVD.UInt2;

   --  This register contains the control information of each memory bank. It
   --  is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is
   --  set in the FMC_BCRx register, then this register is active for write
   --  access.
   type BWTR_Register is record
      --  Address setup phase duration. These bits are written by software to
      --  define the duration of the address setup phase in KCK_FMC cycles
      --  (refer to Figure81 to Figure93), used in asynchronous accesses: ...
      --  Note: In synchronous accesses, this value is not used, the address
      --  setup phase is always 1 Flash clock period duration. In muxed mode,
      --  the minimum ADDSET value is 1.
      ADDSET         : BWTR_ADDSET_Field := 16#F#;
      --  Address-hold phase duration. These bits are written by software to
      --  define the duration of the address hold phase (refer to Figure81 to
      --  Figure93), used in asynchronous multiplexed accesses: ... Note: In
      --  synchronous NOR Flash accesses, this value is not used, the address
      --  hold phase is always 1 Flash clock period duration.
      ADDHLD         : BWTR_ADDHLD_Field := 16#F#;
      --  Data-phase duration. These bits are written by software to define the
      --  duration of the data phase (refer to Figure81 to Figure93), used in
      --  asynchronous SRAM, PSRAM and NOR Flash memory accesses:
      DATAST         : BWTR_DATAST_Field := 16#FF#;
      --  Bus turnaround phase duration These bits are written by software to
      --  add a delay at the end of a write transaction to match the minimum
      --  time between consecutive transactions (tEHEL from ENx high to ENx
      --  low): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin. The programmed
      --  bus turnaround delay is inserted between a an asynchronous write
      --  transfer and any other asynchronous /synchronous read or write
      --  transfer to or from a static bank. If a read operation is performed,
      --  the bank can be the same or a different one, whereas it must be
      --  different in case of write operation to the bank, except in muxed
      --  mode or mode D. In some cases, whatever the programmed BUSTRUN
      --  values, the bus turnaround delay is fixed as follows: The bus
      --  turnaround delay is not inserted between two consecutive asynchronous
      --  write transfers to the same static memory bank except for muxed mode
      --  and mode D. There is a bus turnaround delay of 2 FMC clock cycle
      --  between: Two consecutive synchronous write operations (in Burst or
      --  Single mode) to the same bank A synchronous write transfer ((in Burst
      --  or Single mode) and an asynchronous write or read transfer to or from
      --  static memory bank. There is a bus turnaround delay of 3 FMC clock
      --  cycle between: Two consecutive synchronous write operations (in Burst
      --  or Single mode) to different static banks. A synchronous write
      --  transfer (in Burst or Single mode) and a synchronous read from the
      --  same or a different bank. ...
      BUSTURN        : BWTR_BUSTURN_Field := 16#F#;
      --  unspecified
      Reserved_20_27 : A0B.Types.SVD.Byte := 16#FF#;
      --  Access mode. These bits specify the asynchronous access modes as
      --  shown in the next timing diagrams.These bits are taken into account
      --  only when the EXTMOD bit in the FMC_BCRx register is 1.
      ACCMOD         : BWTR_ACCMOD_Field := 16#0#;
      --  unspecified
      Reserved_30_31 : A0B.Types.SVD.UInt2 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BWTR_Register use record
      ADDSET         at 0 range 0 .. 3;
      ADDHLD         at 0 range 4 .. 7;
      DATAST         at 0 range 8 .. 15;
      BUSTURN        at 0 range 16 .. 19;
      Reserved_20_27 at 0 range 20 .. 27;
      ACCMOD         at 0 range 28 .. 29;
      Reserved_30_31 at 0 range 30 .. 31;
   end record;

   subtype SDCR_NC_Field is A0B.Types.SVD.UInt2;
   subtype SDCR_NR_Field is A0B.Types.SVD.UInt2;
   subtype SDCR_MWID_Field is A0B.Types.SVD.UInt2;
   subtype SDCR_CAS_Field is A0B.Types.SVD.UInt2;
   subtype SDCR_SDCLK_Field is A0B.Types.SVD.UInt2;
   subtype SDCR_RPIPE_Field is A0B.Types.SVD.UInt2;

   --  This register contains the control parameters for each SDRAM memory bank
   type SDCR_Register is record
      --  Number of column address bits These bits define the number of bits of
      --  a column address.
      NC             : SDCR_NC_Field := 16#0#;
      --  Number of row address bits These bits define the number of bits of a
      --  row address.
      NR             : SDCR_NR_Field := 16#0#;
      --  Memory data bus width. These bits define the memory device width.
      MWID           : SDCR_MWID_Field := 16#1#;
      --  Number of internal banks This bit sets the number of internal banks.
      NB             : Boolean := True;
      --  CAS Latency This bits sets the SDRAM CAS latency in number of memory
      --  clock cycles
      CAS            : SDCR_CAS_Field := 16#1#;
      --  Write protection This bit enables write mode access to the SDRAM
      --  bank.
      WP             : Boolean := True;
      --  SDRAM clock configuration These bits define the SDRAM clock period
      --  for both SDRAM banks and allow disabling the clock before changing
      --  the frequency. In this case the SDRAM must be re-initialized. Note:
      --  The corresponding bits in the FMC_SDCR2 register is read only.
      SDCLK          : SDCR_SDCLK_Field := 16#0#;
      --  Burst read This bit enables burst read mode. The SDRAM controller
      --  anticipates the next read commands during the CAS latency and stores
      --  data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2
      --  register is read only.
      RBURST         : Boolean := False;
      --  Read pipe These bits define the delay, in KCK_FMC clock cycles, for
      --  reading data after CAS latency. Note: The corresponding bits in the
      --  FMC_SDCR2 register is read only.
      RPIPE          : SDCR_RPIPE_Field := 16#0#;
      --  unspecified
      Reserved_15_31 : A0B.Types.SVD.UInt17 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SDCR_Register use record
      NC             at 0 range 0 .. 1;
      NR             at 0 range 2 .. 3;
      MWID           at 0 range 4 .. 5;
      NB             at 0 range 6 .. 6;
      CAS            at 0 range 7 .. 8;
      WP             at 0 range 9 .. 9;
      SDCLK          at 0 range 10 .. 11;
      RBURST         at 0 range 12 .. 12;
      RPIPE          at 0 range 13 .. 14;
      Reserved_15_31 at 0 range 15 .. 31;
   end record;

   subtype SDTR_TMRD_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TXSR_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TRAS_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TRC_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TWR_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TRP_Field is A0B.Types.SVD.UInt4;
   subtype SDTR_TRCD_Field is A0B.Types.SVD.UInt4;

   --  This register contains the timing parameters of each SDRAM bank
   type SDTR_Register is record
      --  Load Mode Register to Active These bits define the delay between a
      --  Load Mode Register command and an Active or Refresh command in number
      --  of memory clock cycles. ....
      TMRD           : SDTR_TMRD_Field := 16#F#;
      --  Exit Self-refresh delay These bits define the delay from releasing
      --  the Self-refresh command to issuing the Activate command in number of
      --  memory clock cycles. .... Note: If two SDRAM devices are used, the
      --  FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing
      --  corresponding to the slowest SDRAM device.
      TXSR           : SDTR_TXSR_Field := 16#F#;
      --  Self refresh time These bits define the minimum Self-refresh period
      --  in number of memory clock cycles. ....
      TRAS           : SDTR_TRAS_Field := 16#F#;
      --  Row cycle delay These bits define the delay between the Refresh
      --  command and the Activate command, as well as the delay between two
      --  consecutive Refresh commands. It is expressed in number of memory
      --  clock cycles. The TRC timing is only configured in the FMC_SDTR1
      --  register. If two SDRAM devices are used, the TRC must be programmed
      --  with the timings of the slowest device. .... Note: TRC must match the
      --  TRC and TRFC (Auto Refresh period) timings defined in the SDRAM
      --  device datasheet. Note: The corresponding bits in the FMC_SDTR2
      --  register are dont care.
      TRC            : SDTR_TRC_Field := 16#F#;
      --  Recovery delay These bits define the delay between a Write and a
      --  Precharge command in number of memory clock cycles. .... Note: TWR
      --  must be programmed to match the write recovery time (tWR) defined in
      --  the SDRAM datasheet, and to guarantee that: TWR &#8805; TRAS - TRCD
      --  and TWR &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2
      --  cycles. So, TWR &gt;= 2 cycles. TWR must be programmed to 0x1. If two
      --  SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be
      --  programmed with the same TWR timing corresponding to the slowest
      --  SDRAM device.
      TWR            : SDTR_TWR_Field := 16#F#;
      --  Row precharge delay These bits define the delay between a Precharge
      --  command and another command in number of memory clock cycles. The TRP
      --  timing is only configured in the FMC_SDTR1 register. If two SDRAM
      --  devices are used, the TRP must be programmed with the timing of the
      --  slowest device. .... Note: The corresponding bits in the FMC_SDTR2
      --  register are dont care.
      TRP            : SDTR_TRP_Field := 16#F#;
      --  Row to column delay These bits define the delay between the Activate
      --  command and a Read/Write command in number of memory clock cycles.
      --  ....
      TRCD           : SDTR_TRCD_Field := 16#F#;
      --  unspecified
      Reserved_28_31 : A0B.Types.SVD.UInt4 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SDTR_Register use record
      TMRD           at 0 range 0 .. 3;
      TXSR           at 0 range 4 .. 7;
      TRAS           at 0 range 8 .. 11;
      TRC            at 0 range 12 .. 15;
      TWR            at 0 range 16 .. 19;
      TRP            at 0 range 20 .. 23;
      TRCD           at 0 range 24 .. 27;
      Reserved_28_31 at 0 range 28 .. 31;
   end record;

   subtype SDCMR_MODE_Field is A0B.Types.SVD.UInt3;
   subtype SDCMR_NRFS_Field is A0B.Types.SVD.UInt4;
   subtype SDCMR_MRD_Field is A0B.Types.SVD.UInt14;

   --  This register contains the command issued when the SDRAM device is
   --  accessed. This register is used to initialize the SDRAM device, and to
   --  activate the Self-refresh and the Power-down modes. As soon as the MODE
   --  field is written, the command will be issued only to one or to both
   --  SDRAM banks according to CTB1 and CTB2 command bits. This register is
   --  the same for both SDRAM banks.
   type SDCMR_Register is record
      --  Command mode These bits define the command issued to the SDRAM
      --  device. Note: When a command is issued, at least one Command Target
      --  Bank bit ( CTB1 or CTB2) must be set otherwise the command will be
      --  ignored. Note: If two SDRAM banks are used, the Auto-refresh and PALL
      --  command must be issued simultaneously to the two devices with CTB1
      --  and CTB2 bits set otherwise the command will be ignored. Note: If
      --  only one SDRAM bank is used and a command is issued with its
      --  associated CTB bit set, the other CTB bit of the unused bank must be
      --  kept to 0.
      MODE           : SDCMR_MODE_Field := 16#0#;
      --  Command Target Bank 2 This bit indicates whether the command will be
      --  issued to SDRAM Bank 2 or not.
      CTB2           : Boolean := False;
      --  Command Target Bank 1 This bit indicates whether the command will be
      --  issued to SDRAM Bank 1 or not.
      CTB1           : Boolean := False;
      --  Number of Auto-refresh These bits define the number of consecutive
      --  Auto-refresh commands issued when MODE = 011. ....
      NRFS           : SDCMR_NRFS_Field := 16#0#;
      --  Mode Register definition This 14-bit field defines the SDRAM Mode
      --  Register content. The Mode Register is programmed using the Load Mode
      --  Register command. The MRD[13:0] bits are also used to program the
      --  extended mode register for mobile SDRAM.
      MRD            : SDCMR_MRD_Field := 16#0#;
      --  unspecified
      Reserved_23_31 : A0B.Types.SVD.UInt9 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SDCMR_Register use record
      MODE           at 0 range 0 .. 2;
      CTB2           at 0 range 3 .. 3;
      CTB1           at 0 range 4 .. 4;
      NRFS           at 0 range 5 .. 8;
      MRD            at 0 range 9 .. 22;
      Reserved_23_31 at 0 range 23 .. 31;
   end record;

   subtype SDRTR_COUNT_Field is A0B.Types.SVD.UInt13;

   --  This register sets the refresh rate in number of SDCLK clock cycles
   --  between the refresh cycles by configuring the Refresh Timer Count
   --  value.Examplewhere 64 ms is the SDRAM refresh period.The refresh rate
   --  must be increased by 20 SDRAM clock cycles (as in the above example) to
   --  obtain a safe margin if an internal refresh request occurs when a read
   --  request has been accepted. It corresponds to a COUNT value of
   --  0000111000000 (448). This 13-bit field is loaded into a timer which is
   --  decremented using the SDRAM clock. This timer generates a refresh pulse
   --  when zero is reached. The COUNT value must be set at least to 41 SDRAM
   --  clock cycles.As soon as the FMC_SDRTR register is programmed, the timer
   --  starts counting. If the value programmed in the register is 0, no
   --  refresh is carried out. This register must not be reprogrammed after the
   --  initialization procedure to avoid modifying the refresh rate.Each time a
   --  refresh pulse is generated, this 13-bit COUNT field is reloaded into the
   --  counter.If a memory access is in progress, the Auto-refresh request is
   --  delayed. However, if the memory access and Auto-refresh requests are
   --  generated simultaneously, the Auto-refresh takes precedence. If the
   --  memory access occurs during a refresh operation, the request is buffered
   --  to be processed when the refresh is complete.This register is common to
   --  SDRAM bank 1 and bank 2.
   type SDRTR_Register is record
      --  Write-only. Clear Refresh error flag This bit is used to clear the
      --  Refresh Error Flag (RE) in the Status Register.
      CRE            : Boolean := False;
      --  Refresh Timer Count This 13-bit field defines the refresh rate of the
      --  SDRAM device. It is expressed in number of memory clock cycles. It
      --  must be set at least to 41 SDRAM clock cycles (0x29). Refresh rate =
      --  (COUNT + 1) x SDRAM frequency clock COUNT = (SDRAM refresh period /
      --  Number of rows) - 20
      COUNT          : SDRTR_COUNT_Field := 16#0#;
      --  RES Interrupt Enable
      REIE           : Boolean := False;
      --  unspecified
      Reserved_15_31 : A0B.Types.SVD.UInt17 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SDRTR_Register use record
      CRE            at 0 range 0 .. 0;
      COUNT          at 0 range 1 .. 13;
      REIE           at 0 range 14 .. 14;
      Reserved_15_31 at 0 range 15 .. 31;
   end record;

   --  SDSR_MODES array element
   subtype SDSR_MODES_Element is A0B.Types.SVD.UInt2;

   --  SDSR_MODES array
   type SDSR_MODES_Field_Array is array (1 .. 2) of SDSR_MODES_Element
     with Component_Size => 2, Size => 4;

   --  Type definition for SDSR_MODES
   type SDSR_MODES_Field
     (As_Array : Boolean := False)
   is record
      case As_Array is
         when False =>
            --  MODES as a value
            Val : A0B.Types.SVD.UInt4;
         when True =>
            --  MODES as an array
            Arr : SDSR_MODES_Field_Array;
      end case;
   end record
     with Unchecked_Union, Size => 4;

   for SDSR_MODES_Field use record
      Val at 0 range 0 .. 3;
      Arr at 0 range 0 .. 3;
   end record;

   --  SDRAM Status register
   type SDSR_Register is record
      --  Read-only. Refresh error flag An interrupt is generated if REIE = 1
      --  and RE = 1
      RE            : Boolean;
      --  Read-only. Status Mode for Bank 1 These bits define the Status Mode
      --  of SDRAM Bank 1.
      MODES         : SDSR_MODES_Field;
      --  unspecified
      Reserved_5_31 : A0B.Types.SVD.UInt27;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SDSR_Register use record
      RE            at 0 range 0 .. 0;
      MODES         at 0 range 1 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   -----------------
   -- Peripherals --
   -----------------

   --  FMC
   type FMC_Peripheral is record
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.
      BCR1  : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR1);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set
      --  in the FMC_BCRx register, then this register is partitioned for write
      --  and read access, that is, 2 registers are available: one to configure
      --  read accesses (this register) and one to configure write accesses
      --  (FMC_BWTRx registers).
      BTR1  : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR1);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.
      BCR2  : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR2);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set
      --  in the FMC_BCRx register, then this register is partitioned for write
      --  and read access, that is, 2 registers are available: one to configure
      --  read accesses (this register) and one to configure write accesses
      --  (FMC_BWTRx registers).
      BTR2  : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR2);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.
      BCR3  : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR3);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set
      --  in the FMC_BCRx register, then this register is partitioned for write
      --  and read access, that is, 2 registers are available: one to configure
      --  read accesses (this register) and one to configure write accesses
      --  (FMC_BWTRx registers).
      BTR3  : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR3);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.
      BCR4  : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR4);
      --  This register contains the control information of each memory bank,
      --  used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set
      --  in the FMC_BCRx register, then this register is partitioned for write
      --  and read access, that is, 2 registers are available: one to configure
      --  read accesses (this register) and one to configure write accesses
      --  (FMC_BWTRx registers).
      BTR4  : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR4);
      --  NAND Flash control registers
      PCR   : aliased PCR_Register;
      pragma Volatile_Full_Access (PCR);
      --  This register contains information about the FIFO status and
      --  interrupt. The FMC features a FIFO that is used when writing to
      --  memories to transfer up to 16 words of data.This is used to quickly
      --  write to the FIFO and free the AXI bus for transactions to
      --  peripherals other than the FMC, while the FMC is draining its FIFO
      --  into the memory. One of these register bits indicates the status of
      --  the FIFO, for ECC purposes.The ECC is calculated while the data are
      --  written to the memory. To read the correct ECC, the software must
      --  consequently wait until the FIFO is empty.
      SR    : aliased SR_Register;
      pragma Volatile_Full_Access (SR);
      --  The FMC_PMEM read/write register contains the timing information for
      --  NAND Flash memory bank. This information is used to access either the
      --  common memory space of the NAND Flash for command, address write
      --  access and data read/write access.
      PMEM  : aliased PMEM_Register;
      pragma Volatile_Full_Access (PMEM);
      --  The FMC_PATT read/write register contains the timing information for
      --  NAND Flash memory bank. It is used for 8-bit accesses to the
      --  attribute memory space of the NAND Flash for the last address write
      --  access if the timing must differ from that of previous accesses (for
      --  Ready/Busy management, refer to Section20.8.5: NAND Flash prewait
      --  feature).
      PATT  : aliased PATT_Register;
      pragma Volatile_Full_Access (PATT);
      --  This register contain the current error correction code value
      --  computed by the ECC computation modules of the FMC NAND controller.
      --  When the CPU reads/writes the data from a NAND Flash memory page at
      --  the correct address (refer to Section20.8.6: Computation of the error
      --  correction code (ECC) in NAND Flash memory), the data read/written
      --  from/to the NAND Flash memory are processed automatically by the ECC
      --  computation module. When X bytes have been read (according to the
      --  ECCPS field in the FMC_PCR registers), the CPU must read the computed
      --  ECC value from the FMC_ECC registers. It then verifies if these
      --  computed parity data are the same as the parity value recorded in the
      --  spare area, to determine whether a page is valid, and, to correct it
      --  otherwise. The FMC_ECCR register should be cleared after being read
      --  by setting the ECCEN bit to 0. To compute a new data block, the ECCEN
      --  bit must be set to 1.
      ECCR  : aliased A0B.Types.SVD.UInt32;
      --  This register contains the control information of each memory bank.
      --  It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD
      --  bit is set in the FMC_BCRx register, then this register is active for
      --  write access.
      BWTR1 : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR1);
      --  This register contains the control information of each memory bank.
      --  It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD
      --  bit is set in the FMC_BCRx register, then this register is active for
      --  write access.
      BWTR2 : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR2);
      --  This register contains the control information of each memory bank.
      --  It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD
      --  bit is set in the FMC_BCRx register, then this register is active for
      --  write access.
      BWTR3 : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR3);
      --  This register contains the control information of each memory bank.
      --  It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD
      --  bit is set in the FMC_BCRx register, then this register is active for
      --  write access.
      BWTR4 : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR4);
      --  This register contains the control parameters for each SDRAM memory
      --  bank
      SDCR1 : aliased SDCR_Register;
      pragma Volatile_Full_Access (SDCR1);
      --  This register contains the control parameters for each SDRAM memory
      --  bank
      SDCR2 : aliased SDCR_Register;
      pragma Volatile_Full_Access (SDCR2);
      --  This register contains the timing parameters of each SDRAM bank
      SDTR1 : aliased SDTR_Register;
      pragma Volatile_Full_Access (SDTR1);
      --  This register contains the timing parameters of each SDRAM bank
      SDTR2 : aliased SDTR_Register;
      pragma Volatile_Full_Access (SDTR2);
      --  This register contains the command issued when the SDRAM device is
      --  accessed. This register is used to initialize the SDRAM device, and
      --  to activate the Self-refresh and the Power-down modes. As soon as the
      --  MODE field is written, the command will be issued only to one or to
      --  both SDRAM banks according to CTB1 and CTB2 command bits. This
      --  register is the same for both SDRAM banks.
      SDCMR : aliased SDCMR_Register;
      pragma Volatile_Full_Access (SDCMR);
      --  This register sets the refresh rate in number of SDCLK clock cycles
      --  between the refresh cycles by configuring the Refresh Timer Count
      --  value.Examplewhere 64 ms is the SDRAM refresh period.The refresh rate
      --  must be increased by 20 SDRAM clock cycles (as in the above example)
      --  to obtain a safe margin if an internal refresh request occurs when a
      --  read request has been accepted. It corresponds to a COUNT value of
      --  0000111000000 (448). This 13-bit field is loaded into a timer which
      --  is decremented using the SDRAM clock. This timer generates a refresh
      --  pulse when zero is reached. The COUNT value must be set at least to
      --  41 SDRAM clock cycles.As soon as the FMC_SDRTR register is
      --  programmed, the timer starts counting. If the value programmed in the
      --  register is 0, no refresh is carried out. This register must not be
      --  reprogrammed after the initialization procedure to avoid modifying
      --  the refresh rate.Each time a refresh pulse is generated, this 13-bit
      --  COUNT field is reloaded into the counter.If a memory access is in
      --  progress, the Auto-refresh request is delayed. However, if the memory
      --  access and Auto-refresh requests are generated simultaneously, the
      --  Auto-refresh takes precedence. If the memory access occurs during a
      --  refresh operation, the request is buffered to be processed when the
      --  refresh is complete.This register is common to SDRAM bank 1 and bank
      --  2.
      SDRTR : aliased SDRTR_Register;
      pragma Volatile_Full_Access (SDRTR);
      --  SDRAM Status register
      SDSR  : aliased SDSR_Register;
      pragma Volatile_Full_Access (SDSR);
   end record
     with Volatile;

   for FMC_Peripheral use record
      BCR1  at 16#0# range 0 .. 31;
      BTR1  at 16#4# range 0 .. 31;
      BCR2  at 16#8# range 0 .. 31;
      BTR2  at 16#C# range 0 .. 31;
      BCR3  at 16#10# range 0 .. 31;
      BTR3  at 16#14# range 0 .. 31;
      BCR4  at 16#18# range 0 .. 31;
      BTR4  at 16#1C# range 0 .. 31;
      PCR   at 16#80# range 0 .. 31;
      SR    at 16#84# range 0 .. 31;
      PMEM  at 16#88# range 0 .. 31;
      PATT  at 16#8C# range 0 .. 31;
      ECCR  at 16#94# range 0 .. 31;
      BWTR1 at 16#104# range 0 .. 31;
      BWTR2 at 16#10C# range 0 .. 31;
      BWTR3 at 16#114# range 0 .. 31;
      BWTR4 at 16#11C# range 0 .. 31;
      SDCR1 at 16#140# range 0 .. 31;
      SDCR2 at 16#144# range 0 .. 31;
      SDTR1 at 16#148# range 0 .. 31;
      SDTR2 at 16#14C# range 0 .. 31;
      SDCMR at 16#150# range 0 .. 31;
      SDRTR at 16#154# range 0 .. 31;
      SDSR  at 16#158# range 0 .. 31;
   end record;

   --  FMC
   FMC_Periph : aliased FMC_Peripheral
     with Import, Address => FMC_Base;

end A0B.STM32H723.SVD.FMC;
