// Seed: 3703056594
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    output tri0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input supply0 id_10,
    output supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    output supply0 id_14,
    output tri id_15,
    output tri id_16
);
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  module_0(
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  always @(posedge id_2);
endmodule
