import pyuvm
from pyuvm import *
# from phy_logical.verif.agents.pipe_agent import *
from pipe_agent import *
from cocotb.clock import Clock
from pcie_coverage_monitor import *
from pcie_scoreboard import *

class pcie_env_config(uvm_component):
    def __init__(self, name = "pcie_env_config",parent =None):
        super().__init__(name,parent)
        self.has_scoreboard       =  1  # type: bit  
        self.has_coverage_monitor =  1  # type: bit  
        # self.lpif_agent_config_h  = None  # type: lpif_agent_config  
        self.pipe_agent_config_h  = None  # type: pipe_agent_config  


class pcie_env(uvm_env):

    def __init__(self, name = "pcie_env", parent=None):
        super().__init__(name, parent)
        self.dut = cocotb.top
        self.pipe_agent_h = None  # type: pipe_agent  
        self.pcie_env_config_h = None  # type: pcie_env_config  
        self.pcie_scoreboard_h = None  # type: pcie_scoreboard  
        self.pcie_coverage_monitor_h = None  # type: pcie_coverage_monitor  
        self.logger.info(name + "env initiated") 
 
    def build_phase(self) :
        # super().build_phase()
        self.dut = cocotb.top
        self.logger.info("indsie build phase")
        self.pcie_env_config_h = ConfigDB().get(self,"","pcie_env_config_h")
        if self.pcie_env_config_h is None:
            self.logger.fatal("CONFIG_LOAD", "Cannot get() configuration pcie_env_config from uvm_config_db. Have you set() it?")
        # ConfigDB().set(None, "*", "lpif_agent_config_h", self.pcie_env_config_h.lpif_agent_config_h)
        print(self.pcie_env_config_h)
        print(self.pcie_env_config_h)
        print(self.pcie_env_config_h)
        print(self.pcie_env_config_h)
        # assert 1 == 0
        ConfigDB().set(None, "*", "pipe_agent_config_h", self.pcie_env_config_h.pipe_agent_config_h)
        self.pipe_agent_h = pipe_agent.create("pipe_agent_h", self)
        # cocotb.start_soon(Clock(self.dut.clk_i, 5, units="ns").start())

        if(self.pcie_env_config_h.has_scoreboard):
            self.pcie_scoreboard_h = pcie_scoreboard("pcie_scoreboard_h",self)

        if(self.pcie_env_config_h.has_coverage_monitor):
            self.pcie_coverage_monitor_h = pcie_coverage_monitor("pcie_coverage_monitor_h", self)


    def connect_phase(self) :
        # super().connect_phase()
        # uvm_info(get_name(), "Enter pcie_env connect_phase", UVM_MEDIUM)
        if(self.pcie_env_config_h.has_scoreboard):
            self.pipe_agent_h.ap_sent.connect(self.pcie_scoreboard_h.pipe_export_sent)
            self.pipe_agent_h.ap_received.connect(self.pcie_scoreboard_h.pipe_export_received)

        if(self.pcie_env_config_h.has_coverage_monitor):
            self.pipe_agent_h.ap_sent.connect(self.pcie_coverage_monitor_h.analysis_export_sent)
            self.pipe_agent_h.ap_received.connect(self.pcie_coverage_monitor_h.analysis_export_received)