--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.467(R)|      SLOW  |   -1.595(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    4.792(R)|      SLOW  |   -1.453(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    6.008(R)|      SLOW  |   -1.796(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.080(R)|      SLOW  |   -1.577(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    5.309(R)|      SLOW  |   -1.593(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    5.528(R)|      SLOW  |   -1.344(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    4.762(R)|      SLOW  |   -1.680(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    3.780(R)|      SLOW  |   -1.985(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    3.899(R)|      SLOW  |   -2.055(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    2.303(R)|      SLOW  |   -1.071(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    2.874(R)|      SLOW  |   -1.432(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.920(R)|      SLOW  |         3.803(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<1>      |         5.845(R)|      SLOW  |         3.761(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<2>      |         5.570(R)|      SLOW  |         3.593(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<3>      |         5.656(R)|      SLOW  |         3.648(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
hsync       |         6.293(R)|      SLOW  |         4.125(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
led<0>      |         8.748(R)|      SLOW  |         5.031(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<0>      |         6.405(R)|      SLOW  |         4.127(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<1>      |         6.418(R)|      SLOW  |         4.145(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<2>      |         6.668(R)|      SLOW  |         4.299(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<3>      |         6.913(R)|      SLOW  |         4.514(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<4>      |         6.863(R)|      SLOW  |         4.409(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<5>      |         6.599(R)|      SLOW  |         4.240(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<6>      |         6.674(R)|      SLOW  |         4.300(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vgablue<1>  |         7.580(R)|      SLOW  |         4.695(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         7.491(R)|      SLOW  |         4.648(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.598(R)|      SLOW  |         4.649(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.727(R)|      SLOW  |         4.785(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         8.335(R)|      SLOW  |         4.950(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.824(R)|      SLOW  |         4.954(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         8.158(R)|      SLOW  |         5.212(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.747(R)|      SLOW  |         4.783(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.648(R)|      SLOW  |         4.319(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  231.012|  220.789|  219.809|  220.004|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<1>      |led<1>         |    7.688|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.696|
switch<4>      |led<4>         |    6.951|
switch<5>      |led<5>         |    7.007|
switch<6>      |led<6>         |    6.942|
switch<7>      |led<7>         |    8.095|
---------------+---------------+---------+


Analysis completed Thu Nov 30 16:45:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



