

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Thu May 15 01:14:32 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ALU_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                    |                       |  Latency  |  Interval | Pipeline|
        |              Instance              |         Module        | min | max | min | max |   Type  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |stg_10_ALU_perform_operation_fu_48  |ALU_perform_operation  |    0|    0|    0|    0|   none  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     64|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     64|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-----------------------+---------+-------+---+----+
    |              Instance              |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+-----------------------+---------+-------+---+----+
    |stg_10_ALU_perform_operation_fu_48  |ALU_perform_operation  |        0|      0|  0|  64|
    +------------------------------------+-----------------------+---------+-------+---+----+
    |Total                               |                       |        0|      0|  0|  64|
    +------------------------------------+-----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------+--------------+---------+
|   RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+--------------+-----+-----+---------+--------------+---------+
|A             |  in |    4| ap_none |       A      | pointer |
|B             |  in |    4| ap_none |       B      | pointer |
|op_code       |  in |    3| ap_none |    op_code   | pointer |
|result        | out |    4|  ap_vld |    result    | pointer |
|carry_borrow  | out |    1|  ap_vld | carry_borrow | pointer |
+--------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.97ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %A), !map !37

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B), !map !41

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %op_code), !map !45

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %result), !map !49

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %carry_borrow), !map !53

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @p_str2, [4 x i8]* @p_str2) nounwind

ST_1: ALU_ssdm_thread_M_perform_o [1/1] 0.00ns
:6  %ALU_ssdm_thread_M_perform_o = load i1* @ALU_ssdm_thread_M_perform_operation, align 1

ST_1: stg_9 [1/1] 0.00ns
:7  br i1 %ALU_ssdm_thread_M_perform_o, label %1, label %._crit_edge

ST_1: stg_10 [1/1] 4.97ns
:0  call void @"ALU::ALU_ALU::perform_operation"(i4* %A, i4* %B, i3* %op_code, i4* %result, i1* %carry_borrow)

ST_1: stg_11 [1/1] 0.00ns
:1  br label %._crit_edge

ST_1: stg_12 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecProcessDecl([4 x i8]* @p_str2, i32 0, [18 x i8]* @p_str3) nounwind

ST_1: stg_13 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecSensitive([18 x i8]* @p_str3, [2 x i8]* @p_str4, i4* %A, i32 0) nounwind

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecSensitive([18 x i8]* @p_str3, [2 x i8]* @p_str5, i4* %B, i32 0) nounwind

ST_1: stg_15 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecSensitive([18 x i8]* @p_str3, [8 x i8]* @p_str6, i3* %op_code, i32 0) nounwind

ST_1: stg_16 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str4, i32 0, i32 0, i4* %A) nounwind

ST_1: stg_17 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str5, i32 0, i32 0, i4* %B) nounwind

ST_1: stg_18 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str8, [8 x i8]* @p_str6, i32 0, i32 0, i3* %op_code) nounwind

ST_1: stg_19 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [13 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i4* %result) nounwind

ST_1: stg_20 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [7 x i8]* @p_str10, [13 x i8]* @p_str11, i32 0, i32 0, i1* %carry_borrow) nounwind

ST_1: stg_21 [1/1] 0.00ns
._crit_edge:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d0b10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d1260; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op_code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d0a80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x194135d1890; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ carry_borrow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x194135d1920; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ALU_ssdm_thread_M_perform_operation]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x194135d1380; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2                       (specbitsmap    ) [ 00]
stg_3                       (specbitsmap    ) [ 00]
stg_4                       (specbitsmap    ) [ 00]
stg_5                       (specbitsmap    ) [ 00]
stg_6                       (specbitsmap    ) [ 00]
stg_7                       (spectopmodule  ) [ 00]
ALU_ssdm_thread_M_perform_o (load           ) [ 01]
stg_9                       (br             ) [ 00]
stg_10                      (call           ) [ 00]
stg_11                      (br             ) [ 00]
stg_12                      (specprocessdecl) [ 00]
stg_13                      (specsensitive  ) [ 00]
stg_14                      (specsensitive  ) [ 00]
stg_15                      (specsensitive  ) [ 00]
stg_16                      (specport       ) [ 00]
stg_17                      (specport       ) [ 00]
stg_18                      (specport       ) [ 00]
stg_19                      (specport       ) [ 00]
stg_20                      (specport       ) [ 00]
stg_21                      (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op_code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="carry_borrow">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_borrow"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ALU_ssdm_thread_M_perform_operation">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_ssdm_thread_M_perform_operation"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU::ALU_ALU::perform_operation"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="stg_10_ALU_perform_operation_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="3" slack="0"/>
<pin id="53" dir="0" index="4" bw="4" slack="0"/>
<pin id="54" dir="0" index="5" bw="1" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_10/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ALU_ssdm_thread_M_perform_o_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ALU_ssdm_thread_M_perform_o/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {1 }
	Port: carry_borrow | {1 }
  - Chain level:
	State 1
		stg_9 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | stg_10_ALU_perform_operation_fu_48 |    5    |    54   |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    5    |    54   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    5   |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   54   |
+-----------+--------+--------+
