libName ""
extDirs ".v"
viewName "module"
langName "Verilog"
libDirs ""
libFiles ""
