Simulator report for RISC_FINALE
Fri Nov 04 20:50:56 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ALTSYNCRAM
  6. |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 660 nodes    ;
; Simulation Coverage         ;      33.93 % ;
; Total Number of Transitions ; 20599        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C40Q240C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------------------------+
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-------------------------------------------------------------------------------------------------------+
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.93 % ;
; Total nodes checked                                 ; 660          ;
; Total output ports checked                          ; 725          ;
; Total output ports with complete 1/0-value coverage ; 246          ;
; Total output ports with no 1/0-value coverage       ; 429          ;
; Total output ports with no 1-value coverage         ; 463          ;
; Total output ports with no 0-value coverage         ; 445          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[3]  ; portadataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[4]  ; portadataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[5]  ; portadataout2    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[7]  ; portadataout4    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[8]  ; portadataout5    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[9]  ; portadataout6    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[11] ; portadataout8    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[12] ; portadataout9    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[13] ; portadataout10   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[14] ; portadataout11   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[15] ; portadataout12   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[16] ; portadataout13   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[17] ; portadataout14   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[18] ; portadataout15   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[19] ; portadataout16   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[20] ; portadataout17   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[0]  ; portadataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[1]  ; portadataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[2]  ; portadataout2    ;
; |RISC_FINALE|ALU181:ALU|Add0~10                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~10                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~11                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~11                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~11                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~12                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~13                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~13                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~13                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~14                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~15                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~15                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~15                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~16                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~17                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~17                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~17                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~18                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~19                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~19                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~19                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~20                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~21                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~21                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~21                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~22                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~23                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~23                                                                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~23                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~24                                                                                                 ; cout             ;
; |RISC_FINALE|ALU181:ALU|Add0~25                                                                                                      ; |RISC_FINALE|ALU181:ALU|Add0~25                                                                                                 ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                          ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                          ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                          ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                          ; q                ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                              ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[0]                               ; portadataout0    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                              ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[4]                               ; portadataout4    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                              ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[5]                               ; portadataout5    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                              ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[6]                               ; portadataout6    ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                          ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                          ; combout          ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5~COUT                     ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                               ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                          ; combout          ;
; |RISC_FINALE|DATA_BUS_OUT[7]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[7]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[6]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[6]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[5]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[5]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[4]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[4]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[3]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[3]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[2]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[2]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[1]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[1]~output                                                                                             ; o                ;
; |RISC_FINALE|DATA_BUS_OUT[0]~output                                                                                                  ; |RISC_FINALE|DATA_BUS_OUT[0]~output                                                                                             ; o                ;
; |RISC_FINALE|SEQUENCE:inst6|inst5                                                                                                    ; |RISC_FINALE|SEQUENCE:inst6|inst5                                                                                               ; q                ;
; |RISC_FINALE|SEQUENCE:inst6|inst6                                                                                                    ; |RISC_FINALE|SEQUENCE:inst6|inst6                                                                                               ; q                ;
; |RISC_FINALE|SEQUENCE:inst6|inst7                                                                                                    ; |RISC_FINALE|SEQUENCE:inst6|inst7                                                                                               ; q                ;
; |RISC_FINALE|SEQUENCE:inst6|inst8                                                                                                    ; |RISC_FINALE|SEQUENCE:inst6|inst8                                                                                               ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[5]                                                                            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[5]                                                                       ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[4]                                                                            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[4]                                                                       ; q                ;
; |RISC_FINALE|SEQUENCE:inst6|inst~0                                                                                                   ; |RISC_FINALE|SEQUENCE:inst6|inst~0                                                                                              ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~12                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~12                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~13                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~13                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~14                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~14                                                 ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~1                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~1                                                                                                  ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~2                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~2                                                                                                  ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~3                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~3                                                                                                  ; combout          ;
; |RISC_FINALE|REG8:REG_B|Q1[4]                                                                                                        ; |RISC_FINALE|REG8:REG_B|Q1[4]                                                                                                   ; q                ;
; |RISC_FINALE|ALU181:ALU|Add0~4                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~4                                                                                                  ; combout          ;
; |RISC_FINALE|REG8:REG_A|Q1[4]                                                                                                        ; |RISC_FINALE|REG8:REG_A|Q1[4]                                                                                                   ; q                ;
; |RISC_FINALE|ALU181:ALU|Add0~5                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~5                                                                                                  ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~6                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~6                                                                                                  ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~7                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~7                                                                                                  ; combout          ;
; |RISC_FINALE|ALU181:ALU|Add0~8                                                                                                       ; |RISC_FINALE|ALU181:ALU|Add0~8                                                                                                  ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~15                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~15                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~16                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~16                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~19                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~19                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~20                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~20                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~21                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~21                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~23                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~23                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~24                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~24                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~25                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~25                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~26                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~26                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~28                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~28                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~29                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~29                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~30                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~30                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~31                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~31                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~34                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~34                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~35                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~35                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~36                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~36                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~37                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~37                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~38                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~38                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~39                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~39                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~40                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~40                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~43                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~43                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~45                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~45                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~46                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~46                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~47                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~47                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~50                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~50                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~52                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~52                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~53                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~53                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~54                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~54                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~57                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~57                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~59                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~59                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~60                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~60                                                 ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[0]                                                                                               ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[0]                                                                                          ; q                ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[1]                                                                                               ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[1]                                                                                          ; q                ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[2]                                                                                               ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[2]                                                                                          ; q                ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[3]                                                                                               ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR[3]                                                                                          ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~61                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~61                                                 ; combout          ;
; |RISC_FINALE|inst14                                                                                                                  ; |RISC_FINALE|inst14                                                                                                             ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~62                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~62                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~63                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~63                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~64                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~64                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~65                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~65                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~66                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~66                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~67                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~67                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~68                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~68                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~69                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~69                                                 ; combout          ;
; |RISC_FINALE|inst12                                                                                                                  ; |RISC_FINALE|inst12                                                                                                             ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|Mux3~0                                                                                                  ; |RISC_FINALE|CTRL_CTR:inst19|Mux3~0                                                                                             ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|Equal0~0                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|Equal0~0                                                                                           ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~4                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~4                                                                                           ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|Mux2~0                                                                                                  ; |RISC_FINALE|CTRL_CTR:inst19|Mux2~0                                                                                             ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~5                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~5                                                                                           ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~6                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~6                                                                                           ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~7                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~7                                                                                           ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|Mux0~0                                                                                                  ; |RISC_FINALE|CTRL_CTR:inst19|Mux0~0                                                                                             ; combout          ;
; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~8                                                                                                ; |RISC_FINALE|CTRL_CTR:inst19|M_ADDR~8                                                                                           ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst5                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst5                                                                                 ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst7                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst7                                                                                 ; combout          ;
; |RISC_FINALE|inst11                                                                                                                  ; |RISC_FINALE|inst11                                                                                                             ; combout          ;
; |RISC_FINALE|inst9                                                                                                                   ; |RISC_FINALE|inst9                                                                                                              ; combout          ;
; |RISC_FINALE|inst4                                                                                                                   ; |RISC_FINALE|inst4                                                                                                              ; combout          ;
; |RISC_FINALE|inst5                                                                                                                   ; |RISC_FINALE|inst5                                                                                                              ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~71                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~71                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~72                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~72                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~73                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~73                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~74                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~74                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~76                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~76                                                 ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~78                                                      ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~78                                                 ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[6]                                                   ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[6]                                              ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[5]                                                   ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[5]                                              ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[4]                                                   ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[4]                                              ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[0]                                                   ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[0]                                              ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[0]                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[1]                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[2]                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[3]                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[4]                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                  ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[5]                                                             ; combout          ;
; |RISC_FINALE|T1~output                                                                                                               ; |RISC_FINALE|T1~output                                                                                                          ; o                ;
; |RISC_FINALE|T1                                                                                                                      ; |RISC_FINALE|T1                                                                                                                 ; padout           ;
; |RISC_FINALE|T2~output                                                                                                               ; |RISC_FINALE|T2~output                                                                                                          ; o                ;
; |RISC_FINALE|T2                                                                                                                      ; |RISC_FINALE|T2                                                                                                                 ; padout           ;
; |RISC_FINALE|T3~output                                                                                                               ; |RISC_FINALE|T3~output                                                                                                          ; o                ;
; |RISC_FINALE|T3                                                                                                                      ; |RISC_FINALE|T3                                                                                                                 ; padout           ;
; |RISC_FINALE|T4~output                                                                                                               ; |RISC_FINALE|T4~output                                                                                                          ; o                ;
; |RISC_FINALE|T4                                                                                                                      ; |RISC_FINALE|T4                                                                                                                 ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[7]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[7]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[6]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[6]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[5]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[5]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[4]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[4]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[3]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[3]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[2]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[2]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[1]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[1]                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_OUT[0]                                                                                                         ; |RISC_FINALE|DATA_BUS_OUT[0]                                                                                                    ; padout           ;
; |RISC_FINALE|OPERATION[20]~output                                                                                                    ; |RISC_FINALE|OPERATION[20]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[20]                                                                                                           ; |RISC_FINALE|OPERATION[20]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[19]~output                                                                                                    ; |RISC_FINALE|OPERATION[19]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[19]                                                                                                           ; |RISC_FINALE|OPERATION[19]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[18]~output                                                                                                    ; |RISC_FINALE|OPERATION[18]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[18]                                                                                                           ; |RISC_FINALE|OPERATION[18]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[17]~output                                                                                                    ; |RISC_FINALE|OPERATION[17]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[17]                                                                                                           ; |RISC_FINALE|OPERATION[17]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[16]~output                                                                                                    ; |RISC_FINALE|OPERATION[16]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[16]                                                                                                           ; |RISC_FINALE|OPERATION[16]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[15]~output                                                                                                    ; |RISC_FINALE|OPERATION[15]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[15]                                                                                                           ; |RISC_FINALE|OPERATION[15]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[14]~output                                                                                                    ; |RISC_FINALE|OPERATION[14]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[14]                                                                                                           ; |RISC_FINALE|OPERATION[14]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[13]~output                                                                                                    ; |RISC_FINALE|OPERATION[13]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[13]                                                                                                           ; |RISC_FINALE|OPERATION[13]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[12]~output                                                                                                    ; |RISC_FINALE|OPERATION[12]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[12]                                                                                                           ; |RISC_FINALE|OPERATION[12]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[11]~output                                                                                                    ; |RISC_FINALE|OPERATION[11]~output                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[11]                                                                                                           ; |RISC_FINALE|OPERATION[11]                                                                                                      ; padout           ;
; |RISC_FINALE|OPERATION[9]~output                                                                                                     ; |RISC_FINALE|OPERATION[9]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[9]                                                                                                            ; |RISC_FINALE|OPERATION[9]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[8]~output                                                                                                     ; |RISC_FINALE|OPERATION[8]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[8]                                                                                                            ; |RISC_FINALE|OPERATION[8]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[7]~output                                                                                                     ; |RISC_FINALE|OPERATION[7]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[7]                                                                                                            ; |RISC_FINALE|OPERATION[7]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[5]~output                                                                                                     ; |RISC_FINALE|OPERATION[5]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[5]                                                                                                            ; |RISC_FINALE|OPERATION[5]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[4]~output                                                                                                     ; |RISC_FINALE|OPERATION[4]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[4]                                                                                                            ; |RISC_FINALE|OPERATION[4]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[3]~output                                                                                                     ; |RISC_FINALE|OPERATION[3]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[3]                                                                                                            ; |RISC_FINALE|OPERATION[3]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[2]~output                                                                                                     ; |RISC_FINALE|OPERATION[2]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[2]                                                                                                            ; |RISC_FINALE|OPERATION[2]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[1]~output                                                                                                     ; |RISC_FINALE|OPERATION[1]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[1]                                                                                                            ; |RISC_FINALE|OPERATION[1]                                                                                                       ; padout           ;
; |RISC_FINALE|OPERATION[0]~output                                                                                                     ; |RISC_FINALE|OPERATION[0]~output                                                                                                ; o                ;
; |RISC_FINALE|OPERATION[0]                                                                                                            ; |RISC_FINALE|OPERATION[0]                                                                                                       ; padout           ;
; |RISC_FINALE|IR_OUT[6]~output                                                                                                        ; |RISC_FINALE|IR_OUT[6]~output                                                                                                   ; o                ;
; |RISC_FINALE|IR_OUT[6]                                                                                                               ; |RISC_FINALE|IR_OUT[6]                                                                                                          ; padout           ;
; |RISC_FINALE|IR_OUT[5]~output                                                                                                        ; |RISC_FINALE|IR_OUT[5]~output                                                                                                   ; o                ;
; |RISC_FINALE|IR_OUT[5]                                                                                                               ; |RISC_FINALE|IR_OUT[5]                                                                                                          ; padout           ;
; |RISC_FINALE|IR_OUT[4]~output                                                                                                        ; |RISC_FINALE|IR_OUT[4]~output                                                                                                   ; o                ;
; |RISC_FINALE|IR_OUT[4]                                                                                                               ; |RISC_FINALE|IR_OUT[4]                                                                                                          ; padout           ;
; |RISC_FINALE|IR_OUT[0]~output                                                                                                        ; |RISC_FINALE|IR_OUT[0]~output                                                                                                   ; o                ;
; |RISC_FINALE|IR_OUT[0]                                                                                                               ; |RISC_FINALE|IR_OUT[0]                                                                                                          ; padout           ;
; |RISC_FINALE|R0_OUT[5]~output                                                                                                        ; |RISC_FINALE|R0_OUT[5]~output                                                                                                   ; o                ;
; |RISC_FINALE|R0_OUT[5]                                                                                                               ; |RISC_FINALE|R0_OUT[5]                                                                                                          ; padout           ;
; |RISC_FINALE|R0_OUT[4]~output                                                                                                        ; |RISC_FINALE|R0_OUT[4]~output                                                                                                   ; o                ;
; |RISC_FINALE|R0_OUT[4]                                                                                                               ; |RISC_FINALE|R0_OUT[4]                                                                                                          ; padout           ;
; |RISC_FINALE|CLK~input                                                                                                               ; |RISC_FINALE|CLK~input                                                                                                          ; o                ;
; |RISC_FINALE|CLK                                                                                                                     ; |RISC_FINALE|CLK                                                                                                                ; padout           ;
; |RISC_FINALE|SEQUENCE:inst6|inst5~clkctrl                                                                                            ; |RISC_FINALE|SEQUENCE:inst6|inst5~clkctrl                                                                                       ; outclk           ;
; |RISC_FINALE|inst12~clkctrl                                                                                                          ; |RISC_FINALE|inst12~clkctrl                                                                                                     ; outclk           ;
; |RISC_FINALE|inst11~clkctrl                                                                                                          ; |RISC_FINALE|inst11~clkctrl                                                                                                     ; outclk           ;
; |RISC_FINALE|inst14~clkctrl                                                                                                          ; |RISC_FINALE|inst14~clkctrl                                                                                                     ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst5~clkctrl                                                                              ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst5~clkctrl                                                                         ; outclk           ;
; |RISC_FINALE|inst5~clkctrl                                                                                                           ; |RISC_FINALE|inst5~clkctrl                                                                                                      ; outclk           ;
; |RISC_FINALE|inst4~clkctrl                                                                                                           ; |RISC_FINALE|inst4~clkctrl                                                                                                      ; outclk           ;
; |RISC_FINALE|inst9~clkctrl                                                                                                           ; |RISC_FINALE|inst9~clkctrl                                                                                                      ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst7~clkctrl                                                                              ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst7~clkctrl                                                                         ; outclk           ;
; |RISC_FINALE|CLK~inputclkctrl                                                                                                        ; |RISC_FINALE|CLK~inputclkctrl                                                                                                   ; outclk           ;
; |RISC_FINALE|SEQUENCE:inst6|inst7~clkctrl                                                                                            ; |RISC_FINALE|SEQUENCE:inst6|inst7~clkctrl                                                                                       ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]~feeder                                                                    ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]~feeder                                                               ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]~feeder                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]~feeder                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[5]~feeder                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[5]~feeder                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]~feeder                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]~feeder                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]~feeder                                                                    ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]~feeder                                                               ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                      ; Output Port Name                                                                                                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[6]                                                                 ; portadataout3    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[10]                                                                ; portadataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[3]                                                                 ; portbdataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[4]                                                                 ; portbdataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[5]                                                                 ; portbdataout2    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[6]                                                                 ; portbdataout3    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[7]                                                                 ; portbdataout4    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[8]                                                                 ; portbdataout5    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[9]                                                                 ; portbdataout6    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[10]                                                                ; portbdataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[11]                                                                ; portbdataout8    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[12]                                                                ; portbdataout9    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[13]                                                                ; portbdataout10   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[14]                                                                ; portbdataout11   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[15]                                                                ; portbdataout12   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[16]                                                                ; portbdataout13   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[17]                                                                ; portbdataout14   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[18]                                                                ; portbdataout15   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[19]                                                                ; portbdataout16   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[20]                                                                ; portbdataout17   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[0]                                                                 ; portbdataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[1]                                                                 ; portbdataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[2]                                                                 ; portbdataout2    ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                                         ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                                         ; q                ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[1]                                                                                              ; portadataout1    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[2]                                                                                              ; portadataout2    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[3]                                                                                              ; portadataout3    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[7]                                                                                              ; portadataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                                    ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                                         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~13                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~15                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~17                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~18                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~18                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                        ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[7]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[7]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[2]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[2]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[1]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[1]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[0]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[0]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~11                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~11                                                                                                                ; combout          ;
; |RISC_FINALE|REG8:REG_B|Q1[7]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[7]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[7]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[7]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[6]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[6]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[6]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[6]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[3]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[3]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[3]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[3]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[2]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[2]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[2]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[2]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[1]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[1]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[1]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[1]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[0]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[0]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[0]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[0]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~18                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~18                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[4]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[4]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[4]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[4]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~33                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~33                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~42                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~42                                                                                                                ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~44                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~44                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~49                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~49                                                                                                                ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~51                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~51                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~56                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~56                                                                                                                ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~58                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~58                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~13         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~13         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~14         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~14         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~15         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~15         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~16      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~16      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~42                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~42                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~43                                                  ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~43                                                  ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~44                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~44                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~45                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~45                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~46                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~46                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~47                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~47                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~49                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~49                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~18 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~18 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~19 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~19 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~20    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~20    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~21 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~21 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11                                                                                                                                               ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11                                                                                                                                               ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9                                                                                                                                                ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9                                                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~70                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~70                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~24    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~24    ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~75                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~75                                                                                                                ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~77                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~77                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[7]                                                                                                             ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[7]                                                                                                             ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[3]                                                                                                             ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[3]                                                                                                             ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[2]                                                                                                             ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[2]                                                                                                             ; combout          ;
; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[1]                                                                                                             ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[1]                                                                                                             ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                                            ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                                            ; combout          ;
; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                                            ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                                            ; combout          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TDO                                                                                                                                                          ; tdo              ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TMSUTAP                                                                                                                                                      ; tmsutap          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TCKUTAP                                                                                                                                                      ; tckutap          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TDIUTAP                                                                                                                                                      ; tdiutap          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~26                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~34                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~35                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~35                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~35                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~35                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~39                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~39                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~40                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~40                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~41                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~41                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~42                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~42                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~10                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~10                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                    ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                    ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~28                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~28                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                         ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~29                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~29                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~32                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~32                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~33                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~33                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~30                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~30                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                      ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                      ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                         ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~33                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~33                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~34                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~34                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~36                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~36                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~37                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~37                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~35                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~35                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~38                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~38                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~36                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~36                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg~15                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg~15                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]~16                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]~16                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                ; combout          ;
; |RISC_FINALE|OPERATION[10]~output                                                                                                                                                              ; |RISC_FINALE|OPERATION[10]~output                                                                                                                                                              ; o                ;
; |RISC_FINALE|OPERATION[10]                                                                                                                                                                     ; |RISC_FINALE|OPERATION[10]                                                                                                                                                                     ; padout           ;
; |RISC_FINALE|OPERATION[6]~output                                                                                                                                                               ; |RISC_FINALE|OPERATION[6]~output                                                                                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[6]                                                                                                                                                                      ; |RISC_FINALE|OPERATION[6]                                                                                                                                                                      ; padout           ;
; |RISC_FINALE|IR_OUT[7]~output                                                                                                                                                                  ; |RISC_FINALE|IR_OUT[7]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|IR_OUT[7]                                                                                                                                                                         ; |RISC_FINALE|IR_OUT[7]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|IR_OUT[3]~output                                                                                                                                                                  ; |RISC_FINALE|IR_OUT[3]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|IR_OUT[3]                                                                                                                                                                         ; |RISC_FINALE|IR_OUT[3]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|IR_OUT[2]~output                                                                                                                                                                  ; |RISC_FINALE|IR_OUT[2]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|IR_OUT[2]                                                                                                                                                                         ; |RISC_FINALE|IR_OUT[2]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|IR_OUT[1]~output                                                                                                                                                                  ; |RISC_FINALE|IR_OUT[1]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|IR_OUT[1]                                                                                                                                                                         ; |RISC_FINALE|IR_OUT[1]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[7]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[7]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[7]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[7]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[6]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[6]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[6]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[6]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[4]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[4]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[4]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[4]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[3]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[3]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[3]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[3]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[2]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[2]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[2]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[2]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[1]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[1]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[1]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[1]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[0]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[0]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[0]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[0]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|R0_OUT[7]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[7]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[7]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[7]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[6]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[6]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[6]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[6]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[3]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[3]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[3]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[3]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[2]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[2]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[2]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[2]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[1]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[1]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[1]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[1]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[0]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[0]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[0]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[0]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[7]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[7]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[7]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[7]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[6]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[6]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[6]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[6]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[5]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[5]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[5]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[5]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[3]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[3]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[3]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[3]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[2]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[2]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[2]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[2]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[1]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[1]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[1]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[1]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[0]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[0]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[0]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[0]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|STEP~input                                                                                                                                                                        ; |RISC_FINALE|STEP~input                                                                                                                                                                        ; o                ;
; |RISC_FINALE|STEP                                                                                                                                                                              ; |RISC_FINALE|STEP                                                                                                                                                                              ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[7]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[7]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[7]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[7]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[6]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[6]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[6]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[6]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[5]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[5]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[5]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[5]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[4]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[4]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[4]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[4]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[3]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[3]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[3]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[3]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[2]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[2]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[2]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[2]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[1]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[1]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[1]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[1]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[0]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[0]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[0]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[0]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|PC_CLEAR~input                                                                                                                                                                    ; |RISC_FINALE|PC_CLEAR~input                                                                                                                                                                    ; o                ;
; |RISC_FINALE|PC_CLEAR                                                                                                                                                                          ; |RISC_FINALE|PC_CLEAR                                                                                                                                                                          ; padout           ;
; |RISC_FINALE|altera_reserved_tms~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tms~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tms                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tms                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tck~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tck~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tck                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tck                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tdi~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tdi~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tdi                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tdi                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tdo~output                                                                                                                                                        ; |RISC_FINALE|altera_reserved_tdo~output                                                                                                                                                        ; o                ;
; |RISC_FINALE|altera_reserved_tdo                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tdo                                                                                                                                                               ; padout           ;
; |RISC_FINALE|~QIC_CREATED_GND~I                                                                                                                                                                ; |RISC_FINALE|~QIC_CREATED_GND~I                                                                                                                                                                ; combout          ;
; |RISC_FINALE|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                               ; |RISC_FINALE|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                               ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11~clkctrl                                                                                                                                       ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11~clkctrl                                                                                                                                       ; outclk           ;
; |RISC_FINALE|PC_CLEAR~inputclkctrl                                                                                                                                                             ; |RISC_FINALE|PC_CLEAR~inputclkctrl                                                                                                                                                             ; outclk           ;
; |RISC_FINALE|STEP~inputclkctrl                                                                                                                                                                 ; |RISC_FINALE|STEP~inputclkctrl                                                                                                                                                                 ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9~clkctrl                                                                                                                                        ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9~clkctrl                                                                                                                                        ; outclk           ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]~feeder                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]~feeder                                          ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                        ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                      ; Output Port Name                                                                                                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[6]                                                                 ; portadataout3    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_a[10]                                                                ; portadataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[3]                                                                 ; portbdataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[4]                                                                 ; portbdataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[5]                                                                 ; portbdataout2    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[6]                                                                 ; portbdataout3    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[7]                                                                 ; portbdataout4    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[8]                                                                 ; portbdataout5    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[9]                                                                 ; portbdataout6    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[10]                                                                ; portbdataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[11]                                                                ; portbdataout8    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[12]                                                                ; portbdataout9    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[13]                                                                ; portbdataout10   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[14]                                                                ; portbdataout11   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[15]                                                                ; portbdataout12   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[16]                                                                ; portbdataout13   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[17]                                                                ; portbdataout14   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[18]                                                                ; portbdataout15   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[19]                                                                ; portbdataout16   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a3                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[20]                                                                ; portbdataout17   ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[0]                                                                 ; portbdataout0    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[1]                                                                 ; portbdataout1    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|ram_block3a0                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|altsyncram_i0d2:altsyncram1|q_b[2]                                                                 ; portbdataout2    ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                                         ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                                         ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                                         ; q                ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[1]                                                                                              ; portadataout1    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[2]                                                                                              ; portadataout2    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[3]                                                                                              ; portadataout3    ;
; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ram_block1a0                                                                                        ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|q_a[7]                                                                                              ; portadataout7    ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; q                ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                                    ; cout             ;
; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                                         ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                                         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~13                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~15                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~17                                                   ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~18                                                   ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~18                                                   ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                        ; cout             ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                        ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[7]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[7]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[6]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[3]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[2]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[2]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[1]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[1]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[0]                                                                                                                                      ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst|Q1[0]                                                                                                                                      ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[4]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[4]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~10                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~10                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[7]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[7]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[7]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[7]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[7]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[7]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[6]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[6]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[6]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[6]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[5]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[5]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[5]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[5]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[3]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[3]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[3]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[3]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[2]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[2]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[2]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[2]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[1]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[1]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[1]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[1]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_B|Q1[0]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_B|Q1[0]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG8:REG_A|Q1[0]                                                                                                                                                                  ; |RISC_FINALE|REG8:REG_A|Q1[0]                                                                                                                                                                  ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~17                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~17                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[6]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[6]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~22                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]~22                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[5]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[5]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[4]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[4]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~27                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]~27                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[4]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[4]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~32                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~32                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[3]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[3]                                                                                                                                     ; q                ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~41                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~41                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[2]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[2]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~44                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]~44                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~48                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~48                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[1]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[1]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~51                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]~51                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~55                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~55                                                                                                                ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[0]                                                                                                                                     ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2|Q1[0]                                                                                                                                     ; q                ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~58                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]~58                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                     ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                     ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~12         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~13         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~13         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~14         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~14         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~15         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~15         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~16      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~16      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~42                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~42                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~43                                                  ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~43                                                  ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~44                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~44                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~45                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~45                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~46                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~46                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~47                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~47                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~49                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~49                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                      ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                      ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~18 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~18 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~19 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~19 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~20    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~20    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~21 ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~21 ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11                                                                                                                                               ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11                                                                                                                                               ; combout          ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9                                                                                                                                                ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9                                                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; q                ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19         ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~70                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]~70                                                                                                                ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~24    ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~24    ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~75                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]~75                                                                                                                ; combout          ;
; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~77                                                                                                                ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]~77                                                                                                                ; combout          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TDO                                                                                                                                                          ; tdo              ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TMSUTAP                                                                                                                                                      ; tmsutap          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TCKUTAP                                                                                                                                                      ; tckutap          ;
; |RISC_FINALE|altera_internal_jtag                                                                                                                                                              ; |RISC_FINALE|altera_internal_jtag~TDIUTAP                                                                                                                                                      ; tdiutap          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~25                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~26                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~33                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~34                                                                                                                   ; cout             ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~35                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~35                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                      ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~3                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~27                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~35                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~35                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~36                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~37                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~39                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~39                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~40                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~40                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~41                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~41                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                  ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~42                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg~42                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~7                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~8                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~9                                                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~10                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|node_ena~10                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                               ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                    ; |RISC_FINALE|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                    ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~28                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~28                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                         ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                             ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                             ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~29                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~29                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~32                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~32                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~33                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~33                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~30                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~30                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~31                                                                                                                                      ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                      ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                      ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                         ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal6~1                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~33                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~33                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~34                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~34                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~34                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~35                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~36                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~36                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~37                                                                                                                                               ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[3]~37                                                                                                                                               ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~35                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~35                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~38                                                                                                                                                  ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg~38                                                                                                                                                  ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~36                                                                                                                                            ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg~36                                                                                                                                            ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                     ; |RISC_FINALE|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                     ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg~15                                                                                                                                              ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg~15                                                                                                                                              ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                   ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                   ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]~16                                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|hub_mode_reg[0]~16                                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                          ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; q                ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29                                                                                                                           ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29                                                                                                                           ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                ; |RISC_FINALE|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                ; combout          ;
; |RISC_FINALE|OPERATION[10]~output                                                                                                                                                              ; |RISC_FINALE|OPERATION[10]~output                                                                                                                                                              ; o                ;
; |RISC_FINALE|OPERATION[10]                                                                                                                                                                     ; |RISC_FINALE|OPERATION[10]                                                                                                                                                                     ; padout           ;
; |RISC_FINALE|OPERATION[6]~output                                                                                                                                                               ; |RISC_FINALE|OPERATION[6]~output                                                                                                                                                               ; o                ;
; |RISC_FINALE|OPERATION[6]                                                                                                                                                                      ; |RISC_FINALE|OPERATION[6]                                                                                                                                                                      ; padout           ;
; |RISC_FINALE|MAIN_OUTPUT[5]~output                                                                                                                                                             ; |RISC_FINALE|MAIN_OUTPUT[5]~output                                                                                                                                                             ; o                ;
; |RISC_FINALE|MAIN_OUTPUT[5]                                                                                                                                                                    ; |RISC_FINALE|MAIN_OUTPUT[5]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|R0_OUT[7]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[7]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[7]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[7]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[6]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[6]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[6]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[6]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[3]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[3]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[3]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[3]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[2]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[2]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[2]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[2]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[1]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[1]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[1]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[1]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R0_OUT[0]~output                                                                                                                                                                  ; |RISC_FINALE|R0_OUT[0]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R0_OUT[0]                                                                                                                                                                         ; |RISC_FINALE|R0_OUT[0]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[7]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[7]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[7]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[7]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[6]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[6]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[6]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[6]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[5]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[5]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[5]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[5]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[4]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[4]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[4]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[4]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[3]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[3]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[3]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[3]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[2]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[2]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[2]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[2]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[1]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[1]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[1]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[1]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|R1_OUT[0]~output                                                                                                                                                                  ; |RISC_FINALE|R1_OUT[0]~output                                                                                                                                                                  ; o                ;
; |RISC_FINALE|R1_OUT[0]                                                                                                                                                                         ; |RISC_FINALE|R1_OUT[0]                                                                                                                                                                         ; padout           ;
; |RISC_FINALE|STEP~input                                                                                                                                                                        ; |RISC_FINALE|STEP~input                                                                                                                                                                        ; o                ;
; |RISC_FINALE|STEP                                                                                                                                                                              ; |RISC_FINALE|STEP                                                                                                                                                                              ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[7]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[7]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[7]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[7]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[6]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[6]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[6]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[6]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[5]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[5]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[5]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[5]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[4]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[4]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[4]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[4]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[3]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[3]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[3]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[3]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[2]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[2]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[2]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[2]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[1]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[1]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[1]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[1]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|DATA_BUS_IN[0]~input                                                                                                                                                              ; |RISC_FINALE|DATA_BUS_IN[0]~input                                                                                                                                                              ; o                ;
; |RISC_FINALE|DATA_BUS_IN[0]                                                                                                                                                                    ; |RISC_FINALE|DATA_BUS_IN[0]                                                                                                                                                                    ; padout           ;
; |RISC_FINALE|PC_CLEAR~input                                                                                                                                                                    ; |RISC_FINALE|PC_CLEAR~input                                                                                                                                                                    ; o                ;
; |RISC_FINALE|PC_CLEAR                                                                                                                                                                          ; |RISC_FINALE|PC_CLEAR                                                                                                                                                                          ; padout           ;
; |RISC_FINALE|altera_reserved_tms~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tms~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tms                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tms                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tck~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tck~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tck                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tck                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tdi~input                                                                                                                                                         ; |RISC_FINALE|altera_reserved_tdi~input                                                                                                                                                         ; o                ;
; |RISC_FINALE|altera_reserved_tdi                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tdi                                                                                                                                                               ; padout           ;
; |RISC_FINALE|altera_reserved_tdo~output                                                                                                                                                        ; |RISC_FINALE|altera_reserved_tdo~output                                                                                                                                                        ; o                ;
; |RISC_FINALE|altera_reserved_tdo                                                                                                                                                               ; |RISC_FINALE|altera_reserved_tdo                                                                                                                                                               ; padout           ;
; |RISC_FINALE|~QIC_CREATED_GND~I                                                                                                                                                                ; |RISC_FINALE|~QIC_CREATED_GND~I                                                                                                                                                                ; combout          ;
; |RISC_FINALE|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                               ; |RISC_FINALE|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                               ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11~clkctrl                                                                                                                                       ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst11~clkctrl                                                                                                                                       ; outclk           ;
; |RISC_FINALE|PC_CLEAR~inputclkctrl                                                                                                                                                             ; |RISC_FINALE|PC_CLEAR~inputclkctrl                                                                                                                                                             ; outclk           ;
; |RISC_FINALE|STEP~inputclkctrl                                                                                                                                                                 ; |RISC_FINALE|STEP~inputclkctrl                                                                                                                                                                 ; outclk           ;
; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9~clkctrl                                                                                                                                        ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|inst9~clkctrl                                                                                                                                        ; outclk           ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]~feeder                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]~feeder                                          ; combout          ;
; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_5kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                        ; combout          ;
; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                        ; |RISC_FINALE|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                        ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Nov 04 20:50:55 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RISC_FINALE -c RISC_FINALE
Info: Using vector source file "C:/Users/Mengyun Jia/Desktop/RISC_FINALE_DEV/RISC_FINALE.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "OPERATION[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPERATION[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPERATION[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPERATION[21]" in design.
Info: Inverted registers were found during simulation
    Info: Register: |RISC_FINALE|sld_hub:sld_hub_inst|tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      33.93 %
Info: Number of transitions in simulation is 20599
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Fri Nov 04 20:50:56 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


