<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Untethered lowRISC tutorial &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet><script defer data-domain=lowrisc.org src=https://plausible.io/js/script.js></script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Untethered lowRISC tutorial</h1><p><em>By Wei Song</em></p><p><strong>Release version 0.2</strong> (12-2015)</p><h2 id=introduction:383f0aecaa7d47330af1225c641b4341>Introduction</h2><p><a href=https://www.lowrisc.org/>lowRISC</a> is a not-for-profit organisation whose goal is to
produce a fully open source System-on-Chip (SoC) in volume. We are
building upon RISC-V processor core implementations from the RISC-V
team at UC Berkeley. We will produce a SoC design to populate a
low-cost community development board and to act as an ideal starting
point for derivative open-source and commercial designs.</p><p>This tutorial introduces a standalone implementation of the <a href=https://github.com/ucb-bar/rocket-chip>Rocket chip</a>.
The original Rocket chip relies on a companion processor
for accessing peripheral devices and I/O. This design replaces the companion
processor with actual peripheral devices on FPGA providing an &lsquo;untethered&rsquo;
SoC that is able to boot a <a href=https://github.com/riscv/riscv-linux>RISC-V Linux</a>. A demo is provided using
either a <a href=http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html>Xilinx Kintex-7 KC705 evaluation kit</a>
or a low-end <a href=http://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/>Nexys™4 DDR Artix-7 FPGA Board</a>.</p><p>Please note that this release is based on recent upstream Rocket-chip sources
and therefore it does not currently include the tagged memory support provided
in our previous release. We plan to re-integrate tagged memory support with
additional optimisations in the early half of next year.</p><p>The tutorial also acts as an introduction to the RISC-V tools and provides
a step-by-step guide to setting up the environment necessary to run
test programs either in simulation or on an FPGA.</p><h3 id=contents:383f0aecaa7d47330af1225c641b4341>Contents</h3><ol><li><a href=https://www.lowrisc.org/docs/untether-v0.2/overview/>Overview of the Rocket chip</a><ul><li><a href=https://www.lowrisc.org/docs/untether-v0.2/rocket-core/>Rocket core</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/mmio/>Memory mapped I/O (MMIO)</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/pcr/>Memory and I/O maps, soft reset, and interrupts</a></li><li><a href=/docs/untether-v0.2/bootload/>Bootload procedure</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/parameter/>Configuration parameters</a></li></ul></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/dev-env/>The development environment</a><ul><li><a href=https://www.lowrisc.org/docs/untether-v0.2/xilinx/>Install Xilinx Vivado</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/verilator/>Install Verilator</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/riscv_compile/>Compile and install RISC-V cross-compiler</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/linux_compile/>Compile the RISC-V Linux and the ramdisk <code>root.bin</code></a></li></ul></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/simulation/>Simulations and FPGA Demo</a><ul><li><a href=/docs/untether-v0.2/spike/>Behavioural Simulation (Spike)</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/vsim/>RTL simulation</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/>FPGA demo</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-sim/>FPGA simulation</a></li></ul></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/release/>Release notes</a><ul><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/><strong>Version 0.1</strong>: tagged memory (04-2015)</a></li></ul></li></ol><h3 id=other-useful-sources-of-information:383f0aecaa7d47330af1225c641b4341>Other useful sources of information</h3><ul><li><a href=https://github.com/riscv/riscv-tools/blob/master/README.md>Setting up the RISC-V tools</a></li><li><a href=https://www.lowrisc.org/docs/memo-2014-001-tagged-memory-and-minion-cores/>Tagged memory and minion cores in the lowRISC SoC (lowRISC-MEMO 2014-001)</a></li><li><a href=https://riscv.org/specifications/>The RISC-V Instruction Set Manual &ndash; Volume I: User-Level ISA</a></li><li><a href=https://riscv.org/specifications/privileged-isa/>The RISC-V Instruction Set Manual &ndash; Volume II: Privileged Architecture</a></li></ul><h3 id=acknowledgements:383f0aecaa7d47330af1225c641b4341>Acknowledgements</h3><p>Many thanks to the RISC-V team at Berkeley for all their support and
guidance. Special thanks to
Krste Asanović,
Scott Beamer,
Christopher Celio,
Henry Cook,
Yunsup Lee,
and
Andrew Waterman
for fielding numerous questions from us about the implementation
details of the Rocket core and chip.</p><p>Also thanks to Stefan Wallentowitz who has provided advice for this release.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>