#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Oct 22 22:37:54 2019
# Process ID: 3952
# Current directory: C:/Users/Sanaullah/Documents/GitHub/Verilog/Asign_4_1_LFSR_internal/Asign_4_1_LFSR_internal.runs/synth_1
# Command line: vivado.exe -log LFSR_internal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LFSR_internal.tcl
# Log file: C:/Users/Sanaullah/Documents/GitHub/Verilog/Asign_4_1_LFSR_internal/Asign_4_1_LFSR_internal.runs/synth_1/LFSR_internal.vds
# Journal file: C:/Users/Sanaullah/Documents/GitHub/Verilog/Asign_4_1_LFSR_internal/Asign_4_1_LFSR_internal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LFSR_internal.tcl -notrace
