

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 2648bc7b51f12c2196fedc33a2342573  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55df60d4349e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4b270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4b500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4b790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4ba20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4bcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4bf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4c1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4c460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4c6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4cbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4ce60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4d360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4d5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55df60d4d860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4da80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4dca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4dec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4e0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4e300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4e520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4e740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4e960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4eb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4eda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4efc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4f1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4f400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4f620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4f840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55df60d4fa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe7100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe7140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe7180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe71c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe6380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe70e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60d52900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60d52920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe70e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60d52904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55df60fe70f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc0188cb30..

GPGPU-Sim PTX: cudaLaunch for 0x0x55df60d4349e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 30411
gpu_sim_insn = 32858240
gpu_ipc =    1080.4722
gpu_tot_sim_cycle = 30411
gpu_tot_sim_insn = 32858240
gpu_tot_ipc =    1080.4722
gpu_tot_issued_cta = 145
gpu_occupancy = 12.3338% 
gpu_tot_occupancy = 12.3338% 
max_total_param_size = 0
gpu_stall_dramfull = 58451
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.5109
partiton_level_parallism_total  =      13.5109
partiton_level_parallism_util =      22.0951
partiton_level_parallism_util_total  =      22.0951
L2_BW  =     489.4189 GB/Sec
L2_BW_total  =     489.4189 GB/Sec
gpu_total_sim_rate=143485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1284
	L1D_cache_core[1]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[2]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1147
	L1D_cache_core[5]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[7]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[8]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[9]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[11]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 193
	L1D_cache_core[13]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[16]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 405
	L1D_cache_core[17]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[18]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[19]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[20]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[21]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[23]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 350
	L1D_cache_core[24]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[25]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[26]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[27]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[28]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 575
	L1D_cache_core[29]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[30]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[31]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[33]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[34]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[35]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[36]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[37]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 654
	L1D_cache_core[38]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[39]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 975
	L1D_cache_core[40]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[42]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[43]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[44]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[45]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[46]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 722
	L1D_cache_core[48]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 1033
	L1D_cache_core[50]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 724
	L1D_cache_core[51]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 776
	L1D_cache_core[53]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 1224
	L1D_cache_core[54]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[55]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[56]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 461
	L1D_cache_core[57]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1334
	L1D_cache_core[58]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 722
	L1D_cache_core[59]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 1617
	L1D_cache_core[60]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 670
	L1D_cache_core[61]: Access = 4864, Miss = 4352, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[62]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[63]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[64]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 863
	L1D_cache_core[65]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 552
	L1D_cache_core[66]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[67]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1021
	L1D_cache_core[68]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 728
	L1D_cache_core[69]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321
	L1D_cache_core[70]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[71]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[72]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 677
	L1D_cache_core[73]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[74]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[75]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 853
	L1D_cache_core[76]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 708
	L1D_cache_core[77]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1045
	L1D_cache_core[78]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1002
	L1D_cache_core[79]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_total_cache_accesses = 444160
	L1D_total_cache_misses = 410880
	L1D_total_cache_miss_rate = 0.9251
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 41943
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 148224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10976
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30967
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
908, 908, 908, 908, 908, 908, 908, 908, 
gpgpu_n_tot_thrd_icount = 33904128
gpgpu_n_tot_w_icount = 1059504
gpgpu_n_stall_shd_mem = 593400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114944
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 296448
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 2078464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 139168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 454232
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2576277	W0_Idle:1030296	W0_Scoreboard:2602083	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:568	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1052696
single_issue_nums: WS0:263316	WS1:263316	WS2:263316	WS3:263316	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 919552 {8:114944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4597760 {40:114944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 4193 
max_icnt2mem_latency = 4029 
maxmrqlatency = 1538 
max_icnt2sh_latency = 338 
averagemflatency = 884 
avg_icnt2mem_latency = 634 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 13 
mrq_lat_table:8424 	4997 	4469 	7106 	15253 	17774 	18706 	15211 	10232 	2845 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43392 	82424 	164991 	92278 	27673 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	21606 	28421 	39187 	51354 	73078 	132781 	41959 	22494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	229114 	53916 	40914 	37299 	27467 	17110 	4714 	346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	8 	15 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        50        64        64        64        64        62        64        64        64        64        64        64        64        64        64        64 
dram[16]:        49        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        61        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        52        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        57        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12786     10757     12144     11309      9962     10658     12414     10883     12496     11879     11817     10435     12635     11290     12074     11842 
dram[1]:     12625     11456     12057     11307     10098     10897     12091     11416     12285     12488     11906     11020     11855     13048     12368     11729 
dram[2]:     11875     11441     12097     11207     10192     11059     11754     11207     12123     11913     11527     11115     12585     12458     12251     12137 
dram[3]:     12481     10783     12100     11503     10165     11038     12452     10976     12339     11664     10947     10723     13094     12153     12492     12101 
dram[4]:     11842     11761     12411     11235     10051     10966     12486     11568     12920     11541     11338     10531     12405     12171     12598     11306 
dram[5]:     11842     11468     11728     11613     10005     10898     11939     11458     12254     11339     11374     10483     12370     11730     12262     11458 
dram[6]:     11940     12306     11444     11259     10128     10965     12334     11350     12290     11611     11562     11196     13449     12236     12387     12219 
dram[7]:     12316     11705     11654     11143     10133     10991     12346     11148     12495     11164     11012     11146     12857     12400     12828     11917 
dram[8]:     11836     11586     11961     11927     10270     10776     11565     10944     12450     10393     11336     11638     12837     11704     11444     11911 
dram[9]:     11738     12584     11711     12023     10236     11195     11800     10942     12258     11255     12175     11381     12639     12177     12152     12087 
dram[10]:     11590     11202     11956     12012     10039     11085     11979     10841     12027     11310     12465     11487     12857     12147     12920     11632 
dram[11]:     11383     12345     12626     11063     10041     10583     11974     10748     12584     11115     12002     11536     13058     11866     12285     11312 
dram[12]:     11642     11212     11956     11320     10009     11033     11614     11501     12657     11317     12331     11586     12705     11980     12488     12188 
dram[13]:     11431     11665     11429     12622     10223     11017     11309     11139     12571     11991     12246     11489     13467     12455     12058     11405 
dram[14]:     12147     11268     12208     11903     10413     11033     11625     11129     12066     11157     12446     11205     13407     12509     12746     11585 
dram[15]:     11986     11183     12403     12323     10098     10790     11753     11317     12138     11060     12342     11477     12930     12284     12424     11514 
dram[16]:     12241     11227     12403     10891     10296     11065     12519     11631     12947     12352     12396     11716     12537     11044     12263     11485 
dram[17]:     12233     11803     11947     10944     10329     11124     12505     11949     12972     12667     12741     11789     12355     11708     12381     12076 
dram[18]:     11727     11793     10947     10971     10015     11143     11885     11542     12869     12247     12271     11687     12789     12085     12034     11600 
dram[19]:     12051     11582     11156     11140     10288     11247     12520     11413     12998     12107     12224     11051     12292     11856     12210     11274 
dram[20]:     12729     11208     11654     11384     10081     11114     12543     11711     12901     12741     12363     11137     12357     11638     12817     11614 
dram[21]:     12693     11337     11760     10608     10072     11050     12368     12000     12580     12754     12372     11730     11769     11646     12287     11677 
dram[22]:     12187     11340     11004     10845     10021     10847     12507     12053     12800     12325     12400     12079     12243     13041     12214     11480 
dram[23]:     12085     11160     11454     10845     10024     11183     12256     11963     12824     12474     12427     11613     12232     12076     12077     11999 
dram[24]:     11918     10821     11714     10988     10344     11299     12266     11860     12755     11815     12404     12264     12238     11493     11265     11656 
dram[25]:     11722     11056     11957     10927     10371     11309     12248     11835     12784     12426     12064     12242     12849     11308     11859     11621 
dram[26]:     11758     10744     11548     10950     10039     11234     12236     11263     12879     11593     12680     11849     12642     11370     12234     11301 
dram[27]:     11633     10599     11975     10801     10023     11269     12231     11292     12861     11433     12649     12039     12222     11855     12595     10995 
dram[28]:     12222     11030     11372     11149     10285     11261     12292     11785     12911     11545     12421     12358     12834     12178     11656     11416 
dram[29]:     12117     12221     11905     11509     10470     11283     12223     12007     12647     12242     12665     12137     12820     11729     11773     11312 
dram[30]:     11866     11368     11519     10899     10597     11298     12310     12072     12490     12598     12664     12227     13697     11647     12118     11312 
dram[31]:     11459     11103     10975     10838     10608     11299     12354     11802     12796     12270     12501     12351     13021     10977     11946     11087 
average row accesses per activate:
dram[0]:  8.750000  9.037037  9.520000  8.400000  6.833333  6.896552  6.750000  6.689655  7.037037  6.714286  7.407407  6.964286  8.571428  6.714286  6.888889  7.440000 
dram[1]:  9.800000  9.461538  8.785714  8.586206  7.555555  6.187500  5.812500  7.000000  7.185185  6.758621  7.111111  6.896552  7.038462  6.482759  8.136364  7.000000 
dram[2]:  8.566667 10.818182  8.892858  8.533334  6.931035  6.758621  6.571429  6.821429  7.230769  6.322581  6.344828  6.451613  6.962963  6.962963  7.280000  6.750000 
dram[3]:  8.062500  8.333333  9.520000  9.481482  6.516129  6.785714  6.344828  6.551724  6.354839  5.823529  6.266667  5.600000  6.413793  6.551724  6.714286  6.962963 
dram[4]:  9.615385  8.533334  8.750000  7.696970  6.896552  5.941176  7.200000  6.466667  8.043478  6.533333  6.366667  6.793103  6.629630  6.642857  7.708333  6.925926 
dram[5]:  9.840000  9.259259  8.096774  8.620689  9.900000  6.666667  6.807693  6.187500  6.093750  6.062500  6.062500  5.742857  6.607143  6.642857  7.695652  6.266667 
dram[6]:  7.967742  8.400000 10.250000  8.620689  7.692307  7.538462  6.000000  5.939394  6.566667  5.882353  7.360000  5.714286  6.379310  7.120000  8.900000  7.230769 
dram[7]: 10.583333  9.920000  8.133333  8.857142  7.407407  5.941176  7.230769  5.705883  7.680000  5.878788  8.043478  6.896552  6.607143  7.120000  7.280000  8.260870 
dram[8]:  8.096774  8.064516  8.200000  8.129032  7.214286  6.333333  6.413793  6.888889  7.269231  6.533333  6.433333  7.071429  6.962963  6.888889  6.740741  6.714286 
dram[9]:  7.757576  8.785714  8.482759  9.769231  7.142857  6.857143  7.280000  7.230769  7.720000  7.680000  6.400000  6.387097  7.111111  7.307693  7.000000  7.440000 
dram[10]:  8.827586  9.916667  9.760000 11.181818  7.222222  6.121212  6.642857  7.461538  8.714286  6.387097  7.000000  5.527778  8.043478  6.413793  6.655172  7.520000 
dram[11]:  8.433333  8.064516  9.185185  9.615385  7.370370  6.322581  6.000000  7.230769  8.043478  6.964286  7.600000  6.566667  6.777778  5.875000  6.925926  7.000000 
dram[12]:  8.962963  8.333333  8.032258  8.928572  6.758621  7.142857  5.937500  6.193548  8.130435  7.185185  7.680000  6.931035  6.300000  7.280000  7.583333  9.500000 
dram[13]:  8.714286  9.384615  8.620689  9.148149  7.333333  6.375000  6.714286  6.322581  7.230769  6.031250  7.720000  6.533333  7.956522  6.607143  7.583333  7.307693 
dram[14]:  7.937500  7.935484  8.387096 13.444445  8.333333  6.600000  7.826087  6.758621  7.346154  6.666667  6.062500  5.848485  6.888889  7.520000  8.000000  7.826087 
dram[15]:  7.545455  8.642858  8.400000 10.869565  7.576923  6.387097  7.000000  7.185185  8.260870  5.611111  6.724138  7.000000  6.064516  6.620690  6.413793  7.200000 
dram[16]:  8.433333  9.185185  8.482759  9.185185  7.178571  7.840000  6.133333  5.937500  6.433333  6.714286  6.857143  6.129032  6.344828  6.129032  8.318182  6.620690 
dram[17]:  8.466666  8.758620  9.423077  7.875000  7.142857  6.322581  6.482759  6.266667  7.520000  6.400000  6.892857  6.193548  7.000000  6.200000  8.363636  5.764706 
dram[18]:  9.392858  9.037037 10.333333  8.533334  7.407407  7.230769  7.440000  6.714286  6.129032  6.758621  6.517241  5.878788  8.900000  6.551724  7.115385  5.878788 
dram[19]:  9.407408  8.193548  9.111111  9.259259  6.633333  6.551724  7.200000  6.125000  7.192307  6.928571  7.541667  7.185185  8.950000  8.083333  7.708333  6.031250 
dram[20]: 10.652174  8.533334  8.466666 10.869565  6.483871  6.827586  6.642857  7.230769  7.461538  7.280000  8.086957  8.347826  7.625000  6.888889  6.857143  6.785714 
dram[21]:  8.750000  7.812500  9.111111 10.500000  8.000000  8.166667  6.962963  6.571429  6.156250  7.037037  6.923077  6.655172  8.857142  6.266667  7.153846  6.551724 
dram[22]:  9.807693  7.696970  9.760000  8.785714  7.034483  6.689655  7.153846  5.878788  6.892857  7.230769  8.666667  7.600000  6.851852  6.413793  7.037037  6.000000 
dram[23]:  8.433333  8.896552  8.892858  8.551724  7.000000  7.000000  7.440000  7.833333  6.300000  6.571429  6.607143  7.461538  6.096774  6.413793  7.111111  6.642857 
dram[24]:  8.964286  8.642858  8.433333  7.371428  6.468750  7.384615  7.000000  7.307693  6.785714  5.696970  7.440000  7.833333  6.962963  6.482759  7.520000  5.705883 
dram[25]:  8.258064  8.266666 10.913043  7.470588  6.677419  7.384615  6.571429  6.928571  7.074074  6.714286  6.814815  6.400000  7.739130  7.230769  7.640000  6.551724 
dram[26]:  8.533334  7.470588  9.259259  9.730769  7.035714  7.185185  6.962963  5.600000  6.333333  7.307693  6.482759  6.551724  8.571428  7.541667  7.833333  5.848485 
dram[27]:  9.222222  8.620689 10.608696  9.142858  7.500000  7.680000  6.620690  5.818182  6.551724  5.939394  7.520000  8.260870  7.280000  7.037037  5.696970  6.290323 
dram[28]: 11.045455  5.952381  9.148149  8.193548  6.793103  7.185185  6.888889  6.062500  6.482759  5.939394  7.115385  5.485714  7.583333  6.482759  8.130435  6.093750 
dram[29]:  9.259259  8.193548 10.416667  8.758620  6.580645  7.185185  6.266667  6.620690  7.037037  7.360000  6.785714  6.620690  8.285714  5.757576  6.892857  6.062500 
dram[30]:  7.228571  7.111111 11.136364  9.692307  7.615385  6.928571  6.888889  6.400000  5.727273  6.193548  7.400000  6.714286  7.652174  6.193548  7.037037  6.258065 
dram[31]:  8.166667 10.083333  9.222222  8.433333  7.960000  6.758621  8.454545  6.290323  6.400000  6.129032  6.482759  6.000000  8.318182  6.193548  6.925926  6.366667 
average row locality = 105123/14333 = 7.334333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[1]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[2]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[3]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[4]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[5]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[6]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[7]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[8]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[9]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[10]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[11]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[12]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[13]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[14]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[15]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[16]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[17]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[18]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[19]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[20]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[21]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[22]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[23]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[24]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[25]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[26]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[27]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[28]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[29]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[30]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
dram[31]:       192       192       192       192       144       136       128       128       128       128       128       128       128       128       128       128 
total dram reads = 74496
bank skew: 192/128 = 1.50
chip skew: 2328/2328 = 1.00
number of total write accesses:
dram[0]:       232       208       184       240       248       256       248       264       280       240       288       280       208       240       232       232 
dram[1]:       240       216       216       232       240       248       232       272       264       272       256       288       224       240       208       216 
dram[2]:       264       184       232       256       240       240       224       252       256       272       224       288       240       240       216       244 
dram[3]:       264       232       184       256       232       216       224       248       280       280       240       272       232       248       240       240 
dram[4]:       232       256       216       248       224       264       208       264       248       272       256       280       204       232       228       240 
dram[5]:       216       232       240       232       216       256       196       280       272       264       264       304       232       232       196       240 
dram[6]:       240       240       216       232       224       240       232       272       280       288       248       288       248       200       200       240 
dram[7]:       264       224       208       224       224       264       240       264       264       264       248       288       248       200       216       248 
dram[8]:       240       232       216       240       248       216       232       232       272       272       264       288       240       232       216       240 
dram[9]:       256       216       216       248       224       224       216       240       280       256       256       296       256       248       216       232 
dram[10]:       256       184       208       216       216       264       232       264       248       280       256       288       240       232       264       240 
dram[11]:       248       232       224       232       224       240       272       240       248       268       264       288       224       240       236       216 
dram[12]:       200       232       232       232       232       256       248       256       248       264       256       296       248       216       216       248 
dram[13]:       208       208       232       220       216       272       240       272       240       264       264       292       240       232       224       248 
dram[14]:       248       216       272       200       224       248       208       272       272       288       264       264       232       240       224       208 
dram[15]:       232       200       240       232       216       248       216       264       264       296       272       272       240       256       232       208 
dram[16]:       264       224       216       224       248       240       224       248       264       240       272       248       224       248       232       256 
dram[17]:       248       248       212       240       224       240       240       240       256       256       260       256       216       232       232       272 
dram[18]:       296       208       224       256       224       208       232       240       256       272       248       264       200       248       232       264 
dram[19]:       280       248       216       232       224       216       208       272       248       264       216       264       232       264       232       264 
dram[20]:       224       256       248       232       228       248       232       240       280       216       232       256       236       232       256       248 
dram[21]:       232       232       216       240       256       240       240       224       288       248       208       264       232       240       232       248 
dram[22]:       272       248       208       216       240       232       232       264       272       240       216       248       240       232       248       256 
dram[23]:       248       264       232       224       240       212       232       240       256       224       240       264       256       232       256       252 
dram[24]:       240       200       256       264       256       224       216       248       272       240       232       240       240       240       240       264 
dram[25]:       264       224       240       248       256       224       224       264       272       240       224       256       200       240       256       248 
dram[26]:       256       248       232       244       220       232       240       272       256       248       240       248       208       212       240       260 
dram[27]:       240       232       208       256       208       224       256       256       248       272       240       248       216       248       240       272 
dram[28]:       224       232       232       248       216       232       232       264       248       272       232       256       216       240       256       272 
dram[29]:       232       248       232       248       240       232       240       256       248       224       248       256       184       248       264       264 
dram[30]:       248       256       232       240       216       232       232       256       264       256       232       240       192       256       248       264 
dram[31]:       232       200       248       244       224       240       232       268       256       248       240       256       224       256       256       256 
total dram writes = 123976
bank skew: 304/184 = 1.65
chip skew: 3896/3840 = 1.01
average mf latency per bank:
dram[0]:       1256      1519      1517      1476      5855      5227      1178      1332      1140      1410      1152      1339      1414      1398      1244      1414
dram[1]:       1204      1492      1374      1556      5988      5349      1299      1327      1173      1326      1248      1327      1379      1435      1356      1485
dram[2]:       1155      1717      1365      1439      6113      5577      1320      1387      1201      1291      1489      1331      1268      1469      1300      1362
dram[3]:       1122      1462      1500      1389      6159      5986      1282      1365      1113      1228      1351      1354      1334      1440      1199      1375
dram[4]:       1242      1393      1340      1464      6238      5082      1339      1296      1286      1320      1234      1304      1492      1427      1248      1369
dram[5]:       1303      1480      1350      1513      6386      5319      1439      1235      1128      1304      1249      1260      1323      1519      1387      1421
dram[6]:       1199      1452      1419      1513      6357      5559      1286      1261      1108      1191      1360      1300      1288      1683      1431      1396
dram[7]:       1122      1520      1438      1524      6269      5159      1213      1306      1210      1339      1336      1290      1229      1606      1346      1328
dram[8]:       1253      1516      1342      1482      5674      5607      1283      1525      1211      1328      1238      1305      1227      1405      1390      1473
dram[9]:       1208      1586      1311      1462      6110      5498      1372      1510      1185      1404      1211      1218      1183      1327      1416      1485
dram[10]:       1196      1713      1393      1582      6360      5137      1334      1353      1278      1309      1240      1234      1207      1350      1227      1422
dram[11]:       1263      1427      1267      1519      6129      5442      1163      1349      1305      1317      1206      1228      1290      1351      1287      1492
dram[12]:       1402      1497      1245      1475      6044      5137      1226      1397      1285      1360      1147      1192      1192      1433      1379      1360
dram[13]:       1327      1568      1250      1609      6195      4739      1266      1356      1269      1373      1147      1281      1218      1392      1303      1431
dram[14]:       1228      1584      1109      1696      6106      4976      1409      1290      1180      1304      1161      1317      1187      1393      1334      1539
dram[15]:       1249      1612      1258      1492      6278      5273      1363      1342      1228      1261      1176      1300      1181      1326      1281      1530
dram[16]:       1230      1529      1438      1598      5400      4789      1191      1250      1122      1296      1171      1346      1362      1419      1247      1298
dram[17]:       1258      1469      1447      1523      5814      4949      1108      1322      1174      1245      1163      1345      1434      1513      1283      1253
dram[18]:       1034      1593      1352      1454      5942      5531      1177      1278      1135      1183      1214      1234      1545      1366      1315      1258
dram[19]:       1111      1412      1396      1522      5830      5230      1287      1151      1215      1192      1401      1212      1339      1286      1265      1290
dram[20]:       1318      1390      1270      1553      5764      4741      1163      1292      1128      1374      1285      1314      1328      1418      1222      1434
dram[21]:       1306      1507      1435      1548      5281      4855      1174      1341      1080      1227      1427      1292      1369      1439      1267      1387
dram[22]:       1176      1437      1438      1585      5632      4988      1230      1204      1103      1257      1357      1329      1352      1542      1198      1375
dram[23]:       1207      1333      1311      1558      5596      5354      1187      1330      1159      1334      1267      1296      1267      1495      1166      1390
dram[24]:       1281      1642      1229      1411      5070      4937      1252      1339      1079      1334      1267      1273      1194      1467      1281      1406
dram[25]:       1269      1644      1313      1491      5088      4950      1218      1252      1138      1385      1267      1331      1396      1499      1279      1488
dram[26]:       1274      1502      1270      1502      5940      4966      1161      1191      1190      1330      1215      1350      1375      1508      1379      1368
dram[27]:       1323      1508      1347      1438      6053      5115      1104      1273      1226      1242      1207      1285      1363      1387      1313      1355
dram[28]:       1412      1508      1297      1440      5715      4248      1180      1287      1242      1249      1267      1264      1330      1412      1248      1366
dram[29]:       1345      1471      1319      1470      5254      4468      1170      1263      1183      1483      1218      1258      1464      1350      1255      1379
dram[30]:       1278      1398      1330      1507      5727      4545      1136      1224      1115      1316      1230      1345      1492      1317      1282      1354
dram[31]:       1352      1631      1243      1485      5593      4493      1142      1241      1165      1291      1232      1252      1327      1326      1236      1419
maximum mf latency per bank:
dram[0]:       1502      1755      1388      1843      4165      3359      1289      1568      1258      1606      1438      1655      1421      1651      1450      1377
dram[1]:       1435      1679      1390      1867      4143      3411      1408      1595      1369      1570      1441      1667      1468      1597      1459      1453
dram[2]:       1429      1748      1339      1729      4145      3473      1419      1563      1364      1621      1420      1648      1355      1492      1452      1350
dram[3]:       1395      1757      1401      1793      4147      3606      1306      1659      1313      1638      1416      1715      1399      1554      1323      1328
dram[4]:       1352      1729      1379      1816      4185      3441      1295      1520      1271      1563      1315      1658      1352      1505      1366      1363
dram[5]:       1357      1777      1464      1728      4175      3446      1282      1550      1366      1633      1367      1670      1345      1626      1366      1403
dram[6]:       1539      1730      1475      1851      4192      3366      1403      1549      1498      1577      1332      1625      1482      1661      1497      1452
dram[7]:       1501      1744      1332      1850      4193      3455      1291      1531      1348      1558      1363      1606      1329      1646      1406      1381
dram[8]:       1397      2069      1317      1892      4055      3080      1331      1824      1405      1823      1384      1471      1368      1375      1323      1624
dram[9]:       1537      1919      1441      1765      4036      3117      1397      1833      1450      1836      1414      1415      1322      1356      1352      1613
dram[10]:       1372      1863      1406      1771      4128      3186      1348      1682      1403      1683      1420      1439      1415      1340      1346      1565
dram[11]:       1358      1739      1298      1800      4109      3224      1352      1672      1409      1697      1384      1528      1425      1373      1296      1615
dram[12]:       1345      1794      1378      1797      4010      3011      1342      1699      1338      1728      1429      1528      1380      1406      1265      1624
dram[13]:       1341      1952      1403      1724      3984      3036      1341      1808      1402      1867      1437      1535      1393      1421      1350      1649
dram[14]:       1428      1856      1401      1744      4091      2969      1479      1689      1390      1697      1307      1397      1400      1420      1398      1573
dram[15]:       1450      1805      1406      1808      4073      3035      1426      1724      1348      1771      1341      1422      1426      1434      1380      1619
dram[16]:       1441      1710      1412      2076      3883      2714      1427      1344      1328      1351      1402      1376      1356      2058      1374      1442
dram[17]:       1442      1768      1416      2243      3872      2763      1469      1312      1533      1340      1375      1351      1388      2233      1400      1459
dram[18]:       1364      1816      1402      2056      3958      2867      1341      1354      1418      1320      1405      1525      1420      2064      1418      1483
dram[19]:       1366      1742      1378      1717      3927      2906      1368      1357      1399      1387      1430      1545      1436      1657      1431      1477
dram[20]:       1405      1793      1323      1901      3832      2739      1302      1390      1534      1406      1525      1415      1340      1919      1414      1444
dram[21]:       1335      1835      1400      1931      3792      2758      1325      1338      1365      1331      1478      1398      1345      1926      1402      1435
dram[22]:       1280      1951      1397      2012      3860      2611      1299      1352      1358      1338      1375      1475      1345      1982      1320      1449
dram[23]:       1393      1806      1423      2029      3848      2678      1273      1405      1544      1305      1537      1476      1312      1997      1395      1456
dram[24]:       1448      2077      1406      1910      3647      2440      1336      1408      1386      1453      1373      1377      1397      2056      1312      2211
dram[25]:       1380      2075      1374      1834      3639      2429      1424      1343      1504      1450      1309      1439      1490      2052      1514      2206
dram[26]:       1391      2180      1361      1934      3750      2630      1445      1274      1333      1364      1357      1384      1478      1952      1489      2134
dram[27]:       1472      2199      1380      1920      3703      2647      1387      1483      1358      1307      1306      1388      1518      1944      1488      2189
dram[28]:       1432      2141      1405      2091      3658      2221      1465      1482      1325      1423      1438      1316      1339      2069      1320      2027
dram[29]:       1452      2254      1414      1740      3658      2227      1332      1308      1409      1387      1440      1310      1366      1528      1369      2128
dram[30]:       1338      1939      1329      1867      3662      2265      1447      1337      1536      1383      1327      1385      1487      1957      1286      2064
dram[31]:       1338      1995      1352      1973      3652      2342      1464      1351      1387      1398      1334      1369      1424      2017      1323      2099
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16564 n_act=435 n_pre=420 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3794 bw_util=0.2681
n_activity=7925 dram_eff=0.7725
bk0: 192a 19435i bk1: 192a 19934i bk2: 192a 20400i bk3: 192a 18943i bk4: 144a 19852i bk5: 136a 19317i bk6: 128a 20014i bk7: 128a 19353i bk8: 128a 19322i bk9: 128a 20038i bk10: 128a 19630i bk11: 128a 19268i bk12: 128a 19837i bk13: 128a 19534i bk14: 128a 19981i bk15: 128a 19940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866768
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.595588
Bank_Level_Parallism = 6.988318
Bank_Level_Parallism_Col = 6.055817
Bank_Level_Parallism_Ready = 3.866057
write_to_read_ratio_blp_rw_average = 0.697164
GrpLevelPara = 2.891190 

BW Util details:
bwutil = 0.268097 
total_CMD = 22835 
util_bw = 6122 
Wasted_Col = 1342 
Wasted_Row = 240 
Idle = 15131 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 571 
WTRc_limit = 265 
RTWc_limit = 1956 
CCDLc_limit = 1282 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 245 
RTWc_limit_alone = 1748 

Commands details: 
total_CMD = 22835 
n_nop = 16564 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3794 
n_act = 435 
n_pre = 420 
n_ref = 0 
n_req = 3298 
total_req = 6122 

Dual Bus Interface Util: 
issued_total_row = 855 
issued_total_col = 6122 
Row_Bus_Util =  0.037443 
CoL_Bus_Util = 0.268097 
Either_Row_CoL_Bus_Util = 0.274622 
Issued_on_Two_Bus_Simul_Util = 0.030917 
issued_two_Eff = 0.112582 
queue_avg = 12.073133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16549 n_act=440 n_pre=425 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3811 bw_util=0.2688
n_activity=7905 dram_eff=0.7766
bk0: 192a 20066i bk1: 192a 20020i bk2: 192a 19911i bk3: 192a 19477i bk4: 144a 19597i bk5: 136a 19533i bk6: 128a 20034i bk7: 128a 19076i bk8: 128a 19751i bk9: 128a 19653i bk10: 128a 19859i bk11: 128a 20055i bk12: 128a 19867i bk13: 128a 19623i bk14: 128a 20318i bk15: 128a 20242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865408
Row_Buffer_Locality_read = 0.978522
Row_Buffer_Locality_write = 0.589958
Bank_Level_Parallism = 6.759932
Bank_Level_Parallism_Col = 5.831879
Bank_Level_Parallism_Ready = 3.553185
write_to_read_ratio_blp_rw_average = 0.700179
GrpLevelPara = 2.904145 

BW Util details:
bwutil = 0.268842 
total_CMD = 22835 
util_bw = 6139 
Wasted_Col = 1220 
Wasted_Row = 268 
Idle = 15208 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 553 
WTRc_limit = 351 
RTWc_limit = 1475 
CCDLc_limit = 1204 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 282 
RTWc_limit_alone = 1310 

Commands details: 
total_CMD = 22835 
n_nop = 16549 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3811 
n_act = 440 
n_pre = 425 
n_ref = 0 
n_req = 3294 
total_req = 6139 

Dual Bus Interface Util: 
issued_total_row = 865 
issued_total_col = 6139 
Row_Bus_Util =  0.037880 
CoL_Bus_Util = 0.268842 
Either_Row_CoL_Bus_Util = 0.275279 
Issued_on_Two_Bus_Simul_Util = 0.031443 
issued_two_Eff = 0.114222 
queue_avg = 12.446815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 30425 -   mf: uid=1465307, sid4294967295:w4294967295, part=2, addr=0xc0da2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30325), 
Ready @ 30433 -   mf: uid=1465308, sid4294967295:w4294967295, part=2, addr=0xc0da2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30333), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16524 n_act=446 n_pre=432 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3822 bw_util=0.2693
n_activity=8068 dram_eff=0.7623
bk0: 192a 19311i bk1: 192a 20318i bk2: 192a 20079i bk3: 192a 19339i bk4: 144a 19709i bk5: 136a 19822i bk6: 128a 19795i bk7: 128a 19499i bk8: 128a 19798i bk9: 128a 19792i bk10: 128a 19948i bk11: 128a 19610i bk12: 128a 19885i bk13: 128a 19737i bk14: 128a 20638i bk15: 128a 19739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863706
Row_Buffer_Locality_read = 0.978952
Row_Buffer_Locality_write = 0.583942
Bank_Level_Parallism = 6.544625
Bank_Level_Parallism_Col = 5.664940
Bank_Level_Parallism_Ready = 3.682114
write_to_read_ratio_blp_rw_average = 0.709602
GrpLevelPara = 2.820186 

BW Util details:
bwutil = 0.269323 
total_CMD = 22835 
util_bw = 6150 
Wasted_Col = 1415 
Wasted_Row = 323 
Idle = 14947 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 686 
WTRc_limit = 227 
RTWc_limit = 1625 
CCDLc_limit = 1116 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 200 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 22835 
n_nop = 16524 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3822 
n_act = 446 
n_pre = 432 
n_ref = 0 
n_req = 3296 
total_req = 6150 

Dual Bus Interface Util: 
issued_total_row = 878 
issued_total_col = 6150 
Row_Bus_Util =  0.038450 
CoL_Bus_Util = 0.269323 
Either_Row_CoL_Bus_Util = 0.276374 
Issued_on_Two_Bus_Simul_Util = 0.031399 
issued_two_Eff = 0.113611 
queue_avg = 12.933348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16484 n_act=472 n_pre=458 n_ref_event=0 n_req=3300 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3873 bw_util=0.2716
n_activity=8040 dram_eff=0.7713
bk0: 192a 19267i bk1: 192a 19935i bk2: 192a 20033i bk3: 192a 19547i bk4: 144a 20496i bk5: 136a 20131i bk6: 128a 19819i bk7: 128a 18937i bk8: 128a 19281i bk9: 128a 19071i bk10: 128a 19568i bk11: 128a 19602i bk12: 128a 19709i bk13: 128a 19384i bk14: 128a 20002i bk15: 128a 19686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856320
Row_Buffer_Locality_read = 0.976804
Row_Buffer_Locality_write = 0.567456
Bank_Level_Parallism = 6.949852
Bank_Level_Parallism_Col = 6.000803
Bank_Level_Parallism_Ready = 3.831479
write_to_read_ratio_blp_rw_average = 0.702132
GrpLevelPara = 2.902798 

BW Util details:
bwutil = 0.271557 
total_CMD = 22835 
util_bw = 6201 
Wasted_Col = 1295 
Wasted_Row = 301 
Idle = 15038 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 576 
WTRc_limit = 201 
RTWc_limit = 1784 
CCDLc_limit = 1174 
rwq = 0 
CCDLc_limit_alone = 987 
WTRc_limit_alone = 169 
RTWc_limit_alone = 1629 

Commands details: 
total_CMD = 22835 
n_nop = 16484 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3873 
n_act = 472 
n_pre = 458 
n_ref = 0 
n_req = 3300 
total_req = 6201 

Dual Bus Interface Util: 
issued_total_row = 930 
issued_total_col = 6201 
Row_Bus_Util =  0.040727 
CoL_Bus_Util = 0.271557 
Either_Row_CoL_Bus_Util = 0.278126 
Issued_on_Two_Bus_Simul_Util = 0.034158 
issued_two_Eff = 0.122815 
queue_avg = 12.614189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16534 n_act=451 n_pre=436 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3820 bw_util=0.2692
n_activity=7954 dram_eff=0.7729
bk0: 192a 19790i bk1: 192a 19661i bk2: 192a 20134i bk3: 192a 19806i bk4: 144a 20503i bk5: 136a 19223i bk6: 128a 19673i bk7: 128a 19137i bk8: 128a 20127i bk9: 128a 19859i bk10: 128a 19933i bk11: 128a 19760i bk12: 128a 20155i bk13: 128a 19871i bk14: 128a 20339i bk15: 128a 20023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862184
Row_Buffer_Locality_read = 0.977234
Row_Buffer_Locality_write = 0.582899
Bank_Level_Parallism = 6.572541
Bank_Level_Parallism_Col = 5.625151
Bank_Level_Parallism_Ready = 3.411353
write_to_read_ratio_blp_rw_average = 0.710625
GrpLevelPara = 2.900712 

BW Util details:
bwutil = 0.269236 
total_CMD = 22835 
util_bw = 6148 
Wasted_Col = 1319 
Wasted_Row = 239 
Idle = 15129 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 622 
WTRc_limit = 213 
RTWc_limit = 2284 
CCDLc_limit = 1406 
rwq = 0 
CCDLc_limit_alone = 1040 
WTRc_limit_alone = 183 
RTWc_limit_alone = 1948 

Commands details: 
total_CMD = 22835 
n_nop = 16534 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3820 
n_act = 451 
n_pre = 436 
n_ref = 0 
n_req = 3296 
total_req = 6148 

Dual Bus Interface Util: 
issued_total_row = 887 
issued_total_col = 6148 
Row_Bus_Util =  0.038844 
CoL_Bus_Util = 0.269236 
Either_Row_CoL_Bus_Util = 0.275936 
Issued_on_Two_Bus_Simul_Util = 0.032144 
issued_two_Eff = 0.116489 
queue_avg = 12.265645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 30433 -   mf: uid=1465309, sid4294967295:w4294967295, part=5, addr=0xc1165500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30333), 
Ready @ 30439 -   mf: uid=1465310, sid4294967295:w4294967295, part=5, addr=0xc1165580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30339), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16505 n_act=458 n_pre=443 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.2698
n_activity=8183 dram_eff=0.7528
bk0: 192a 20176i bk1: 192a 19604i bk2: 192a 19307i bk3: 192a 19364i bk4: 144a 20245i bk5: 136a 19553i bk6: 128a 20204i bk7: 128a 19400i bk8: 128a 19329i bk9: 128a 19934i bk10: 128a 19869i bk11: 128a 19372i bk12: 128a 20375i bk13: 128a 19579i bk14: 128a 20579i bk15: 128a 19695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860182
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.574844
Bank_Level_Parallism = 6.536221
Bank_Level_Parallism_Col = 5.643091
Bank_Level_Parallism_Ready = 3.621916
write_to_read_ratio_blp_rw_average = 0.699585
GrpLevelPara = 2.834880 

BW Util details:
bwutil = 0.269761 
total_CMD = 22835 
util_bw = 6160 
Wasted_Col = 1519 
Wasted_Row = 286 
Idle = 14870 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 716 
WTRc_limit = 307 
RTWc_limit = 2002 
CCDLc_limit = 1266 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 280 
RTWc_limit_alone = 1916 

Commands details: 
total_CMD = 22835 
n_nop = 16505 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 458 
n_pre = 443 
n_ref = 0 
n_req = 3296 
total_req = 6160 

Dual Bus Interface Util: 
issued_total_row = 901 
issued_total_col = 6160 
Row_Bus_Util =  0.039457 
CoL_Bus_Util = 0.269761 
Either_Row_CoL_Bus_Util = 0.277206 
Issued_on_Two_Bus_Simul_Util = 0.032012 
issued_two_Eff = 0.115482 
queue_avg = 12.223210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16547 n_act=453 n_pre=437 n_ref_event=0 n_req=3300 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3810 bw_util=0.2688
n_activity=7898 dram_eff=0.7772
bk0: 192a 19941i bk1: 192a 19901i bk2: 192a 19376i bk3: 192a 19226i bk4: 144a 19959i bk5: 136a 19400i bk6: 128a 19773i bk7: 128a 18651i bk8: 128a 19737i bk9: 128a 19388i bk10: 128a 19876i bk11: 128a 19652i bk12: 128a 19590i bk13: 128a 20068i bk14: 128a 20578i bk15: 128a 19788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861712
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.579058
Bank_Level_Parallism = 6.949689
Bank_Level_Parallism_Col = 6.002422
Bank_Level_Parallism_Ready = 3.698762
write_to_read_ratio_blp_rw_average = 0.708224
GrpLevelPara = 2.927610 

BW Util details:
bwutil = 0.268798 
total_CMD = 22835 
util_bw = 6138 
Wasted_Col = 1321 
Wasted_Row = 273 
Idle = 15103 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 550 
WTRc_limit = 224 
RTWc_limit = 2570 
CCDLc_limit = 1349 
rwq = 0 
CCDLc_limit_alone = 1019 
WTRc_limit_alone = 177 
RTWc_limit_alone = 2287 

Commands details: 
total_CMD = 22835 
n_nop = 16547 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3810 
n_act = 453 
n_pre = 437 
n_ref = 0 
n_req = 3300 
total_req = 6138 

Dual Bus Interface Util: 
issued_total_row = 890 
issued_total_col = 6138 
Row_Bus_Util =  0.038975 
CoL_Bus_Util = 0.268798 
Either_Row_CoL_Bus_Util = 0.275367 
Issued_on_Two_Bus_Simul_Util = 0.032406 
issued_two_Eff = 0.117684 
queue_avg = 12.650405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16550 n_act=438 n_pre=422 n_ref_event=0 n_req=3300 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3808 bw_util=0.2687
n_activity=8074 dram_eff=0.76
bk0: 192a 19708i bk1: 192a 20155i bk2: 192a 20128i bk3: 192a 20073i bk4: 144a 19897i bk5: 136a 18807i bk6: 128a 19768i bk7: 128a 18988i bk8: 128a 19770i bk9: 128a 19409i bk10: 128a 20114i bk11: 128a 19748i bk12: 128a 19836i bk13: 128a 20359i bk14: 128a 20015i bk15: 128a 19994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866322
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.594142
Bank_Level_Parallism = 6.607643
Bank_Level_Parallism_Col = 5.763546
Bank_Level_Parallism_Ready = 3.588820
write_to_read_ratio_blp_rw_average = 0.699391
GrpLevelPara = 2.898873 

BW Util details:
bwutil = 0.268710 
total_CMD = 22835 
util_bw = 6136 
Wasted_Col = 1355 
Wasted_Row = 359 
Idle = 14985 

BW Util Bottlenecks: 
RCDc_limit = 171 
RCDWRc_limit = 604 
WTRc_limit = 212 
RTWc_limit = 2323 
CCDLc_limit = 1095 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 190 
RTWc_limit_alone = 2078 

Commands details: 
total_CMD = 22835 
n_nop = 16550 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3808 
n_act = 438 
n_pre = 422 
n_ref = 0 
n_req = 3300 
total_req = 6136 

Dual Bus Interface Util: 
issued_total_row = 860 
issued_total_col = 6136 
Row_Bus_Util =  0.037661 
CoL_Bus_Util = 0.268710 
Either_Row_CoL_Bus_Util = 0.275235 
Issued_on_Two_Bus_Simul_Util = 0.031136 
issued_two_Eff = 0.113126 
queue_avg = 12.706766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7068
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16548 n_act=459 n_pre=444 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3809 bw_util=0.2688
n_activity=7953 dram_eff=0.7717
bk0: 192a 19989i bk1: 192a 19602i bk2: 192a 19428i bk3: 192a 19425i bk4: 144a 20163i bk5: 136a 19890i bk6: 128a 20333i bk7: 128a 19263i bk8: 128a 20107i bk9: 128a 19924i bk10: 128a 19420i bk11: 128a 19449i bk12: 128a 19916i bk13: 128a 20514i bk14: 128a 19773i bk15: 128a 19608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859884
Row_Buffer_Locality_read = 0.976375
Row_Buffer_Locality_write = 0.575916
Bank_Level_Parallism = 6.681361
Bank_Level_Parallism_Col = 5.671300
Bank_Level_Parallism_Ready = 3.562653
write_to_read_ratio_blp_rw_average = 0.695237
GrpLevelPara = 2.808047 

BW Util details:
bwutil = 0.268754 
total_CMD = 22835 
util_bw = 6137 
Wasted_Col = 1370 
Wasted_Row = 251 
Idle = 15077 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 564 
WTRc_limit = 246 
RTWc_limit = 1895 
CCDLc_limit = 1254 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 207 
RTWc_limit_alone = 1756 

Commands details: 
total_CMD = 22835 
n_nop = 16548 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3809 
n_act = 459 
n_pre = 444 
n_ref = 0 
n_req = 3298 
total_req = 6137 

Dual Bus Interface Util: 
issued_total_row = 903 
issued_total_col = 6137 
Row_Bus_Util =  0.039545 
CoL_Bus_Util = 0.268754 
Either_Row_CoL_Bus_Util = 0.275323 
Issued_on_Two_Bus_Simul_Util = 0.032976 
issued_two_Eff = 0.119771 
queue_avg = 12.343683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16552 n_act=438 n_pre=422 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3839 bw_util=0.2701
n_activity=7824 dram_eff=0.7882
bk0: 192a 19566i bk1: 192a 20002i bk2: 192a 20014i bk3: 192a 19741i bk4: 144a 20135i bk5: 136a 20488i bk6: 128a 20415i bk7: 128a 19543i bk8: 128a 20017i bk9: 128a 19529i bk10: 128a 19714i bk11: 128a 19791i bk12: 128a 19532i bk13: 128a 20064i bk14: 128a 20115i bk15: 128a 20056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866829
Row_Buffer_Locality_read = 0.977234
Row_Buffer_Locality_write = 0.599376
Bank_Level_Parallism = 6.511673
Bank_Level_Parallism_Col = 5.562643
Bank_Level_Parallism_Ready = 3.433923
write_to_read_ratio_blp_rw_average = 0.688906
GrpLevelPara = 2.810796 

BW Util details:
bwutil = 0.270068 
total_CMD = 22835 
util_bw = 6167 
Wasted_Col = 1306 
Wasted_Row = 194 
Idle = 15168 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 569 
WTRc_limit = 339 
RTWc_limit = 1402 
CCDLc_limit = 1281 
rwq = 0 
CCDLc_limit_alone = 1103 
WTRc_limit_alone = 275 
RTWc_limit_alone = 1288 

Commands details: 
total_CMD = 22835 
n_nop = 16552 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3839 
n_act = 438 
n_pre = 422 
n_ref = 0 
n_req = 3298 
total_req = 6167 

Dual Bus Interface Util: 
issued_total_row = 860 
issued_total_col = 6167 
Row_Bus_Util =  0.037661 
CoL_Bus_Util = 0.270068 
Either_Row_CoL_Bus_Util = 0.275148 
Issued_on_Two_Bus_Simul_Util = 0.032582 
issued_two_Eff = 0.118415 
queue_avg = 12.173550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16563 n_act=433 n_pre=419 n_ref_event=0 n_req=3300 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3795 bw_util=0.2681
n_activity=7829 dram_eff=0.7821
bk0: 192a 19821i bk1: 192a 20441i bk2: 192a 20170i bk3: 192a 20368i bk4: 144a 20205i bk5: 136a 19579i bk6: 128a 19892i bk7: 128a 19439i bk8: 128a 19388i bk9: 128a 19238i bk10: 128a 19335i bk11: 128a 19443i bk12: 128a 19847i bk13: 128a 19665i bk14: 128a 19912i bk15: 128a 19887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867459
Row_Buffer_Locality_read = 0.976804
Row_Buffer_Locality_write = 0.600629
Bank_Level_Parallism = 6.802616
Bank_Level_Parallism_Col = 5.917647
Bank_Level_Parallism_Ready = 3.742283
write_to_read_ratio_blp_rw_average = 0.689228
GrpLevelPara = 2.858550 

BW Util details:
bwutil = 0.268141 
total_CMD = 22835 
util_bw = 6123 
Wasted_Col = 1216 
Wasted_Row = 306 
Idle = 15190 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 548 
WTRc_limit = 240 
RTWc_limit = 1512 
CCDLc_limit = 1166 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 189 
RTWc_limit_alone = 1335 

Commands details: 
total_CMD = 22835 
n_nop = 16563 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3795 
n_act = 433 
n_pre = 419 
n_ref = 0 
n_req = 3300 
total_req = 6123 

Dual Bus Interface Util: 
issued_total_row = 852 
issued_total_col = 6123 
Row_Bus_Util =  0.037311 
CoL_Bus_Util = 0.268141 
Either_Row_CoL_Bus_Util = 0.274666 
Issued_on_Two_Bus_Simul_Util = 0.030786 
issued_two_Eff = 0.112085 
queue_avg = 12.983402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9834
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16570 n_act=447 n_pre=432 n_ref_event=0 n_req=3302 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3798 bw_util=0.2683
n_activity=7821 dram_eff=0.7833
bk0: 192a 19614i bk1: 192a 19817i bk2: 192a 19631i bk3: 192a 19261i bk4: 144a 19807i bk5: 136a 19624i bk6: 128a 19162i bk7: 128a 20037i bk8: 128a 19689i bk9: 128a 19592i bk10: 128a 19775i bk11: 128a 19502i bk12: 128a 19596i bk13: 128a 19686i bk14: 128a 19707i bk15: 128a 20143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863539
Row_Buffer_Locality_read = 0.976804
Row_Buffer_Locality_write = 0.587435
Bank_Level_Parallism = 7.103539
Bank_Level_Parallism_Col = 6.216179
Bank_Level_Parallism_Ready = 3.813255
write_to_read_ratio_blp_rw_average = 0.699808
GrpLevelPara = 2.901113 

BW Util details:
bwutil = 0.268272 
total_CMD = 22835 
util_bw = 6126 
Wasted_Col = 1186 
Wasted_Row = 289 
Idle = 15234 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 496 
WTRc_limit = 197 
RTWc_limit = 1607 
CCDLc_limit = 1125 
rwq = 0 
CCDLc_limit_alone = 842 
WTRc_limit_alone = 165 
RTWc_limit_alone = 1356 

Commands details: 
total_CMD = 22835 
n_nop = 16570 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3798 
n_act = 447 
n_pre = 432 
n_ref = 0 
n_req = 3302 
total_req = 6126 

Dual Bus Interface Util: 
issued_total_row = 879 
issued_total_col = 6126 
Row_Bus_Util =  0.038494 
CoL_Bus_Util = 0.268272 
Either_Row_CoL_Bus_Util = 0.274360 
Issued_on_Two_Bus_Simul_Util = 0.032406 
issued_two_Eff = 0.118117 
queue_avg = 12.258157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2582
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16559 n_act=436 n_pre=421 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3812 bw_util=0.2689
n_activity=7805 dram_eff=0.7867
bk0: 192a 20001i bk1: 192a 19389i bk2: 192a 19844i bk3: 192a 19319i bk4: 144a 19968i bk5: 136a 18951i bk6: 128a 18918i bk7: 128a 19052i bk8: 128a 19984i bk9: 128a 19939i bk10: 128a 19440i bk11: 128a 19346i bk12: 128a 20027i bk13: 128a 20306i bk14: 128a 20259i bk15: 128a 20118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866403
Row_Buffer_Locality_read = 0.976375
Row_Buffer_Locality_write = 0.599165
Bank_Level_Parallism = 7.023508
Bank_Level_Parallism_Col = 6.099303
Bank_Level_Parallism_Ready = 3.828013
write_to_read_ratio_blp_rw_average = 0.701004
GrpLevelPara = 2.860948 

BW Util details:
bwutil = 0.268885 
total_CMD = 22835 
util_bw = 6140 
Wasted_Col = 1211 
Wasted_Row = 306 
Idle = 15178 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 504 
WTRc_limit = 252 
RTWc_limit = 1601 
CCDLc_limit = 1138 
rwq = 0 
CCDLc_limit_alone = 953 
WTRc_limit_alone = 225 
RTWc_limit_alone = 1443 

Commands details: 
total_CMD = 22835 
n_nop = 16559 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3812 
n_act = 436 
n_pre = 421 
n_ref = 0 
n_req = 3298 
total_req = 6140 

Dual Bus Interface Util: 
issued_total_row = 857 
issued_total_col = 6140 
Row_Bus_Util =  0.037530 
CoL_Bus_Util = 0.268885 
Either_Row_CoL_Bus_Util = 0.274841 
Issued_on_Two_Bus_Simul_Util = 0.031574 
issued_two_Eff = 0.114882 
queue_avg = 12.578673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5787
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16557 n_act=440 n_pre=424 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3792 bw_util=0.268
n_activity=7963 dram_eff=0.7686
bk0: 192a 20082i bk1: 192a 20326i bk2: 192a 19811i bk3: 192a 20022i bk4: 144a 20377i bk5: 136a 19100i bk6: 128a 19798i bk7: 128a 19122i bk8: 128a 19631i bk9: 128a 19418i bk10: 128a 19408i bk11: 128a 19303i bk12: 128a 19498i bk13: 128a 19814i bk14: 128a 20096i bk15: 128a 19760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865285
Row_Buffer_Locality_read = 0.977234
Row_Buffer_Locality_write = 0.591815
Bank_Level_Parallism = 6.826602
Bank_Level_Parallism_Col = 5.972136
Bank_Level_Parallism_Ready = 3.842810
write_to_read_ratio_blp_rw_average = 0.697331
GrpLevelPara = 2.854521 

BW Util details:
bwutil = 0.268010 
total_CMD = 22835 
util_bw = 6120 
Wasted_Col = 1374 
Wasted_Row = 280 
Idle = 15061 

BW Util Bottlenecks: 
RCDc_limit = 181 
RCDWRc_limit = 639 
WTRc_limit = 239 
RTWc_limit = 1517 
CCDLc_limit = 1229 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 212 
RTWc_limit_alone = 1367 

Commands details: 
total_CMD = 22835 
n_nop = 16557 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3792 
n_act = 440 
n_pre = 424 
n_ref = 0 
n_req = 3296 
total_req = 6120 

Dual Bus Interface Util: 
issued_total_row = 864 
issued_total_col = 6120 
Row_Bus_Util =  0.037837 
CoL_Bus_Util = 0.268010 
Either_Row_CoL_Bus_Util = 0.274929 
Issued_on_Two_Bus_Simul_Util = 0.030917 
issued_two_Eff = 0.112456 
queue_avg = 12.581476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5815
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16535 n_act=437 n_pre=421 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3845 bw_util=0.2703
n_activity=7787 dram_eff=0.7927
bk0: 192a 19524i bk1: 192a 19900i bk2: 192a 19382i bk3: 192a 20549i bk4: 144a 19898i bk5: 136a 19830i bk6: 128a 20342i bk7: 128a 19351i bk8: 128a 19868i bk9: 128a 19812i bk10: 128a 19375i bk11: 128a 19656i bk12: 128a 19949i bk13: 128a 20027i bk14: 128a 20183i bk15: 128a 20829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867254
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.599585
Bank_Level_Parallism = 6.612283
Bank_Level_Parallism_Col = 5.701634
Bank_Level_Parallism_Ready = 3.507695
write_to_read_ratio_blp_rw_average = 0.685547
GrpLevelPara = 2.899080 

BW Util details:
bwutil = 0.270331 
total_CMD = 22835 
util_bw = 6173 
Wasted_Col = 1137 
Wasted_Row = 278 
Idle = 15247 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 481 
WTRc_limit = 241 
RTWc_limit = 1329 
CCDLc_limit = 1042 
rwq = 0 
CCDLc_limit_alone = 862 
WTRc_limit_alone = 210 
RTWc_limit_alone = 1180 

Commands details: 
total_CMD = 22835 
n_nop = 16535 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3845 
n_act = 437 
n_pre = 421 
n_ref = 0 
n_req = 3298 
total_req = 6173 

Dual Bus Interface Util: 
issued_total_row = 858 
issued_total_col = 6173 
Row_Bus_Util =  0.037574 
CoL_Bus_Util = 0.270331 
Either_Row_CoL_Bus_Util = 0.275892 
Issued_on_Two_Bus_Simul_Util = 0.032012 
issued_two_Eff = 0.116032 
queue_avg = 12.092052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0921
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16527 n_act=454 n_pre=438 n_ref_event=0 n_req=3300 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3837 bw_util=0.27
n_activity=7937 dram_eff=0.7767
bk0: 192a 19770i bk1: 192a 19894i bk2: 192a 19126i bk3: 192a 19897i bk4: 144a 19857i bk5: 136a 19660i bk6: 128a 20174i bk7: 128a 19029i bk8: 128a 20013i bk9: 128a 19431i bk10: 128a 19610i bk11: 128a 19458i bk12: 128a 19428i bk13: 128a 19529i bk14: 128a 19864i bk15: 128a 20047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862132
Row_Buffer_Locality_read = 0.976804
Row_Buffer_Locality_write = 0.585492
Bank_Level_Parallism = 6.983791
Bank_Level_Parallism_Col = 6.058042
Bank_Level_Parallism_Ready = 3.748256
write_to_read_ratio_blp_rw_average = 0.695834
GrpLevelPara = 2.933279 

BW Util details:
bwutil = 0.269980 
total_CMD = 22835 
util_bw = 6165 
Wasted_Col = 1240 
Wasted_Row = 307 
Idle = 15123 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 541 
WTRc_limit = 313 
RTWc_limit = 1658 
CCDLc_limit = 1322 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 262 
RTWc_limit_alone = 1396 

Commands details: 
total_CMD = 22835 
n_nop = 16527 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3837 
n_act = 454 
n_pre = 438 
n_ref = 0 
n_req = 3300 
total_req = 6165 

Dual Bus Interface Util: 
issued_total_row = 892 
issued_total_col = 6165 
Row_Bus_Util =  0.039063 
CoL_Bus_Util = 0.269980 
Either_Row_CoL_Bus_Util = 0.276243 
Issued_on_Two_Bus_Simul_Util = 0.032801 
issued_two_Eff = 0.118738 
queue_avg = 13.538997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.539
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16593 n_act=454 n_pre=439 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3780 bw_util=0.2675
n_activity=8019 dram_eff=0.7617
bk0: 192a 19822i bk1: 192a 20102i bk2: 192a 19906i bk3: 192a 19839i bk4: 144a 19435i bk5: 136a 19638i bk6: 128a 19897i bk7: 128a 19841i bk8: 128a 19231i bk9: 128a 19828i bk10: 128a 19590i bk11: 128a 19907i bk12: 128a 19477i bk13: 128a 19854i bk14: 128a 20104i bk15: 128a 19506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860891
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.573684
Bank_Level_Parallism = 6.741262
Bank_Level_Parallism_Col = 5.784837
Bank_Level_Parallism_Ready = 3.690242
write_to_read_ratio_blp_rw_average = 0.690275
GrpLevelPara = 2.864923 

BW Util details:
bwutil = 0.267484 
total_CMD = 22835 
util_bw = 6108 
Wasted_Col = 1409 
Wasted_Row = 294 
Idle = 15024 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 562 
WTRc_limit = 284 
RTWc_limit = 2360 
CCDLc_limit = 1383 
rwq = 0 
CCDLc_limit_alone = 1017 
WTRc_limit_alone = 252 
RTWc_limit_alone = 2026 

Commands details: 
total_CMD = 22835 
n_nop = 16593 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3780 
n_act = 454 
n_pre = 439 
n_ref = 0 
n_req = 3296 
total_req = 6108 

Dual Bus Interface Util: 
issued_total_row = 893 
issued_total_col = 6108 
Row_Bus_Util =  0.039107 
CoL_Bus_Util = 0.267484 
Either_Row_CoL_Bus_Util = 0.273352 
Issued_on_Two_Bus_Simul_Util = 0.033238 
issued_two_Eff = 0.121596 
queue_avg = 11.567287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5673
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16534 n_act=461 n_pre=445 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3844 bw_util=0.2703
n_activity=7982 dram_eff=0.7732
bk0: 192a 19592i bk1: 192a 19921i bk2: 192a 19972i bk3: 192a 19400i bk4: 144a 20063i bk5: 136a 19640i bk6: 128a 20037i bk7: 128a 19806i bk8: 128a 19731i bk9: 128a 19742i bk10: 128a 19607i bk11: 128a 19777i bk12: 128a 20288i bk13: 128a 19877i bk14: 128a 19871i bk15: 128a 19280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859878
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.573805
Bank_Level_Parallism = 6.695484
Bank_Level_Parallism_Col = 5.718683
Bank_Level_Parallism_Ready = 3.684219
write_to_read_ratio_blp_rw_average = 0.682737
GrpLevelPara = 2.889989 

BW Util details:
bwutil = 0.270287 
total_CMD = 22835 
util_bw = 6172 
Wasted_Col = 1325 
Wasted_Row = 276 
Idle = 15062 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 523 
WTRc_limit = 263 
RTWc_limit = 1930 
CCDLc_limit = 1279 
rwq = 0 
CCDLc_limit_alone = 1065 
WTRc_limit_alone = 243 
RTWc_limit_alone = 1736 

Commands details: 
total_CMD = 22835 
n_nop = 16534 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3844 
n_act = 461 
n_pre = 445 
n_ref = 0 
n_req = 3296 
total_req = 6172 

Dual Bus Interface Util: 
issued_total_row = 906 
issued_total_col = 6172 
Row_Bus_Util =  0.039676 
CoL_Bus_Util = 0.270287 
Either_Row_CoL_Bus_Util = 0.275936 
Issued_on_Two_Bus_Simul_Util = 0.034027 
issued_two_Eff = 0.123314 
queue_avg = 11.380688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3807
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16543 n_act=444 n_pre=428 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3833 bw_util=0.2698
n_activity=7937 dram_eff=0.7762
bk0: 192a 19828i bk1: 192a 20018i bk2: 192a 19901i bk3: 192a 19892i bk4: 144a 19601i bk5: 136a 19436i bk6: 128a 20469i bk7: 128a 19377i bk8: 128a 19450i bk9: 128a 19369i bk10: 128a 19902i bk11: 128a 19597i bk12: 128a 20072i bk13: 128a 19690i bk14: 128a 20435i bk15: 128a 19994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864700
Row_Buffer_Locality_read = 0.979811
Row_Buffer_Locality_write = 0.585848
Bank_Level_Parallism = 6.691081
Bank_Level_Parallism_Col = 5.715915
Bank_Level_Parallism_Ready = 3.614673
write_to_read_ratio_blp_rw_average = 0.689954
GrpLevelPara = 2.845411 

BW Util details:
bwutil = 0.269805 
total_CMD = 22835 
util_bw = 6161 
Wasted_Col = 1315 
Wasted_Row = 238 
Idle = 15121 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 508 
WTRc_limit = 235 
RTWc_limit = 2212 
CCDLc_limit = 1142 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 201 
RTWc_limit_alone = 2029 

Commands details: 
total_CMD = 22835 
n_nop = 16543 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3833 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 3296 
total_req = 6161 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 6161 
Row_Bus_Util =  0.038187 
CoL_Bus_Util = 0.269805 
Either_Row_CoL_Bus_Util = 0.275542 
Issued_on_Two_Bus_Simul_Util = 0.032450 
issued_two_Eff = 0.117769 
queue_avg = 10.352967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.353
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16608 n_act=432 n_pre=417 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3774 bw_util=0.2672
n_activity=7975 dram_eff=0.7651
bk0: 192a 19824i bk1: 192a 19633i bk2: 192a 20032i bk3: 192a 20278i bk4: 144a 19979i bk5: 136a 19704i bk6: 128a 20073i bk7: 128a 19153i bk8: 128a 19840i bk9: 128a 19388i bk10: 128a 20094i bk11: 128a 19951i bk12: 128a 20303i bk13: 128a 20183i bk14: 128a 20406i bk15: 128a 19552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867827
Row_Buffer_Locality_read = 0.978952
Row_Buffer_Locality_write = 0.594937
Bank_Level_Parallism = 6.440641
Bank_Level_Parallism_Col = 5.501127
Bank_Level_Parallism_Ready = 3.660603
write_to_read_ratio_blp_rw_average = 0.678619
GrpLevelPara = 2.769394 

BW Util details:
bwutil = 0.267221 
total_CMD = 22835 
util_bw = 6102 
Wasted_Col = 1468 
Wasted_Row = 230 
Idle = 15035 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 534 
WTRc_limit = 254 
RTWc_limit = 1715 
CCDLc_limit = 1302 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 201 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 22835 
n_nop = 16608 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3774 
n_act = 432 
n_pre = 417 
n_ref = 0 
n_req = 3298 
total_req = 6102 

Dual Bus Interface Util: 
issued_total_row = 849 
issued_total_col = 6102 
Row_Bus_Util =  0.037180 
CoL_Bus_Util = 0.267221 
Either_Row_CoL_Bus_Util = 0.272695 
Issued_on_Two_Bus_Simul_Util = 0.031706 
issued_two_Eff = 0.116268 
queue_avg = 11.377009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.377
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16551 n_act=423 n_pre=407 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3809 bw_util=0.2688
n_activity=7952 dram_eff=0.7718
bk0: 192a 20412i bk1: 192a 20123i bk2: 192a 20150i bk3: 192a 20510i bk4: 144a 20049i bk5: 136a 19561i bk6: 128a 19787i bk7: 128a 19726i bk8: 128a 19685i bk9: 128a 20002i bk10: 128a 19824i bk11: 128a 19999i bk12: 128a 20246i bk13: 128a 19995i bk14: 128a 20251i bk15: 128a 19732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870850
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = 0.606283
Bank_Level_Parallism = 6.353034
Bank_Level_Parallism_Col = 5.438272
Bank_Level_Parallism_Ready = 3.431481
write_to_read_ratio_blp_rw_average = 0.696281
GrpLevelPara = 2.844764 

BW Util details:
bwutil = 0.268754 
total_CMD = 22835 
util_bw = 6137 
Wasted_Col = 1251 
Wasted_Row = 260 
Idle = 15187 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 510 
WTRc_limit = 220 
RTWc_limit = 1507 
CCDLc_limit = 1133 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 187 
RTWc_limit_alone = 1395 

Commands details: 
total_CMD = 22835 
n_nop = 16551 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3809 
n_act = 423 
n_pre = 407 
n_ref = 0 
n_req = 3294 
total_req = 6137 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 6137 
Row_Bus_Util =  0.036348 
CoL_Bus_Util = 0.268754 
Either_Row_CoL_Bus_Util = 0.275192 
Issued_on_Two_Bus_Simul_Util = 0.029910 
issued_two_Eff = 0.108689 
queue_avg = 10.278301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2783
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16570 n_act=435 n_pre=420 n_ref_event=0 n_req=3288 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3789 bw_util=0.2679
n_activity=7856 dram_eff=0.7786
bk0: 192a 19996i bk1: 192a 19817i bk2: 192a 19742i bk3: 192a 19737i bk4: 144a 19730i bk5: 136a 19632i bk6: 128a 19962i bk7: 128a 20168i bk8: 128a 19668i bk9: 128a 19654i bk10: 128a 20138i bk11: 128a 19941i bk12: 128a 20104i bk13: 128a 19750i bk14: 128a 19893i bk15: 128a 19449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867033
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = 0.592008
Bank_Level_Parallism = 6.719193
Bank_Level_Parallism_Col = 5.766644
Bank_Level_Parallism_Ready = 3.788458
write_to_read_ratio_blp_rw_average = 0.685253
GrpLevelPara = 2.848271 

BW Util details:
bwutil = 0.267878 
total_CMD = 22835 
util_bw = 6117 
Wasted_Col = 1280 
Wasted_Row = 231 
Idle = 15207 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 530 
WTRc_limit = 265 
RTWc_limit = 1325 
CCDLc_limit = 1225 
rwq = 0 
CCDLc_limit_alone = 1060 
WTRc_limit_alone = 247 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 22835 
n_nop = 16570 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3789 
n_act = 435 
n_pre = 420 
n_ref = 0 
n_req = 3288 
total_req = 6117 

Dual Bus Interface Util: 
issued_total_row = 855 
issued_total_col = 6117 
Row_Bus_Util =  0.037443 
CoL_Bus_Util = 0.267878 
Either_Row_CoL_Bus_Util = 0.274360 
Issued_on_Two_Bus_Simul_Util = 0.030961 
issued_two_Eff = 0.112849 
queue_avg = 11.474929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4749
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16563 n_act=443 n_pre=427 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3809 bw_util=0.2688
n_activity=7948 dram_eff=0.7721
bk0: 192a 19876i bk1: 192a 19914i bk2: 192a 20182i bk3: 192a 20158i bk4: 144a 19976i bk5: 136a 19643i bk6: 128a 19961i bk7: 128a 19555i bk8: 128a 19320i bk9: 128a 20325i bk10: 128a 20085i bk11: 128a 19891i bk12: 128a 20205i bk13: 128a 19902i bk14: 128a 20012i bk15: 128a 19837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864758
Row_Buffer_Locality_read = 0.975945
Row_Buffer_Locality_write = 0.593717
Bank_Level_Parallism = 6.441340
Bank_Level_Parallism_Col = 5.528381
Bank_Level_Parallism_Ready = 3.534463
write_to_read_ratio_blp_rw_average = 0.678619
GrpLevelPara = 2.898207 

BW Util details:
bwutil = 0.268754 
total_CMD = 22835 
util_bw = 6137 
Wasted_Col = 1308 
Wasted_Row = 286 
Idle = 15104 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 477 
WTRc_limit = 265 
RTWc_limit = 1933 
CCDLc_limit = 1200 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 231 
RTWc_limit_alone = 1680 

Commands details: 
total_CMD = 22835 
n_nop = 16563 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3809 
n_act = 443 
n_pre = 427 
n_ref = 0 
n_req = 3294 
total_req = 6137 

Dual Bus Interface Util: 
issued_total_row = 870 
issued_total_col = 6137 
Row_Bus_Util =  0.038099 
CoL_Bus_Util = 0.268754 
Either_Row_CoL_Bus_Util = 0.274666 
Issued_on_Two_Bus_Simul_Util = 0.032187 
issued_two_Eff = 0.117188 
queue_avg = 10.430830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4308
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16593 n_act=445 n_pre=431 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3780 bw_util=0.2675
n_activity=7948 dram_eff=0.7685
bk0: 192a 19790i bk1: 192a 19485i bk2: 192a 19609i bk3: 192a 19603i bk4: 144a 19435i bk5: 136a 19424i bk6: 128a 19852i bk7: 128a 19590i bk8: 128a 19526i bk9: 128a 19649i bk10: 128a 19274i bk11: 128a 19391i bk12: 128a 19325i bk13: 128a 20660i bk14: 128a 19782i bk15: 128a 19930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863373
Row_Buffer_Locality_read = 0.978522
Row_Buffer_Locality_write = 0.581493
Bank_Level_Parallism = 7.066753
Bank_Level_Parallism_Col = 6.114929
Bank_Level_Parallism_Ready = 3.873281
write_to_read_ratio_blp_rw_average = 0.702210
GrpLevelPara = 2.960792 

BW Util details:
bwutil = 0.267484 
total_CMD = 22835 
util_bw = 6108 
Wasted_Col = 1340 
Wasted_Row = 237 
Idle = 15150 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 533 
WTRc_limit = 180 
RTWc_limit = 2545 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 168 
RTWc_limit_alone = 2203 

Commands details: 
total_CMD = 22835 
n_nop = 16593 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3780 
n_act = 445 
n_pre = 431 
n_ref = 0 
n_req = 3296 
total_req = 6108 

Dual Bus Interface Util: 
issued_total_row = 876 
issued_total_col = 6108 
Row_Bus_Util =  0.038362 
CoL_Bus_Util = 0.267484 
Either_Row_CoL_Bus_Util = 0.273352 
Issued_on_Two_Bus_Simul_Util = 0.032494 
issued_two_Eff = 0.118872 
queue_avg = 10.423954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.424
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16527 n_act=454 n_pre=438 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3815 bw_util=0.269
n_activity=8361 dram_eff=0.7347
bk0: 192a 19675i bk1: 192a 20392i bk2: 192a 20411i bk3: 192a 19710i bk4: 144a 19315i bk5: 136a 20027i bk6: 128a 19999i bk7: 128a 19511i bk8: 128a 19549i bk9: 128a 20065i bk10: 128a 19942i bk11: 128a 20260i bk12: 128a 20126i bk13: 128a 19730i bk14: 128a 20172i bk15: 128a 19599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861187
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.577847
Bank_Level_Parallism = 6.254895
Bank_Level_Parallism_Col = 5.394537
Bank_Level_Parallism_Ready = 3.408270
write_to_read_ratio_blp_rw_average = 0.693495
GrpLevelPara = 2.850627 

BW Util details:
bwutil = 0.269017 
total_CMD = 22835 
util_bw = 6143 
Wasted_Col = 1541 
Wasted_Row = 335 
Idle = 14816 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 604 
WTRc_limit = 226 
RTWc_limit = 2504 
CCDLc_limit = 1472 
rwq = 0 
CCDLc_limit_alone = 1189 
WTRc_limit_alone = 186 
RTWc_limit_alone = 2261 

Commands details: 
total_CMD = 22835 
n_nop = 16527 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3815 
n_act = 454 
n_pre = 438 
n_ref = 0 
n_req = 3296 
total_req = 6143 

Dual Bus Interface Util: 
issued_total_row = 892 
issued_total_col = 6143 
Row_Bus_Util =  0.039063 
CoL_Bus_Util = 0.269017 
Either_Row_CoL_Bus_Util = 0.276243 
Issued_on_Two_Bus_Simul_Util = 0.031837 
issued_two_Eff = 0.115250 
queue_avg = 11.039106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0391
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16542 n_act=445 n_pre=430 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3825 bw_util=0.2695
n_activity=8266 dram_eff=0.7444
bk0: 192a 19883i bk1: 192a 19677i bk2: 192a 20236i bk3: 192a 19750i bk4: 144a 19726i bk5: 136a 19869i bk6: 128a 19977i bk7: 128a 19460i bk8: 128a 19878i bk9: 128a 20015i bk10: 128a 20312i bk11: 128a 19891i bk12: 128a 20647i bk13: 128a 20096i bk14: 128a 19959i bk15: 128a 19841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864355
Row_Buffer_Locality_read = 0.978522
Row_Buffer_Locality_write = 0.587500
Bank_Level_Parallism = 6.223370
Bank_Level_Parallism_Col = 5.276949
Bank_Level_Parallism_Ready = 3.475053
write_to_read_ratio_blp_rw_average = 0.682725
GrpLevelPara = 2.745944 

BW Util details:
bwutil = 0.269455 
total_CMD = 22835 
util_bw = 6153 
Wasted_Col = 1515 
Wasted_Row = 274 
Idle = 14893 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 580 
WTRc_limit = 196 
RTWc_limit = 1925 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 166 
RTWc_limit_alone = 1738 

Commands details: 
total_CMD = 22835 
n_nop = 16542 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3825 
n_act = 445 
n_pre = 430 
n_ref = 0 
n_req = 3298 
total_req = 6153 

Dual Bus Interface Util: 
issued_total_row = 875 
issued_total_col = 6153 
Row_Bus_Util =  0.038318 
CoL_Bus_Util = 0.269455 
Either_Row_CoL_Bus_Util = 0.275586 
Issued_on_Two_Bus_Simul_Util = 0.032187 
issued_two_Eff = 0.116796 
queue_avg = 11.580951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.581
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16515 n_act=449 n_pre=434 n_ref_event=0 n_req=3292 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3835 bw_util=0.2699
n_activity=8057 dram_eff=0.7649
bk0: 192a 19406i bk1: 192a 19394i bk2: 192a 19979i bk3: 192a 19640i bk4: 144a 20437i bk5: 136a 19664i bk6: 128a 20025i bk7: 128a 19477i bk8: 128a 19691i bk9: 128a 19858i bk10: 128a 19715i bk11: 128a 20221i bk12: 128a 20333i bk13: 128a 20078i bk14: 128a 20086i bk15: 128a 19565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863139
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.585417
Bank_Level_Parallism = 6.543300
Bank_Level_Parallism_Col = 5.654599
Bank_Level_Parallism_Ready = 3.479474
write_to_read_ratio_blp_rw_average = 0.700422
GrpLevelPara = 2.937785 

BW Util details:
bwutil = 0.269893 
total_CMD = 22835 
util_bw = 6163 
Wasted_Col = 1327 
Wasted_Row = 316 
Idle = 15029 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 555 
WTRc_limit = 169 
RTWc_limit = 2404 
CCDLc_limit = 1100 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 152 
RTWc_limit_alone = 2175 

Commands details: 
total_CMD = 22835 
n_nop = 16515 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3835 
n_act = 449 
n_pre = 434 
n_ref = 0 
n_req = 3292 
total_req = 6163 

Dual Bus Interface Util: 
issued_total_row = 883 
issued_total_col = 6163 
Row_Bus_Util =  0.038669 
CoL_Bus_Util = 0.269893 
Either_Row_CoL_Bus_Util = 0.276768 
Issued_on_Two_Bus_Simul_Util = 0.031793 
issued_two_Eff = 0.114873 
queue_avg = 10.001489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0015
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16524 n_act=444 n_pre=428 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3831 bw_util=0.2697
n_activity=8151 dram_eff=0.7556
bk0: 192a 19844i bk1: 192a 19370i bk2: 192a 19958i bk3: 192a 19575i bk4: 144a 20650i bk5: 136a 19951i bk6: 128a 19907i bk7: 128a 19873i bk8: 128a 19842i bk9: 128a 19602i bk10: 128a 20195i bk11: 128a 20173i bk12: 128a 20154i bk13: 128a 19941i bk14: 128a 19718i bk15: 128a 19598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864396
Row_Buffer_Locality_read = 0.978093
Row_Buffer_Locality_write = 0.588970
Bank_Level_Parallism = 6.366329
Bank_Level_Parallism_Col = 5.468626
Bank_Level_Parallism_Ready = 3.461926
write_to_read_ratio_blp_rw_average = 0.694814
GrpLevelPara = 2.913556 

BW Util details:
bwutil = 0.269718 
total_CMD = 22835 
util_bw = 6159 
Wasted_Col = 1425 
Wasted_Row = 316 
Idle = 14935 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 523 
WTRc_limit = 410 
RTWc_limit = 2068 
CCDLc_limit = 1148 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 366 
RTWc_limit_alone = 1904 

Commands details: 
total_CMD = 22835 
n_nop = 16524 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3831 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 3294 
total_req = 6159 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 6159 
Row_Bus_Util =  0.038187 
CoL_Bus_Util = 0.269718 
Either_Row_CoL_Bus_Util = 0.276374 
Issued_on_Two_Bus_Simul_Util = 0.031531 
issued_two_Eff = 0.114087 
queue_avg = 10.845588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8456
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16568 n_act=465 n_pre=451 n_ref_event=0 n_req=3296 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3773 bw_util=0.2672
n_activity=8262 dram_eff=0.7384
bk0: 192a 19991i bk1: 192a 19325i bk2: 192a 20072i bk3: 192a 19871i bk4: 144a 20013i bk5: 136a 19868i bk6: 128a 20105i bk7: 128a 19306i bk8: 128a 19400i bk9: 128a 19480i bk10: 128a 19964i bk11: 128a 20050i bk12: 128a 20473i bk13: 128a 20246i bk14: 128a 20367i bk15: 128a 19664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857230
Row_Buffer_Locality_read = 0.975515
Row_Buffer_Locality_write = 0.567368
Bank_Level_Parallism = 6.308318
Bank_Level_Parallism_Col = 5.502716
Bank_Level_Parallism_Ready = 3.616948
write_to_read_ratio_blp_rw_average = 0.677489
GrpLevelPara = 2.778249 

BW Util details:
bwutil = 0.267178 
total_CMD = 22835 
util_bw = 6101 
Wasted_Col = 1484 
Wasted_Row = 410 
Idle = 14840 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 570 
WTRc_limit = 155 
RTWc_limit = 1658 
CCDLc_limit = 1113 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 151 
RTWc_limit_alone = 1558 

Commands details: 
total_CMD = 22835 
n_nop = 16568 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3773 
n_act = 465 
n_pre = 451 
n_ref = 0 
n_req = 3296 
total_req = 6101 

Dual Bus Interface Util: 
issued_total_row = 916 
issued_total_col = 6101 
Row_Bus_Util =  0.040114 
CoL_Bus_Util = 0.267178 
Either_Row_CoL_Bus_Util = 0.274447 
Issued_on_Two_Bus_Simul_Util = 0.032844 
issued_two_Eff = 0.119674 
queue_avg = 10.538603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5386
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16508 n_act=451 n_pre=435 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3856 bw_util=0.2708
n_activity=7955 dram_eff=0.7774
bk0: 192a 19806i bk1: 192a 19897i bk2: 192a 20071i bk3: 192a 20144i bk4: 144a 19755i bk5: 136a 19869i bk6: 128a 20524i bk7: 128a 19859i bk8: 128a 19961i bk9: 128a 19803i bk10: 128a 20122i bk11: 128a 19627i bk12: 128a 20849i bk13: 128a 20044i bk14: 128a 20108i bk15: 128a 19463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863043
Row_Buffer_Locality_read = 0.979811
Row_Buffer_Locality_write = 0.581347
Bank_Level_Parallism = 6.445855
Bank_Level_Parallism_Col = 5.440537
Bank_Level_Parallism_Ready = 3.322930
write_to_read_ratio_blp_rw_average = 0.689850
GrpLevelPara = 2.856639 

BW Util details:
bwutil = 0.270812 
total_CMD = 22835 
util_bw = 6184 
Wasted_Col = 1204 
Wasted_Row = 175 
Idle = 15272 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 552 
WTRc_limit = 209 
RTWc_limit = 2006 
CCDLc_limit = 1190 
rwq = 0 
CCDLc_limit_alone = 877 
WTRc_limit_alone = 186 
RTWc_limit_alone = 1716 

Commands details: 
total_CMD = 22835 
n_nop = 16508 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3856 
n_act = 451 
n_pre = 435 
n_ref = 0 
n_req = 3294 
total_req = 6184 

Dual Bus Interface Util: 
issued_total_row = 886 
issued_total_col = 6184 
Row_Bus_Util =  0.038800 
CoL_Bus_Util = 0.270812 
Either_Row_CoL_Bus_Util = 0.277075 
Issued_on_Two_Bus_Simul_Util = 0.032538 
issued_two_Eff = 0.117433 
queue_avg = 9.495337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.49534
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16582 n_act=457 n_pre=442 n_ref_event=0 n_req=3294 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3804 bw_util=0.2685
n_activity=7779 dram_eff=0.7883
bk0: 192a 19307i bk1: 192a 19714i bk2: 192a 20128i bk3: 192a 19884i bk4: 144a 20026i bk5: 136a 19784i bk6: 128a 19629i bk7: 128a 19531i bk8: 128a 19468i bk9: 128a 19366i bk10: 128a 20237i bk11: 128a 19620i bk12: 128a 20754i bk13: 128a 19620i bk14: 128a 19925i bk15: 128a 19668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860146
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.573375
Bank_Level_Parallism = 6.876174
Bank_Level_Parallism_Col = 5.842746
Bank_Level_Parallism_Ready = 3.662264
write_to_read_ratio_blp_rw_average = 0.678932
GrpLevelPara = 2.929441 

BW Util details:
bwutil = 0.268535 
total_CMD = 22835 
util_bw = 6132 
Wasted_Col = 1203 
Wasted_Row = 224 
Idle = 15276 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 469 
WTRc_limit = 266 
RTWc_limit = 2015 
CCDLc_limit = 1179 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 247 
RTWc_limit_alone = 1804 

Commands details: 
total_CMD = 22835 
n_nop = 16582 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3804 
n_act = 457 
n_pre = 442 
n_ref = 0 
n_req = 3294 
total_req = 6132 

Dual Bus Interface Util: 
issued_total_row = 899 
issued_total_col = 6132 
Row_Bus_Util =  0.039369 
CoL_Bus_Util = 0.268535 
Either_Row_CoL_Bus_Util = 0.273834 
Issued_on_Two_Bus_Simul_Util = 0.034071 
issued_two_Eff = 0.124420 
queue_avg = 10.854040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.854
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22835 n_nop=16565 n_act=449 n_pre=434 n_ref_event=0 n_req=3298 n_rd=2328 n_rd_L2_A=0 n_write=0 n_wr_bk=3787 bw_util=0.2678
n_activity=8022 dram_eff=0.7623
bk0: 192a 19618i bk1: 192a 20434i bk2: 192a 20333i bk3: 192a 20208i bk4: 144a 20678i bk5: 136a 19695i bk6: 128a 19878i bk7: 128a 19221i bk8: 128a 19822i bk9: 128a 19506i bk10: 128a 19748i bk11: 128a 19815i bk12: 128a 20316i bk13: 128a 19350i bk14: 128a 20203i bk15: 128a 19940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862805
Row_Buffer_Locality_read = 0.978952
Row_Buffer_Locality_write = 0.578781
Bank_Level_Parallism = 6.473131
Bank_Level_Parallism_Col = 5.501415
Bank_Level_Parallism_Ready = 3.533769
write_to_read_ratio_blp_rw_average = 0.674381
GrpLevelPara = 2.825361 

BW Util details:
bwutil = 0.267791 
total_CMD = 22835 
util_bw = 6115 
Wasted_Col = 1331 
Wasted_Row = 258 
Idle = 15131 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 545 
WTRc_limit = 272 
RTWc_limit = 1685 
CCDLc_limit = 1279 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 229 
RTWc_limit_alone = 1433 

Commands details: 
total_CMD = 22835 
n_nop = 16565 
Read = 2328 
Write = 0 
L2_Alloc = 0 
L2_WB = 3787 
n_act = 449 
n_pre = 434 
n_ref = 0 
n_req = 3298 
total_req = 6115 

Dual Bus Interface Util: 
issued_total_row = 883 
issued_total_col = 6115 
Row_Bus_Util =  0.038669 
CoL_Bus_Util = 0.267791 
Either_Row_CoL_Bus_Util = 0.274579 
Issued_on_Two_Bus_Simul_Util = 0.031881 
issued_two_Eff = 0.116108 
queue_avg = 10.639063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 490
L2_cache_bank[2]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 444
L2_cache_bank[4]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 482
L2_cache_bank[6]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 469
L2_cache_bank[8]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 477
L2_cache_bank[10]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 500
L2_cache_bank[12]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 475
L2_cache_bank[14]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 467
L2_cache_bank[16]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 273
L2_cache_bank[18]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 327
L2_cache_bank[20]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 533
L2_cache_bank[22]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 523
L2_cache_bank[24]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 521
L2_cache_bank[26]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 319
L2_cache_bank[28]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 235
L2_cache_bank[30]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 519
L2_cache_bank[32]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 24, Reservation_fails = 371
L2_cache_bank[34]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 24, Reservation_fails = 366
L2_cache_bank[36]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 611
L2_cache_bank[38]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 333
L2_cache_bank[40]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 422
L2_cache_bank[42]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 415
L2_cache_bank[44]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 593
L2_cache_bank[46]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 570
L2_cache_bank[48]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 32, Reservation_fails = 484
L2_cache_bank[50]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 32, Reservation_fails = 454
L2_cache_bank[52]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 615
L2_cache_bank[54]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 615
L2_cache_bank[56]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 345
L2_cache_bank[58]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 277
L2_cache_bank[60]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 306
L2_cache_bank[62]: Access = 5784, Miss = 5784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7056, Miss = 5792, Miss_rate = 0.821, Pending_hits = 48, Reservation_fails = 325
L2_total_cache_accesses = 410880
L2_total_cache_misses = 370432
L2_total_cache_miss_rate = 0.9016
L2_total_cache_pending_hits = 1456
L2_total_cache_reservation_fails = 14156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 55872
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14156
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.038
average_pipeline_duty_cycle=1655.477905
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348544
	Total NON REG=64512
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629696
	Total NON REG=129024
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627616
	Total NON REG=129024
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628416
	Total NON REG=129024
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348192
	Total NON REG=64512
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629696
	Total NON REG=129024
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628480
	Total NON REG=129024
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628800
	Total NON REG=129024
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630944
	Total NON REG=129024
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630112
	Total NON REG=129024
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629408
	Total NON REG=129024
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628512
	Total NON REG=129024
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630304
	Total NON REG=129024
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629408
	Total NON REG=129024
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627552
	Total NON REG=129024
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348128
	Total NON REG=64512
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629216
	Total NON REG=129024
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629600
	Total NON REG=129024
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=626976
	Total NON REG=129024
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628576
	Total NON REG=129024
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629728
	Total NON REG=129024
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628288
	Total NON REG=129024
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630208
	Total NON REG=129024
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630496
	Total NON REG=129024
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628320
	Total NON REG=129024
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=626944
	Total NON REG=129024
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628672
	Total NON REG=129024
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629504
	Total NON REG=129024
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628224
	Total NON REG=129024
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628896
	Total NON REG=129024
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628544
	Total NON REG=129024
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629920
	Total NON REG=129024
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628672
	Total NON REG=129024
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346880
	Total NON REG=64512
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627872
	Total NON REG=129024
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628800
	Total NON REG=129024
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628224
	Total NON REG=129024
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629024
	Total NON REG=129024
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628032
	Total NON REG=129024
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628864
	Total NON REG=129024
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628896
	Total NON REG=129024
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628800
	Total NON REG=129024
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629088
	Total NON REG=129024
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629984
	Total NON REG=129024
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628576
	Total NON REG=129024
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627552
	Total NON REG=129024
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627584
	Total NON REG=129024
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628128
	Total NON REG=129024
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628576
	Total NON REG=129024
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628832
	Total NON REG=129024
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628576
	Total NON REG=129024
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629376
	Total NON REG=129024
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628224
	Total NON REG=129024
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629088
	Total NON REG=129024
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=627328
	Total NON REG=129024
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628480
	Total NON REG=129024
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=628416
	Total NON REG=129024
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347104
	Total NON REG=64512
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629440
	Total NON REG=129024
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=631168
	Total NON REG=129024
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629120
	Total NON REG=129024
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8458240
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1712
	Total REG Reads=988672
	Total REG Writes=597280
	Total NON REG=128512
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629312
	Total NON REG=129024
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629824
	Total NON REG=129024
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348704
	Total NON REG=64512
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348000
	Total NON REG=64512
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629280
	Total NON REG=129024
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348864
	Total NON REG=64512
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630368
	Total NON REG=129024
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347456
	Total NON REG=64512
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630656
	Total NON REG=129024
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348128
	Total NON REG=64512
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629664
	Total NON REG=129024
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629920
	Total NON REG=129024
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347968
	Total NON REG=64512
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348992
	Total NON REG=64512
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630400
	Total NON REG=129024
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347840
	Total NON REG=64512
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348992
	Total NON REG=64512
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348960
	Total NON REG=64512


==========Power Metrics -- Memory==========
Total memory controller accesses: 74496
Total memory controller reads: 74496
Total memory controller writes: 0
!!!Total Shared memory access: 85888
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 33280
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 114944
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 10976
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 30967
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 148224
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 38992
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 1456
	Cache_stats[GLOBAL_ACC_R][MISS] = 18624
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 14156
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 55872
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 114944
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=410880
icnt_total_pkts_simt_to_mem=410880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 410880
Req_Network_cycles = 30411
Req_Network_injected_packets_per_cycle =      13.5109 
Req_Network_conflicts_per_cycle =      15.7615
Req_Network_conflicts_per_cycle_util =      25.7617
Req_Bank_Level_Parallism =      22.0832
Req_Network_in_buffer_full_per_cycle =       1.5740
Req_Network_in_buffer_avg_util =      98.3978
Req_Network_out_buffer_full_per_cycle =       0.0033
Req_Network_out_buffer_avg_util =       3.7938

Reply_Network_injected_packets_num = 410880
Reply_Network_cycles = 30411
Reply_Network_injected_packets_per_cycle =       13.5109
Reply_Network_conflicts_per_cycle =        8.5341
Reply_Network_conflicts_per_cycle_util =      13.6545
Reply_Bank_Level_Parallism =      21.6173
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4868
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1689
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 143485 (inst/sec)
gpgpu_simulation_rate = 132 (cycle/sec)
gpgpu_silicon_slowdown = 8575757x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
