// Seed: 87114790
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    output tri   id_3,
    output uwire id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    input  wand  id_8
);
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    output wand id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_16;
  module_0(
      id_6, id_5, id_10, id_10, id_1, id_1, id_14, id_4, id_14
  );
endmodule
