Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: chip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chip.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chip"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : chip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v" into library work
Parsing module <i2si_mux>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v" into library work
Parsing module <i2si_deserializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v" into library work
Parsing module <i2si_bist_gen>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v" into library work
Parsing module <i2s_in>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" into library work
Parsing module <chip_reg>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v" into library work
Parsing module <chip>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <chip>.

Elaborating module <i2s_in>.

Elaborating module <synchronizer>.

Elaborating module <i2si_deserializer>.

Elaborating module <i2si_bist_gen>.

Elaborating module <i2si_mux>.

Elaborating module <fifo(DATA_SIZE=32,BUF_WIDTH=3)>.

Elaborating module <i2s_out>.

Elaborating module <serializer>.

Elaborating module <filter>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" Line 10: Empty module <filter> remains a black box.

Elaborating module <chip_reg>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" Line 10: Empty module <chip_reg> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <chip>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v".
    Summary:
	no macro.
Unit <chip> synthesized.

Synthesizing Unit <i2s_in>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v".
    Found 1-bit register for signal <ro_fifo_overrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_in> synthesized.

Synthesizing Unit <synchronizer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v".
    Found 4-bit register for signal <ws_vec>.
    Found 4-bit register for signal <sd_vec>.
    Found 3-bit register for signal <sck_vec>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <synchronizer> synthesized.

Synthesizing Unit <i2si_deserializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v".
    Found 1-bit register for signal <in_left>.
    Found 16-bit register for signal <out_lft>.
    Found 16-bit register for signal <out_rgt>.
    Found 1-bit register for signal <armed1>.
    Found 1-bit register for signal <armed2>.
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <in_left_delay>.
    Found 1-bit register for signal <out_xfc>.
    Found 1-bit register for signal <ws_d>.
    Found 2-bit register for signal <rst_n_vec>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <i2si_deserializer> synthesized.

Synthesizing Unit <i2si_bist_gen>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v".
    Found 5-bit register for signal <sck_count>.
    Found 32-bit register for signal <i2si_bist_out_data>.
    Found 1-bit register for signal <bist_active>.
    Found 5-bit adder for signal <sck_count[4]_GND_6_o_add_0_OUT> created at line 35.
    Found 32-bit adder for signal <i2si_bist_out_data[31]_GND_6_o_add_6_OUT> created at line 67.
    Found 32-bit comparator lessequal for signal <n0010> created at line 61
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <i2si_bist_gen> synthesized.

Synthesizing Unit <i2si_mux>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <i2si_mux> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v".
        DATA_SIZE = 32
        BUF_WIDTH = 3
    Found 32-bit register for signal <fifo_out_data>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit register for signal <fifo_counter>.
    Found 4-bit subtractor for signal <fifo_counter[3]_GND_9_o_sub_4_OUT> created at line 61.
    Found 4-bit adder for signal <fifo_counter[3]_GND_9_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <wr_ptr[2]_GND_9_o_add_15_OUT> created at line 105.
    Found 3-bit adder for signal <rd_ptr[2]_GND_9_o_add_17_OUT> created at line 110.
    Found 8x32-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v".
    Found 1-bit register for signal <ro_fifo_underrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v".
    Found 1-bit register for signal <LR>.
    Found 16-bit register for signal <lft_data>.
    Found 16-bit register for signal <rgt_data>.
    Found 4-bit register for signal <bit_count>.
    Found 1-bit register for signal <serializer_active>.
    Found 1-bit register for signal <i2so_ws>.
    Found 1-bit register for signal <i2so_sd>.
    Found 1-bit register for signal <filt_i2so_rts_delay>.
    Found 4-bit subtractor for signal <bit_count[3]_GND_11_o_sub_7_OUT> created at line 107.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_lft_data[15]_Mux_12_o> created at line 132.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_rgt_data[15]_Mux_13_o> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 4
 32-bit adder                                          : 1
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 15
 16-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 5
 32-bit register                                       : 3
 4-bit register                                        : 5
 5-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 10
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <fifo_out_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0072>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <i2si_bist_gen>.
The following registers are absorbed into counter <sck_count>: 1 register on signal <sck_count>.
Unit <i2si_bist_gen> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 8
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
# Registers                                            : 188
 Flip-Flops                                            : 188
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <chip> ...

Optimizing unit <i2s_in> ...

Optimizing unit <i2si_bist_gen> ...

Optimizing unit <synchronizer> ...

Optimizing unit <i2si_deserializer> ...

Optimizing unit <fifo> ...

Optimizing unit <serializer> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<7>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<6>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<5>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<4>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<3>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<2>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<1>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_rdata<0>> driven by black box <chip_reg>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <i2c_xfc_read> driven by black box <chip_reg>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chip, actual ratio is 0.

Final Macro Processing ...

Processing Unit <chip> :
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/sd_vec_3>.
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/ws_vec_3>.
Unit <chip> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 209
 Flip-Flops                                            : 209
# Shift Registers                                      : 2
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : chip.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 355
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 24
#      LUT2                        : 20
#      LUT3                        : 45
#      LUT4                        : 108
#      LUT5                        : 43
#      LUT6                        : 19
#      MUXCY                       : 47
#      MUXF7                       : 4
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 216
#      FD                          : 2
#      FDC                         : 15
#      FDCE                        : 190
#      FDE                         : 2
#      FDP                         : 2
#      FDPE                        : 5
# RAMS                             : 64
#      RAM32X1D                    : 64
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 35
#      OBUF                        : 12
# Others                           : 2
#      chip_reg                    : 1
#      filter                      : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             216  out of  126800     0%  
 Number of Slice LUTs:                  398  out of  63400     0%  
    Number used as Logic:               268  out of  63400     0%  
    Number used as Memory:              130  out of  19000     0%  
       Number used as RAM:              128
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    452
   Number with an unused Flip Flop:     236  out of    452    52%  
   Number with an unused LUT:            54  out of    452    11%  
   Number of fully used LUT-FF pairs:   162  out of    452    35%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    210    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 282   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.581ns (Maximum Frequency: 387.507MHz)
   Minimum input arrival time before clock: 2.290ns
   Maximum output required time after clock: 1.437ns
   Maximum combinational path delay: 0.424ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.581ns (frequency: 387.507MHz)
  Total number of paths / destination ports: 6599 / 915
-------------------------------------------------------------------------
Delay:               2.581ns (Levels of Logic = 34)
  Source:            I2S_Input/Bist/i2si_bist_out_data_0 (FF)
  Destination:       I2S_Input/Bist/i2si_bist_out_data_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I2S_Input/Bist/i2si_bist_out_data_0 to I2S_Input/Bist/i2si_bist_out_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.309  I2S_Input/Bist/i2si_bist_out_data_0 (I2S_Input/Bist/i2si_bist_out_data_0)
     LUT2:I1->O            1   0.097   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_lut<0> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<0> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<1> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<2> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<3> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<4> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<5> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<6> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<7> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<8> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<9> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<10> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<11> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<12> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<13> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<14> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<15> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<16> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<17> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<18> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<19> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<20> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<21> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<22> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<23> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<24> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<25> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<26> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<27> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<28> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<29> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<30> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.295  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_xor<31> (I2S_Input/Bist/i2si_bist_out_data[31]_GND_6_o_add_6_OUT<31>)
     LUT4:I3->O            1   0.097   0.000  I2S_Input/Bist/Mmux_i2si_bist_out_data[31]_rf_bist_start_val[31]_mux_8_OUT251 (I2S_Input/Bist/i2si_bist_out_data[31]_rf_bist_start_val[31]_mux_8_OUT<31>)
     FDCE:D                    0.008          I2S_Input/Bist/i2si_bist_out_data_31
    ----------------------------------------
    Total                      2.581ns (1.976ns logic, 0.605ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2779 / 434
-------------------------------------------------------------------------
Offset:              2.290ns (Levels of Logic = 34)
  Source:            Register:rf_i2si_bist_incr<0> (PAD)
  Destination:       I2S_Input/Bist/i2si_bist_out_data_31 (FF)
  Destination Clock: clk rising

  Data Path: Register:rf_i2si_bist_incr<0> to I2S_Input/Bist/i2si_bist_out_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    chip_reg:rf_i2si_bist_incr<0>    1   0.000   0.379  Register (rf_bist_inc<0>)
     LUT2:I0->O            1   0.097   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_lut<0> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<0> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<1> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<2> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<3> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<4> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<5> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<6> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<7> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<8> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<9> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<10> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<11> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<12> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<13> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<14> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<15> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<16> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<17> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<18> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<19> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<20> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<21> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<22> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<23> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<24> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<25> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<26> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<27> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<28> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<29> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<30> (I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.295  I2S_Input/Bist/Madd_i2si_bist_out_data[31]_GND_6_o_add_6_OUT_xor<31> (I2S_Input/Bist/i2si_bist_out_data[31]_GND_6_o_add_6_OUT<31>)
     LUT4:I3->O            1   0.097   0.000  I2S_Input/Bist/Mmux_i2si_bist_out_data[31]_rf_bist_start_val[31]_mux_8_OUT251 (I2S_Input/Bist/i2si_bist_out_data[31]_rf_bist_start_val[31]_mux_8_OUT<31>)
     FDCE:D                    0.008          I2S_Input/Bist/i2si_bist_out_data_31
    ----------------------------------------
    Total                      2.290ns (1.615ns logic, 0.675ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 45 / 39
-------------------------------------------------------------------------
Offset:              1.437ns (Levels of Logic = 1)
  Source:            I2S_Output/i2so_Fifo/fifo_counter_3 (FF)
  Destination:       Filter:aud_out_rtr (PAD)
  Source Clock:      clk rising

  Data Path: I2S_Output/i2so_Fifo/fifo_counter_3 to Filter:aud_out_rtr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.593  I2S_Output/i2so_Fifo/fifo_counter_3 (I2S_Output/i2so_Fifo/fifo_counter_3)
     LUT4:I0->O           32   0.097   0.386  I2S_Output/i2so_Fifo/fifo_inp_rtr1 (filt_rtr)
    filter:aud_out_rtr         0.000          Filter
    ----------------------------------------
    Total                      1.437ns (0.458ns logic, 0.979ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Delay:               0.424ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       Filter:clk (PAD)

  Data Path: clk to Filter:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          282   0.000   0.424  clk_BUFGP (clk_BUFGP)
    filter:clk                 0.000          Filter
    ----------------------------------------
    Total                      0.424ns (0.000ns logic, 0.424ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.03 secs
 
--> 

Total memory usage is 415600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

