// Seed: 3106071714
module module_0 ();
  initial begin : LABEL_0
    id_1 = 1'h0;
  end
  assign module_3.id_26  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4
);
  assign id_0 = 1'h0;
  assign id_0 = id_4;
  module_0 modCall_1 ();
  wand id_6 = id_3;
  wire id_7;
endmodule
macromodule module_2 (
    input tri1 id_0,
    input wand id_1,
    output supply0 id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output wire id_0,
    input tri id_1,
    output supply0 id_2,
    output wand id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input wand id_12,
    output supply0 id_13,
    output uwire id_14,
    output wire id_15,
    output wor id_16,
    output wor id_17,
    input wor id_18,
    output wand id_19,
    output supply1 id_20,
    input wor id_21,
    input tri id_22
    , id_35,
    output supply1 id_23,
    output tri id_24,
    output tri1 id_25,
    input tri0 id_26,
    input wand id_27,
    input wire id_28,
    output wor id_29,
    input wire id_30,
    output tri0 id_31,
    output supply0 id_32,
    input tri id_33
);
  id_36(
      .id_0(1)
  );
  module_0 modCall_1 ();
endmodule
