
Nucleo_Flight_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e928  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f0  0800eaf8  0800eaf8  0000faf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1e8  0800f1e8  000112a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f1e8  0800f1e8  000101e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1f0  0800f1f0  000112a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1f0  0800f1f0  000101f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f1f4  0800f1f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a0  20000000  0800f1f8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e60  200002a0  0800f498  000112a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001100  0800f498  00012100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ee4  00000000  00000000  000112d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c5  00000000  00000000  000281b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  0002b380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001166  00000000  00000000  0002c9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002216a  00000000  00000000  0002db06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a354  00000000  00000000  0004fc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb6f3  00000000  00000000  00069fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001356b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077c4  00000000  00000000  001356fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0013cec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800eae0 	.word	0x0800eae0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002a4 	.word	0x200002a4
 800020c:	0800eae0 	.word	0x0800eae0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <USART2_IRQHandler>:
};

HAL_StatusTypeDef result;

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <USART2_IRQHandler+0x10>)
 800102a:	f007 faf3 	bl	8008614 <HAL_UART_IRQHandler>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200005a0 	.word	0x200005a0

08001038 <HAL_GPIO_EXTI_Callback>:

// Auto Gyro Rotation Sensor ------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_1)                   // Check if the correct pin triggered
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	2b02      	cmp	r3, #2
 8001046:	d104      	bne.n	8001052 <HAL_GPIO_EXTI_Callback+0x1a>
    {
        pulse_count++;                            // Increment pulse count
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <HAL_GPIO_EXTI_Callback+0x28>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_GPIO_EXTI_Callback+0x28>)
 8001050:	6013      	str	r3, [r2, #0]
    }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000d70 	.word	0x20000d70

08001064 <HAL_TIM_PeriodElapsedCallback>:

// Timer interrupt callback (called every 1 second)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)                   // Check if TIM1 triggered
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d104      	bne.n	8001080 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        calculate_speed();                        // Calculate speed based on pulse count
 8001076:	f000 f80b 	bl	8001090 <calculate_speed>
        pulse_count = 0;                          // Reset pulse count after each interval
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
    }
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40010000 	.word	0x40010000
 800108c:	20000d70 	.word	0x20000d70

08001090 <calculate_speed>:

// Speed calculation function
void calculate_speed(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
    auto_gyro_rotation_rate = 6 * (pulse_count * 60000) / (AUTO_GYRO_TIME_INTERVAL_MS * PULSES_PER_ROTATION);
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <calculate_speed+0x30>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <calculate_speed+0x34>)
 800109a:	fb02 f303 	mul.w	r3, r2, r3
 800109e:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <calculate_speed+0x38>)
 80010a0:	fba2 2303 	umull	r2, r3, r2, r3
 80010a4:	099b      	lsrs	r3, r3, #6
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <calculate_speed+0x3c>)
 80010b0:	edc3 7a00 	vstr	s15, [r3]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000d70 	.word	0x20000d70
 80010c4:	00057e40 	.word	0x00057e40
 80010c8:	10624dd3 	.word	0x10624dd3
 80010cc:	20000b50 	.word	0x20000b50

080010d0 <Stepper_SetStep>:

// Stepper Motor Functions ---------------------------------------------------------------------------
void Stepper_SetStep(uint8_t i) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, steps[i][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	4a20      	ldr	r2, [pc, #128]	@ (8001160 <Stepper_SetStep+0x90>)
 80010de:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	bf14      	ite	ne
 80010e6:	2301      	movne	r3, #1
 80010e8:	2300      	moveq	r3, #0
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	461a      	mov	r2, r3
 80010ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010f2:	481c      	ldr	r0, [pc, #112]	@ (8001164 <Stepper_SetStep+0x94>)
 80010f4:	f003 fbda 	bl	80048ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, steps[i][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	4a19      	ldr	r2, [pc, #100]	@ (8001160 <Stepper_SetStep+0x90>)
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	2b00      	cmp	r3, #0
 8001104:	bf14      	ite	ne
 8001106:	2301      	movne	r3, #1
 8001108:	2300      	moveq	r3, #0
 800110a:	b2db      	uxtb	r3, r3
 800110c:	461a      	mov	r2, r3
 800110e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001112:	4814      	ldr	r0, [pc, #80]	@ (8001164 <Stepper_SetStep+0x94>)
 8001114:	f003 fbca 	bl	80048ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, steps[i][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <Stepper_SetStep+0x90>)
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	4413      	add	r3, r2
 8001120:	789b      	ldrb	r3, [r3, #2]
 8001122:	2b00      	cmp	r3, #0
 8001124:	bf14      	ite	ne
 8001126:	2301      	movne	r3, #1
 8001128:	2300      	moveq	r3, #0
 800112a:	b2db      	uxtb	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001132:	480d      	ldr	r0, [pc, #52]	@ (8001168 <Stepper_SetStep+0x98>)
 8001134:	f003 fbba 	bl	80048ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, steps[i][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	4a09      	ldr	r2, [pc, #36]	@ (8001160 <Stepper_SetStep+0x90>)
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	78db      	ldrb	r3, [r3, #3]
 8001142:	2b00      	cmp	r3, #0
 8001144:	bf14      	ite	ne
 8001146:	2301      	movne	r3, #1
 8001148:	2300      	moveq	r3, #0
 800114a:	b2db      	uxtb	r3, r3
 800114c:	461a      	mov	r2, r3
 800114e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001152:	4804      	ldr	r0, [pc, #16]	@ (8001164 <Stepper_SetStep+0x94>)
 8001154:	f003 fbaa 	bl	80048ac <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	200000ac 	.word	0x200000ac
 8001164:	40020400 	.word	0x40020400
 8001168:	40020c00 	.word	0x40020c00

0800116c <Stepper_Rotate>:

// Rotate the motor a specified number of steps
void Stepper_Rotate(int stepsCount, int delayMs) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
    int direction = (stepsCount > 0) ? 1 : -1;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	dd01      	ble.n	8001180 <Stepper_Rotate+0x14>
 800117c:	2301      	movs	r3, #1
 800117e:	e001      	b.n	8001184 <Stepper_Rotate+0x18>
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	60bb      	str	r3, [r7, #8]
    stepsCount = abs(stepsCount);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	bfb8      	it	lt
 800118c:	425b      	neglt	r3, r3
 800118e:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < stepsCount; i++) {
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	e021      	b.n	80011da <Stepper_Rotate+0x6e>
        Stepper_SetStep(stepIndex);
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <Stepper_Rotate+0x80>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ff97 	bl	80010d0 <Stepper_SetStep>
        HAL_Delay(delayMs);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 fe17 	bl	8003dd8 <HAL_Delay>

        stepIndex += direction;
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <Stepper_Rotate+0x80>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	4413      	add	r3, r2
 80011b2:	4a0e      	ldr	r2, [pc, #56]	@ (80011ec <Stepper_Rotate+0x80>)
 80011b4:	6013      	str	r3, [r2, #0]
        if (stepIndex >= 8) stepIndex = 0;
 80011b6:	4b0d      	ldr	r3, [pc, #52]	@ (80011ec <Stepper_Rotate+0x80>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b07      	cmp	r3, #7
 80011bc:	dd03      	ble.n	80011c6 <Stepper_Rotate+0x5a>
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <Stepper_Rotate+0x80>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	e006      	b.n	80011d4 <Stepper_Rotate+0x68>
        else if (stepIndex < 0) stepIndex = 7;
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <Stepper_Rotate+0x80>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da02      	bge.n	80011d4 <Stepper_Rotate+0x68>
 80011ce:	4b07      	ldr	r3, [pc, #28]	@ (80011ec <Stepper_Rotate+0x80>)
 80011d0:	2207      	movs	r2, #7
 80011d2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < stepsCount; i++) {
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	3301      	adds	r3, #1
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	429a      	cmp	r2, r3
 80011e0:	dbd9      	blt.n	8001196 <Stepper_Rotate+0x2a>
    }
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2000009c 	.word	0x2000009c

080011f0 <Stepper_Correction>:

// Rotate the motor to correct its direction to all way to the North
void Stepper_Correction(){
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	read_MMC5603();
 80011f6:	f000 fbef 	bl	80019d8 <read_MMC5603>
	float dir_change = stepper_direction - direction;
 80011fa:	4b54      	ldr	r3, [pc, #336]	@ (800134c <Stepper_Correction+0x15c>)
 80011fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001200:	4b53      	ldr	r3, [pc, #332]	@ (8001350 <Stepper_Correction+0x160>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff f85f 	bl	80002c8 <__aeabi_dsub>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4610      	mov	r0, r2
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fd09 	bl	8000c28 <__aeabi_d2f>
 8001216:	4603      	mov	r3, r0
 8001218:	607b      	str	r3, [r7, #4]
	if (dir_change > 180) dir_change -= 360;
 800121a:	edd7 7a01 	vldr	s15, [r7, #4]
 800121e:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001354 <Stepper_Correction+0x164>
 8001222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122a:	dd08      	ble.n	800123e <Stepper_Correction+0x4e>
 800122c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001230:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001358 <Stepper_Correction+0x168>
 8001234:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001238:	edc7 7a01 	vstr	s15, [r7, #4]
 800123c:	e010      	b.n	8001260 <Stepper_Correction+0x70>
	else if (dir_change < -180) dir_change += 360;
 800123e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001242:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800135c <Stepper_Correction+0x16c>
 8001246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	d507      	bpl.n	8001260 <Stepper_Correction+0x70>
 8001250:	edd7 7a01 	vldr	s15, [r7, #4]
 8001254:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001358 <Stepper_Correction+0x168>
 8001258:	ee77 7a87 	vadd.f32	s15, s15, s14
 800125c:	edc7 7a01 	vstr	s15, [r7, #4]
	int num_steps = round(dir_change * STEPS_PER_REV / 360);
 8001260:	edd7 7a01 	vldr	s15, [r7, #4]
 8001264:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001360 <Stepper_Correction+0x170>
 8001268:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001358 <Stepper_Correction+0x168>
 8001270:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001274:	ee16 0a90 	vmov	r0, s13
 8001278:	f7ff f986 	bl	8000588 <__aeabi_f2d>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	ec43 2b10 	vmov	d0, r2, r3
 8001284:	f00c fe16 	bl	800deb4 <round>
 8001288:	ec53 2b10 	vmov	r2, r3, d0
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	f7ff fc82 	bl	8000b98 <__aeabi_d2iz>
 8001294:	4603      	mov	r3, r0
 8001296:	603b      	str	r3, [r7, #0]
	stepper_direction -= (double)num_steps * 360 / STEPS_PER_REV;
 8001298:	4b2c      	ldr	r3, [pc, #176]	@ (800134c <Stepper_Correction+0x15c>)
 800129a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800129e:	6838      	ldr	r0, [r7, #0]
 80012a0:	f7ff f960 	bl	8000564 <__aeabi_i2d>
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001364 <Stepper_Correction+0x174>)
 80012aa:	f7ff f9c5 	bl	8000638 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001368 <Stepper_Correction+0x178>)
 80012bc:	f7ff fae6 	bl	800088c <__aeabi_ddiv>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4620      	mov	r0, r4
 80012c6:	4629      	mov	r1, r5
 80012c8:	f7fe fffe 	bl	80002c8 <__aeabi_dsub>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	491e      	ldr	r1, [pc, #120]	@ (800134c <Stepper_Correction+0x15c>)
 80012d2:	e9c1 2300 	strd	r2, r3, [r1]
	if (stepper_direction > 360) stepper_direction -= 360;
 80012d6:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <Stepper_Correction+0x15c>)
 80012d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <Stepper_Correction+0x174>)
 80012e2:	f7ff fc39 	bl	8000b58 <__aeabi_dcmpgt>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d00d      	beq.n	8001308 <Stepper_Correction+0x118>
 80012ec:	4b17      	ldr	r3, [pc, #92]	@ (800134c <Stepper_Correction+0x15c>)
 80012ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <Stepper_Correction+0x174>)
 80012f8:	f7fe ffe6 	bl	80002c8 <__aeabi_dsub>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4912      	ldr	r1, [pc, #72]	@ (800134c <Stepper_Correction+0x15c>)
 8001302:	e9c1 2300 	strd	r2, r3, [r1]
 8001306:	e018      	b.n	800133a <Stepper_Correction+0x14a>
	else if (stepper_direction < 0) stepper_direction += 360;
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <Stepper_Correction+0x15c>)
 800130a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	f04f 0300 	mov.w	r3, #0
 8001316:	f7ff fc01 	bl	8000b1c <__aeabi_dcmplt>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d00c      	beq.n	800133a <Stepper_Correction+0x14a>
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <Stepper_Correction+0x15c>)
 8001322:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <Stepper_Correction+0x174>)
 800132c:	f7fe ffce 	bl	80002cc <__adddf3>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4905      	ldr	r1, [pc, #20]	@ (800134c <Stepper_Correction+0x15c>)
 8001336:	e9c1 2300 	strd	r2, r3, [r1]
	Stepper_Rotate(num_steps, 0);
 800133a:	2100      	movs	r1, #0
 800133c:	6838      	ldr	r0, [r7, #0]
 800133e:	f7ff ff15 	bl	800116c <Stepper_Rotate>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bdb0      	pop	{r4, r5, r7, pc}
 800134a:	bf00      	nop
 800134c:	20000d80 	.word	0x20000d80
 8001350:	20000d78 	.word	0x20000d78
 8001354:	43340000 	.word	0x43340000
 8001358:	43b40000 	.word	0x43b40000
 800135c:	c3340000 	.word	0xc3340000
 8001360:	45800000 	.word	0x45800000
 8001364:	40768000 	.word	0x40768000
 8001368:	40b00000 	.word	0x40b00000

0800136c <set_stepper_north>:

void set_stepper_north(){
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
//	direction_offset = direction;
	stepper_direction = direction;
 8001370:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <set_stepper_north+0x1c>)
 8001372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001376:	4905      	ldr	r1, [pc, #20]	@ (800138c <set_stepper_north+0x20>)
 8001378:	e9c1 2300 	strd	r2, r3, [r1]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000d78 	.word	0x20000d78
 800138c:	20000d80 	.word	0x20000d80

08001390 <Set_Servo_Angle>:

// Servo Motor Functions -------------------------------------------------------------------------------
void Set_Servo_Angle(uint8_t angle) {
 8001390:	b480      	push	{r7}
 8001392:	b087      	sub	sp, #28
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0° and 180°
    if (angle > 180) {
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2bb4      	cmp	r3, #180	@ 0xb4
 800139e:	d901      	bls.n	80013a4 <Set_Servo_Angle+0x14>
        angle = 180;
 80013a0:	23b4      	movs	r3, #180	@ 0xb4
 80013a2:	71fb      	strb	r3, [r7, #7]
    }

    // Map the angle to the pulse width
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;
 80013a4:	79fa      	ldrb	r2, [r7, #7]
 80013a6:	4613      	mov	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	4413      	add	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
 80013ae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80013b2:	617b      	str	r3, [r7, #20]

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = htim2.Init.Period + 1;   // Get the timer period
 80013b4:	4b0b      	ldr	r3, [pc, #44]	@ (80013e4 <Set_Servo_Angle+0x54>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	3301      	adds	r3, #1
 80013ba:	613b      	str	r3, [r7, #16]
    uint32_t pulse = (tim_period * pulse_width) / (1000000 / SERVO_FREQUENCY);
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	fb02 f303 	mul.w	r3, r2, r3
 80013c4:	4a08      	ldr	r2, [pc, #32]	@ (80013e8 <Set_Servo_Angle+0x58>)
 80013c6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ca:	0b9b      	lsrs	r3, r3, #14
 80013cc:	60fb      	str	r3, [r7, #12]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 80013ce:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <Set_Servo_Angle+0x54>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80013d6:	bf00      	nop
 80013d8:	371c      	adds	r7, #28
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000558 	.word	0x20000558
 80013e8:	d1b71759 	.word	0xd1b71759

080013ec <Servo_Init>:

void Servo_Init() {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Start PWM signal on TIM2 Channel 1
 80013f0:	2108      	movs	r1, #8
 80013f2:	4802      	ldr	r0, [pc, #8]	@ (80013fc <Servo_Init+0x10>)
 80013f4:	f006 f8c0 	bl	8007578 <HAL_TIM_PWM_Start>
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000558 	.word	0x20000558

08001400 <time_seconds>:

// Flash Data Functions ---------------------------------------------------------------------------------
uint32_t time_seconds(uint8_t hr, uint8_t min, uint8_t sec){
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
 800140a:	460b      	mov	r3, r1
 800140c:	71bb      	strb	r3, [r7, #6]
 800140e:	4613      	mov	r3, r2
 8001410:	717b      	strb	r3, [r7, #5]
	return 3600 * hr + 60 * min + sec;
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001418:	fb02 f103 	mul.w	r1, r2, r3
 800141c:	79ba      	ldrb	r2, [r7, #6]
 800141e:	4613      	mov	r3, r2
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	1a9b      	subs	r3, r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	18ca      	adds	r2, r1, r3
 8001428:	797b      	ldrb	r3, [r7, #5]
 800142a:	4413      	add	r3, r2
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <get_time_dif>:

int32_t get_time_dif(){
 8001438:	b598      	push	{r3, r4, r7, lr}
 800143a:	af00      	add	r7, sp, #0
	return time_seconds(mission_time_hr, mission_time_min, mission_time_sec) - time_seconds(gps_time_hr, gps_time_min, gps_time_sec);
 800143c:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <get_time_dif+0x40>)
 800143e:	f993 3000 	ldrsb.w	r3, [r3]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4a0d      	ldr	r2, [pc, #52]	@ (800147c <get_time_dif+0x44>)
 8001446:	f992 2000 	ldrsb.w	r2, [r2]
 800144a:	b2d1      	uxtb	r1, r2
 800144c:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <get_time_dif+0x48>)
 800144e:	f992 2000 	ldrsb.w	r2, [r2]
 8001452:	b2d2      	uxtb	r2, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ffd3 	bl	8001400 <time_seconds>
 800145a:	4604      	mov	r4, r0
 800145c:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <get_time_dif+0x4c>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4a09      	ldr	r2, [pc, #36]	@ (8001488 <get_time_dif+0x50>)
 8001462:	7811      	ldrb	r1, [r2, #0]
 8001464:	4a09      	ldr	r2, [pc, #36]	@ (800148c <get_time_dif+0x54>)
 8001466:	7812      	ldrb	r2, [r2, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ffc9 	bl	8001400 <time_seconds>
 800146e:	4603      	mov	r3, r0
 8001470:	1ae3      	subs	r3, r4, r3
}
 8001472:	4618      	mov	r0, r3
 8001474:	bd98      	pop	{r3, r4, r7, pc}
 8001476:	bf00      	nop
 8001478:	20000b14 	.word	0x20000b14
 800147c:	20000b15 	.word	0x20000b15
 8001480:	20000b16 	.word	0x20000b16
 8001484:	20000b54 	.word	0x20000b54
 8001488:	20000b55 	.word	0x20000b55
 800148c:	20000b56 	.word	0x20000b56

08001490 <get_mission_time>:

void get_mission_time(){
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
	int32_t mission_time = (time_seconds(gps_time_hr, gps_time_min, gps_time_sec) + time_dif) % 86400;
 8001496:	4b31      	ldr	r3, [pc, #196]	@ (800155c <get_mission_time+0xcc>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	4a31      	ldr	r2, [pc, #196]	@ (8001560 <get_mission_time+0xd0>)
 800149c:	7811      	ldrb	r1, [r2, #0]
 800149e:	4a31      	ldr	r2, [pc, #196]	@ (8001564 <get_mission_time+0xd4>)
 80014a0:	7812      	ldrb	r2, [r2, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ffac 	bl	8001400 <time_seconds>
 80014a8:	4602      	mov	r2, r0
 80014aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001568 <get_mission_time+0xd8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	441a      	add	r2, r3
 80014b0:	4b2e      	ldr	r3, [pc, #184]	@ (800156c <get_mission_time+0xdc>)
 80014b2:	fba3 1302 	umull	r1, r3, r3, r2
 80014b6:	0c1b      	lsrs	r3, r3, #16
 80014b8:	492d      	ldr	r1, [pc, #180]	@ (8001570 <get_mission_time+0xe0>)
 80014ba:	fb01 f303 	mul.w	r3, r1, r3
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	607b      	str	r3, [r7, #4]
	if (mission_time < 0) mission_time += 86400;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	da05      	bge.n	80014d4 <get_mission_time+0x44>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80014ce:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80014d2:	607b      	str	r3, [r7, #4]
	mission_time_sec = mission_time % 60;
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <get_mission_time+0xe4>)
 80014d8:	fb83 1302 	smull	r1, r3, r3, r2
 80014dc:	4413      	add	r3, r2
 80014de:	1159      	asrs	r1, r3, #5
 80014e0:	17d3      	asrs	r3, r2, #31
 80014e2:	1ac9      	subs	r1, r1, r3
 80014e4:	460b      	mov	r3, r1
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	1a5b      	subs	r3, r3, r1
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	1ad1      	subs	r1, r2, r3
 80014ee:	b24a      	sxtb	r2, r1
 80014f0:	4b21      	ldr	r3, [pc, #132]	@ (8001578 <get_mission_time+0xe8>)
 80014f2:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_sec;
 80014f4:	4b20      	ldr	r3, [pc, #128]	@ (8001578 <get_mission_time+0xe8>)
 80014f6:	f993 3000 	ldrsb.w	r3, [r3]
 80014fa:	461a      	mov	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	1a9b      	subs	r3, r3, r2
 8001500:	607b      	str	r3, [r7, #4]
	mission_time_min = (mission_time % 3600) / 60;
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <get_mission_time+0xec>)
 8001506:	fb83 1302 	smull	r1, r3, r3, r2
 800150a:	4413      	add	r3, r2
 800150c:	12d9      	asrs	r1, r3, #11
 800150e:	17d3      	asrs	r3, r2, #31
 8001510:	1acb      	subs	r3, r1, r3
 8001512:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8001516:	fb01 f303 	mul.w	r3, r1, r3
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	4a15      	ldr	r2, [pc, #84]	@ (8001574 <get_mission_time+0xe4>)
 800151e:	fb82 1203 	smull	r1, r2, r2, r3
 8001522:	441a      	add	r2, r3
 8001524:	1152      	asrs	r2, r2, #5
 8001526:	17db      	asrs	r3, r3, #31
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	b25a      	sxtb	r2, r3
 800152c:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <get_mission_time+0xf0>)
 800152e:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_min;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <get_mission_time+0xf0>)
 8001532:	f993 3000 	ldrsb.w	r3, [r3]
 8001536:	461a      	mov	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	1a9b      	subs	r3, r3, r2
 800153c:	607b      	str	r3, [r7, #4]
	mission_time_hr = mission_time / 3600;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a0e      	ldr	r2, [pc, #56]	@ (800157c <get_mission_time+0xec>)
 8001542:	fb82 1203 	smull	r1, r2, r2, r3
 8001546:	441a      	add	r2, r3
 8001548:	12d2      	asrs	r2, r2, #11
 800154a:	17db      	asrs	r3, r3, #31
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	b25a      	sxtb	r2, r3
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <get_mission_time+0xf4>)
 8001552:	701a      	strb	r2, [r3, #0]
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000b54 	.word	0x20000b54
 8001560:	20000b55 	.word	0x20000b55
 8001564:	20000b56 	.word	0x20000b56
 8001568:	20000d6c 	.word	0x20000d6c
 800156c:	c22e4507 	.word	0xc22e4507
 8001570:	00015180 	.word	0x00015180
 8001574:	88888889 	.word	0x88888889
 8001578:	20000b16 	.word	0x20000b16
 800157c:	91a2b3c5 	.word	0x91a2b3c5
 8001580:	20000b15 	.word	0x20000b15
 8001584:	20000b14 	.word	0x20000b14

08001588 <store_flash_data>:

void store_flash_data(){
 8001588:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800158c:	b088      	sub	sp, #32
 800158e:	af00      	add	r7, sp, #0
	// Store altitude offset, magnetic offsets, mission time
	HAL_FLASH_Unlock();
 8001590:	f002 fe3e 	bl	8004210 <HAL_FLASH_Unlock>

	FLASH_Erase_Sector(SECTOR, FLASH_VOLTAGE_RANGE_2);
 8001594:	2101      	movs	r1, #1
 8001596:	200b      	movs	r0, #11
 8001598:	f002 ffac 	bl	80044f4 <FLASH_Erase_Sector>
	HAL_Delay(100);
 800159c:	2064      	movs	r0, #100	@ 0x64
 800159e:	f002 fc1b 	bl	8003dd8 <HAL_Delay>

	uint32_t altitude_offset_bits, mag_x_offset_bits, mag_y_offset_bits, mag_z_offset_bits;

	// Copy the float data into the 32-bit unsigned integer variables
	memcpy(&altitude_offset_bits, &altitude_offset, sizeof(altitude_offset));
 80015a2:	4b25      	ldr	r3, [pc, #148]	@ (8001638 <store_flash_data+0xb0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	61fb      	str	r3, [r7, #28]
	memcpy(&mag_x_offset_bits, &mag_x_offset, sizeof(mag_x_offset));
 80015a8:	4b24      	ldr	r3, [pc, #144]	@ (800163c <store_flash_data+0xb4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	61bb      	str	r3, [r7, #24]
	memcpy(&mag_y_offset_bits, &mag_y_offset, sizeof(mag_y_offset));
 80015ae:	4b24      	ldr	r3, [pc, #144]	@ (8001640 <store_flash_data+0xb8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	617b      	str	r3, [r7, #20]
	memcpy(&mag_z_offset_bits, &mag_z_offset, sizeof(mag_z_offset));
 80015b4:	4b23      	ldr	r3, [pc, #140]	@ (8001644 <store_flash_data+0xbc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ALTITUDE_OFFSET_ADDRESS, altitude_offset_bits);
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	2200      	movs	r2, #0
 80015be:	461c      	mov	r4, r3
 80015c0:	4615      	mov	r5, r2
 80015c2:	4622      	mov	r2, r4
 80015c4:	462b      	mov	r3, r5
 80015c6:	4920      	ldr	r1, [pc, #128]	@ (8001648 <store_flash_data+0xc0>)
 80015c8:	2002      	movs	r0, #2
 80015ca:	f002 fdcd 	bl	8004168 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_X_OFFSET_ADDRESS, mag_x_offset_bits);
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2200      	movs	r2, #0
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	60fa      	str	r2, [r7, #12]
 80015d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015da:	491c      	ldr	r1, [pc, #112]	@ (800164c <store_flash_data+0xc4>)
 80015dc:	2002      	movs	r0, #2
 80015de:	f002 fdc3 	bl	8004168 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Y_OFFSET_ADDRESS, mag_y_offset_bits);
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2200      	movs	r2, #0
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015ee:	4918      	ldr	r1, [pc, #96]	@ (8001650 <store_flash_data+0xc8>)
 80015f0:	2002      	movs	r0, #2
 80015f2:	f002 fdb9 	bl	8004168 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Z_OFFSET_ADDRESS, mag_z_offset_bits);
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	2200      	movs	r2, #0
 80015fa:	469a      	mov	sl, r3
 80015fc:	4693      	mov	fp, r2
 80015fe:	4652      	mov	r2, sl
 8001600:	465b      	mov	r3, fp
 8001602:	4914      	ldr	r1, [pc, #80]	@ (8001654 <store_flash_data+0xcc>)
 8001604:	2002      	movs	r0, #2
 8001606:	f002 fdaf 	bl	8004168 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_TIME_DIF_ADDRESS, get_time_dif());
 800160a:	f7ff ff15 	bl	8001438 <get_time_dif>
 800160e:	4603      	mov	r3, r0
 8001610:	17da      	asrs	r2, r3, #31
 8001612:	4698      	mov	r8, r3
 8001614:	4691      	mov	r9, r2
 8001616:	4642      	mov	r2, r8
 8001618:	464b      	mov	r3, r9
 800161a:	490f      	ldr	r1, [pc, #60]	@ (8001658 <store_flash_data+0xd0>)
 800161c:	2002      	movs	r0, #2
 800161e:	f002 fda3 	bl	8004168 <HAL_FLASH_Program>
	HAL_Delay(100);
 8001622:	2064      	movs	r0, #100	@ 0x64
 8001624:	f002 fbd8 	bl	8003dd8 <HAL_Delay>

	HAL_FLASH_Lock();
 8001628:	f002 fe14 	bl	8004254 <HAL_FLASH_Lock>
}
 800162c:	bf00      	nop
 800162e:	3720      	adds	r7, #32
 8001630:	46bd      	mov	sp, r7
 8001632:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001636:	bf00      	nop
 8001638:	20000e78 	.word	0x20000e78
 800163c:	20000e5c 	.word	0x20000e5c
 8001640:	20000e60 	.word	0x20000e60
 8001644:	20000e64 	.word	0x20000e64
 8001648:	080e0000 	.word	0x080e0000
 800164c:	080e0004 	.word	0x080e0004
 8001650:	080e0008 	.word	0x080e0008
 8001654:	080e000c 	.word	0x080e000c
 8001658:	080e0010 	.word	0x080e0010

0800165c <load_flash_data>:

void load_flash_data(){
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8001660:	f002 fdd6 	bl	8004210 <HAL_FLASH_Unlock>

//	altitude_offset = * (float*) FLASH_ALTITUDE_OFFSET_ADDRESS;
//	mag_x_offset = *(float*)FLASH_MAG_X_OFFSET_ADDRESS;
//	mag_y_offset = * (float*) FLASH_MAG_Y_OFFSET_ADDRESS;
//	mag_z_offset = * (float*) FLASH_MAG_Z_OFFSET_ADDRESS;
	memcpy(&altitude_offset, (float*)FLASH_ALTITUDE_OFFSET_ADDRESS, sizeof(float));
 8001664:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <load_flash_data+0x38>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0b      	ldr	r2, [pc, #44]	@ (8001698 <load_flash_data+0x3c>)
 800166a:	6013      	str	r3, [r2, #0]
	memcpy(&mag_x_offset, (float*)FLASH_MAG_X_OFFSET_ADDRESS, sizeof(float));
 800166c:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <load_flash_data+0x40>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0b      	ldr	r2, [pc, #44]	@ (80016a0 <load_flash_data+0x44>)
 8001672:	6013      	str	r3, [r2, #0]
	memcpy(&mag_y_offset, (float*)FLASH_MAG_Y_OFFSET_ADDRESS, sizeof(float));
 8001674:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <load_flash_data+0x48>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0b      	ldr	r2, [pc, #44]	@ (80016a8 <load_flash_data+0x4c>)
 800167a:	6013      	str	r3, [r2, #0]
	memcpy(&mag_z_offset, (float*)FLASH_MAG_Z_OFFSET_ADDRESS, sizeof(float));
 800167c:	4b0b      	ldr	r3, [pc, #44]	@ (80016ac <load_flash_data+0x50>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a0b      	ldr	r2, [pc, #44]	@ (80016b0 <load_flash_data+0x54>)
 8001682:	6013      	str	r3, [r2, #0]
	memcpy(&time_dif, (int32_t*)FLASH_TIME_DIF_ADDRESS, sizeof(int32_t));
 8001684:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <load_flash_data+0x58>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <load_flash_data+0x5c>)
 800168a:	6013      	str	r3, [r2, #0]

	HAL_FLASH_Lock();
 800168c:	f002 fde2 	bl	8004254 <HAL_FLASH_Lock>
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	080e0000 	.word	0x080e0000
 8001698:	20000e78 	.word	0x20000e78
 800169c:	080e0004 	.word	0x080e0004
 80016a0:	20000e5c 	.word	0x20000e5c
 80016a4:	080e0008 	.word	0x080e0008
 80016a8:	20000e60 	.word	0x20000e60
 80016ac:	080e000c 	.word	0x080e000c
 80016b0:	20000e64 	.word	0x20000e64
 80016b4:	080e0010 	.word	0x080e0010
 80016b8:	20000d6c 	.word	0x20000d6c

080016bc <set_gps>:

// Sensor Read Functions -----------------------------------------------------------------------------
uint8_t set_gps(char* buf, uint8_t order){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d101      	bne.n	80016d4 <set_gps+0x18>
		return 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	e0c8      	b.n	8001866 <set_gps+0x1aa>

	switch(order) {
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	2b09      	cmp	r3, #9
 80016d8:	f200 80bd 	bhi.w	8001856 <set_gps+0x19a>
 80016dc:	a201      	add	r2, pc, #4	@ (adr r2, 80016e4 <set_gps+0x28>)
 80016de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e2:	bf00      	nop
 80016e4:	0800170d 	.word	0x0800170d
 80016e8:	08001745 	.word	0x08001745
 80016ec:	08001799 	.word	0x08001799
 80016f0:	080017c1 	.word	0x080017c1
 80016f4:	080017e3 	.word	0x080017e3
 80016f8:	0800180b 	.word	0x0800180b
 80016fc:	08001857 	.word	0x08001857
 8001700:	0800182d 	.word	0x0800182d
 8001704:	08001857 	.word	0x08001857
 8001708:	0800183d 	.word	0x0800183d
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7fe fdcf 	bl	80002b0 <strlen>
 8001712:	4603      	mov	r3, r0
 8001714:	2b04      	cmp	r3, #4
 8001716:	d913      	bls.n	8001740 <set_gps+0x84>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b47      	cmp	r3, #71	@ 0x47
 800171e:	d10f      	bne.n	8001740 <set_gps+0x84>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3302      	adds	r3, #2
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b47      	cmp	r3, #71	@ 0x47
 8001728:	d10a      	bne.n	8001740 <set_gps+0x84>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3303      	adds	r3, #3
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b47      	cmp	r3, #71	@ 0x47
 8001732:	d105      	bne.n	8001740 <set_gps+0x84>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3304      	adds	r3, #4
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b41      	cmp	r3, #65	@ 0x41
 800173c:	f000 808d 	beq.w	800185a <set_gps+0x19e>
			return 1;
 8001740:	2301      	movs	r3, #1
 8001742:	e090      	b.n	8001866 <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	b29b      	uxth	r3, r3
 800174a:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 800174c:	f107 030c 	add.w	r3, r7, #12
 8001750:	4618      	mov	r0, r3
 8001752:	f008 f9af 	bl	8009ab4 <atoi>
 8001756:	4603      	mov	r3, r0
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4b45      	ldr	r3, [pc, #276]	@ (8001870 <set_gps+0x1b4>)
 800175c:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3302      	adds	r3, #2
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	b29b      	uxth	r3, r3
 8001766:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	4618      	mov	r0, r3
 800176e:	f008 f9a1 	bl	8009ab4 <atoi>
 8001772:	4603      	mov	r3, r0
 8001774:	b2da      	uxtb	r2, r3
 8001776:	4b3f      	ldr	r3, [pc, #252]	@ (8001874 <set_gps+0x1b8>)
 8001778:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	3304      	adds	r3, #4
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	b29b      	uxth	r3, r3
 8001782:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 8001784:	f107 030c 	add.w	r3, r7, #12
 8001788:	4618      	mov	r0, r3
 800178a:	f008 f993 	bl	8009ab4 <atoi>
 800178e:	4603      	mov	r3, r0
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b39      	ldr	r3, [pc, #228]	@ (8001878 <set_gps+0x1bc>)
 8001794:	701a      	strb	r2, [r3, #0]

		break;
 8001796:	e065      	b.n	8001864 <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f008 f988 	bl	8009aae <atof>
 800179e:	ec51 0b10 	vmov	r0, r1, d0
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	4b35      	ldr	r3, [pc, #212]	@ (800187c <set_gps+0x1c0>)
 80017a8:	f7ff f870 	bl	800088c <__aeabi_ddiv>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4610      	mov	r0, r2
 80017b2:	4619      	mov	r1, r3
 80017b4:	f7ff fa38 	bl	8000c28 <__aeabi_d2f>
 80017b8:	4603      	mov	r3, r0
 80017ba:	4a31      	ldr	r2, [pc, #196]	@ (8001880 <set_gps+0x1c4>)
 80017bc:	6013      	str	r3, [r2, #0]
		break;
 80017be:	e051      	b.n	8001864 <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001884 <set_gps+0x1c8>)
 80017c6:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80017c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001884 <set_gps+0x1c8>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b53      	cmp	r3, #83	@ 0x53
 80017ce:	d146      	bne.n	800185e <set_gps+0x1a2>
			gps_latitude*= -1;
 80017d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001880 <set_gps+0x1c4>)
 80017d2:	edd3 7a00 	vldr	s15, [r3]
 80017d6:	eef1 7a67 	vneg.f32	s15, s15
 80017da:	4b29      	ldr	r3, [pc, #164]	@ (8001880 <set_gps+0x1c4>)
 80017dc:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80017e0:	e03d      	b.n	800185e <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f008 f963 	bl	8009aae <atof>
 80017e8:	ec51 0b10 	vmov	r0, r1, d0
 80017ec:	f04f 0200 	mov.w	r2, #0
 80017f0:	4b22      	ldr	r3, [pc, #136]	@ (800187c <set_gps+0x1c0>)
 80017f2:	f7ff f84b 	bl	800088c <__aeabi_ddiv>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f7ff fa13 	bl	8000c28 <__aeabi_d2f>
 8001802:	4603      	mov	r3, r0
 8001804:	4a20      	ldr	r2, [pc, #128]	@ (8001888 <set_gps+0x1cc>)
 8001806:	6013      	str	r3, [r2, #0]
		break;
 8001808:	e02c      	b.n	8001864 <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	4b1f      	ldr	r3, [pc, #124]	@ (800188c <set_gps+0x1d0>)
 8001810:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 8001812:	4b1e      	ldr	r3, [pc, #120]	@ (800188c <set_gps+0x1d0>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b57      	cmp	r3, #87	@ 0x57
 8001818:	d123      	bne.n	8001862 <set_gps+0x1a6>
			gps_longitude*= -1;
 800181a:	4b1b      	ldr	r3, [pc, #108]	@ (8001888 <set_gps+0x1cc>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	eef1 7a67 	vneg.f32	s15, s15
 8001824:	4b18      	ldr	r3, [pc, #96]	@ (8001888 <set_gps+0x1cc>)
 8001826:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 800182a:	e01a      	b.n	8001862 <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f008 f941 	bl	8009ab4 <atoi>
 8001832:	4603      	mov	r3, r0
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <set_gps+0x1d4>)
 8001838:	701a      	strb	r2, [r3, #0]
		break;
 800183a:	e013      	b.n	8001864 <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f008 f936 	bl	8009aae <atof>
 8001842:	ec53 2b10 	vmov	r2, r3, d0
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f9ed 	bl	8000c28 <__aeabi_d2f>
 800184e:	4603      	mov	r3, r0
 8001850:	4a10      	ldr	r2, [pc, #64]	@ (8001894 <set_gps+0x1d8>)
 8001852:	6013      	str	r3, [r2, #0]
		break;
 8001854:	e006      	b.n	8001864 <set_gps+0x1a8>
	default:
		break;
 8001856:	bf00      	nop
 8001858:	e004      	b.n	8001864 <set_gps+0x1a8>
		break;
 800185a:	bf00      	nop
 800185c:	e002      	b.n	8001864 <set_gps+0x1a8>
		break;
 800185e:	bf00      	nop
 8001860:	e000      	b.n	8001864 <set_gps+0x1a8>
		break;
 8001862:	bf00      	nop
	}

	return 0;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000b54 	.word	0x20000b54
 8001874:	20000b55 	.word	0x20000b55
 8001878:	20000b56 	.word	0x20000b56
 800187c:	40590000 	.word	0x40590000
 8001880:	20000b5c 	.word	0x20000b5c
 8001884:	20000d67 	.word	0x20000d67
 8001888:	20000b60 	.word	0x20000b60
 800188c:	20000d68 	.word	0x20000d68
 8001890:	20000b64 	.word	0x20000b64
 8001894:	20000b58 	.word	0x20000b58

08001898 <parse_nmea>:

bool parse_nmea(char *buf){
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 80018a8:	2300      	movs	r3, #0
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	e032      	b.n	8001914 <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b2c      	cmp	r3, #44	@ 0x2c
 80018b8:	d123      	bne.n	8001902 <parse_nmea+0x6a>
			if (last != i){
 80018ba:	7bba      	ldrb	r2, [r7, #14]
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d018      	beq.n	80018f4 <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 80018c2:	22ff      	movs	r2, #255	@ 0xff
 80018c4:	2100      	movs	r1, #0
 80018c6:	4818      	ldr	r0, [pc, #96]	@ (8001928 <parse_nmea+0x90>)
 80018c8:	f009 fd1b 	bl	800b302 <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80018cc:	7bbb      	ldrb	r3, [r7, #14]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	18d1      	adds	r1, r2, r3
 80018d2:	7bfa      	ldrb	r2, [r7, #15]
 80018d4:	7bbb      	ldrb	r3, [r7, #14]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	461a      	mov	r2, r3
 80018da:	4813      	ldr	r0, [pc, #76]	@ (8001928 <parse_nmea+0x90>)
 80018dc:	f009 fdcd 	bl	800b47a <memcpy>
				if(set_gps(parse_buf, order)){
 80018e0:	7b7b      	ldrb	r3, [r7, #13]
 80018e2:	4619      	mov	r1, r3
 80018e4:	4810      	ldr	r0, [pc, #64]	@ (8001928 <parse_nmea+0x90>)
 80018e6:	f7ff fee9 	bl	80016bc <set_gps>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <parse_nmea+0x5c>
					return false;
 80018f0:	2300      	movs	r3, #0
 80018f2:	e015      	b.n	8001920 <parse_nmea+0x88>
				}
			}
			last = i + 1;
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	3301      	adds	r3, #1
 80018f8:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 80018fa:	7b7b      	ldrb	r3, [r7, #13]
 80018fc:	3301      	adds	r3, #1
 80018fe:	737b      	strb	r3, [r7, #13]
 8001900:	e005      	b.n	800190e <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	4413      	add	r3, r2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b2a      	cmp	r3, #42	@ 0x2a
 800190c:	d006      	beq.n	800191c <parse_nmea+0x84>
	for(i=0; i<255;i++){
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	3301      	adds	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	2bff      	cmp	r3, #255	@ 0xff
 8001918:	d1c9      	bne.n	80018ae <parse_nmea+0x16>
 800191a:	e000      	b.n	800191e <parse_nmea+0x86>
			break;
 800191c:	bf00      	nop
		}
	}

	return true;
 800191e:	2301      	movs	r3, #1
}
 8001920:	4618      	mov	r0, r3
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000c68 	.word	0x20000c68
 800192c:	00000000 	.word	0x00000000

08001930 <calculate_altitude>:

float calculate_altitude(float pressure) {
 8001930:	b5b0      	push	{r4, r5, r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	ed87 0a01 	vstr	s0, [r7, #4]
	return 44330.77 * (1 - powf(pressure / 101.326, 0.1902632)) + altitude_offset;
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7fe fe24 	bl	8000588 <__aeabi_f2d>
 8001940:	a323      	add	r3, pc, #140	@ (adr r3, 80019d0 <calculate_altitude+0xa0>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe ffa1 	bl	800088c <__aeabi_ddiv>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4610      	mov	r0, r2
 8001950:	4619      	mov	r1, r3
 8001952:	f7ff f969 	bl	8000c28 <__aeabi_d2f>
 8001956:	4603      	mov	r3, r0
 8001958:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 80019c8 <calculate_altitude+0x98>
 800195c:	ee00 3a10 	vmov	s0, r3
 8001960:	f00c fa46 	bl	800ddf0 <powf>
 8001964:	eef0 7a40 	vmov.f32	s15, s0
 8001968:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800196c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001970:	ee17 0a90 	vmov	r0, s15
 8001974:	f7fe fe08 	bl	8000588 <__aeabi_f2d>
 8001978:	a311      	add	r3, pc, #68	@ (adr r3, 80019c0 <calculate_altitude+0x90>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fe5b 	bl	8000638 <__aeabi_dmul>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4614      	mov	r4, r2
 8001988:	461d      	mov	r5, r3
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <calculate_altitude+0x9c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fdfa 	bl	8000588 <__aeabi_f2d>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4620      	mov	r0, r4
 800199a:	4629      	mov	r1, r5
 800199c:	f7fe fc96 	bl	80002cc <__adddf3>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f7ff f93e 	bl	8000c28 <__aeabi_d2f>
 80019ac:	4603      	mov	r3, r0
 80019ae:	ee07 3a90 	vmov	s15, r3
}
 80019b2:	eeb0 0a67 	vmov.f32	s0, s15
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bdb0      	pop	{r4, r5, r7, pc}
 80019bc:	f3af 8000 	nop.w
 80019c0:	a3d70a3d 	.word	0xa3d70a3d
 80019c4:	40e5a558 	.word	0x40e5a558
 80019c8:	3e42d45b 	.word	0x3e42d45b
 80019cc:	20000e78 	.word	0x20000e78
 80019d0:	2f1a9fbe 	.word	0x2f1a9fbe
 80019d4:	405954dd 	.word	0x405954dd

080019d8 <read_MMC5603>:

void read_MMC5603(void) {
 80019d8:	b5b0      	push	{r4, r5, r7, lr}
 80019da:	b08a      	sub	sp, #40	@ 0x28
 80019dc:	af02      	add	r7, sp, #8
    uint8_t mmc5603_buf[9];
    uint8_t first_reg = 0x00;
 80019de:	2300      	movs	r3, #0
 80019e0:	71fb      	strb	r3, [r7, #7]
	int32_t raw_x, raw_y, raw_z;

	// Perform the I2C write (send the register address) then read 9 bytes of data
	if (HAL_I2C_Master_Transmit(&hi2c2, MMC5603_ADDRESS, &first_reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 80019e2:	1dfa      	adds	r2, r7, #7
 80019e4:	f04f 33ff 	mov.w	r3, #4294967295
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2301      	movs	r3, #1
 80019ec:	2160      	movs	r1, #96	@ 0x60
 80019ee:	4882      	ldr	r0, [pc, #520]	@ (8001bf8 <read_MMC5603+0x220>)
 80019f0:	f003 f8d2 	bl	8004b98 <HAL_I2C_Master_Transmit>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f040 80ed 	bne.w	8001bd6 <read_MMC5603+0x1fe>
	}

//	HAL_Delay(10);

	// Read 9 bytes of data from the sensor
	if (HAL_I2C_Master_Receive(&hi2c2, MMC5603_ADDRESS, mmc5603_buf, 9, HAL_MAX_DELAY) != HAL_OK) {
 80019fc:	f107 0208 	add.w	r2, r7, #8
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	2309      	movs	r3, #9
 8001a08:	2160      	movs	r1, #96	@ 0x60
 8001a0a:	487b      	ldr	r0, [pc, #492]	@ (8001bf8 <read_MMC5603+0x220>)
 8001a0c:	f003 f9c2 	bl	8004d94 <HAL_I2C_Master_Receive>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f040 80e1 	bne.w	8001bda <read_MMC5603+0x202>
		// Handle reception error
		return;
	}

	// Extract X, Y, Z values from the buffer
	raw_x = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((uint32_t)mmc5603_buf[6] >> 4);
 8001a18:	7a3b      	ldrb	r3, [r7, #8]
 8001a1a:	031a      	lsls	r2, r3, #12
 8001a1c:	7a7b      	ldrb	r3, [r7, #9]
 8001a1e:	011b      	lsls	r3, r3, #4
 8001a20:	4313      	orrs	r3, r2
 8001a22:	7bba      	ldrb	r2, [r7, #14]
 8001a24:	0912      	lsrs	r2, r2, #4
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	61fb      	str	r3, [r7, #28]
	raw_y = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((uint32_t)mmc5603_buf[7] >> 4);
 8001a2c:	7abb      	ldrb	r3, [r7, #10]
 8001a2e:	031a      	lsls	r2, r3, #12
 8001a30:	7afb      	ldrb	r3, [r7, #11]
 8001a32:	011b      	lsls	r3, r3, #4
 8001a34:	4313      	orrs	r3, r2
 8001a36:	7bfa      	ldrb	r2, [r7, #15]
 8001a38:	0912      	lsrs	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
	raw_z = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((uint32_t)mmc5603_buf[8] >> 4);
 8001a40:	7b3b      	ldrb	r3, [r7, #12]
 8001a42:	031a      	lsls	r2, r3, #12
 8001a44:	7b7b      	ldrb	r3, [r7, #13]
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	7c3a      	ldrb	r2, [r7, #16]
 8001a4c:	0912      	lsrs	r2, r2, #4
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	4313      	orrs	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]

	// Fix center offsets

	raw_x -= (1 << 19);
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a5a:	61fb      	str	r3, [r7, #28]
	raw_y -= (1 << 19);
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a62:	61bb      	str	r3, [r7, #24]
	raw_z -= (1 << 19);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a6a:	617b      	str	r3, [r7, #20]

	// Scale to Gauss
	mag_x = (float)raw_x * 0.0000625 - mag_x_offset;
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a76:	ee17 0a90 	vmov	r0, s15
 8001a7a:	f7fe fd85 	bl	8000588 <__aeabi_f2d>
 8001a7e:	a35a      	add	r3, pc, #360	@ (adr r3, 8001be8 <read_MMC5603+0x210>)
 8001a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a84:	f7fe fdd8 	bl	8000638 <__aeabi_dmul>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4614      	mov	r4, r2
 8001a8e:	461d      	mov	r5, r3
 8001a90:	4b5a      	ldr	r3, [pc, #360]	@ (8001bfc <read_MMC5603+0x224>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fd77 	bl	8000588 <__aeabi_f2d>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4620      	mov	r0, r4
 8001aa0:	4629      	mov	r1, r5
 8001aa2:	f7fe fc11 	bl	80002c8 <__aeabi_dsub>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f8bb 	bl	8000c28 <__aeabi_d2f>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	4a52      	ldr	r2, [pc, #328]	@ (8001c00 <read_MMC5603+0x228>)
 8001ab6:	6013      	str	r3, [r2, #0]
	mag_y = (float)raw_y * 0.0000625 - mag_y_offset;
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac2:	ee17 0a90 	vmov	r0, s15
 8001ac6:	f7fe fd5f 	bl	8000588 <__aeabi_f2d>
 8001aca:	a347      	add	r3, pc, #284	@ (adr r3, 8001be8 <read_MMC5603+0x210>)
 8001acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad0:	f7fe fdb2 	bl	8000638 <__aeabi_dmul>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4614      	mov	r4, r2
 8001ada:	461d      	mov	r5, r3
 8001adc:	4b49      	ldr	r3, [pc, #292]	@ (8001c04 <read_MMC5603+0x22c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fd51 	bl	8000588 <__aeabi_f2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4620      	mov	r0, r4
 8001aec:	4629      	mov	r1, r5
 8001aee:	f7fe fbeb 	bl	80002c8 <__aeabi_dsub>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f7ff f895 	bl	8000c28 <__aeabi_d2f>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4a41      	ldr	r2, [pc, #260]	@ (8001c08 <read_MMC5603+0x230>)
 8001b02:	6013      	str	r3, [r2, #0]
	mag_z = (float)raw_z * 0.0000625 - mag_z_offset;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	ee07 3a90 	vmov	s15, r3
 8001b0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b0e:	ee17 0a90 	vmov	r0, s15
 8001b12:	f7fe fd39 	bl	8000588 <__aeabi_f2d>
 8001b16:	a334      	add	r3, pc, #208	@ (adr r3, 8001be8 <read_MMC5603+0x210>)
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	f7fe fd8c 	bl	8000638 <__aeabi_dmul>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4614      	mov	r4, r2
 8001b26:	461d      	mov	r5, r3
 8001b28:	4b38      	ldr	r3, [pc, #224]	@ (8001c0c <read_MMC5603+0x234>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fd2b 	bl	8000588 <__aeabi_f2d>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4620      	mov	r0, r4
 8001b38:	4629      	mov	r1, r5
 8001b3a:	f7fe fbc5 	bl	80002c8 <__aeabi_dsub>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	f7ff f86f 	bl	8000c28 <__aeabi_d2f>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4a30      	ldr	r2, [pc, #192]	@ (8001c10 <read_MMC5603+0x238>)
 8001b4e:	6013      	str	r3, [r2, #0]

	direction = atan2(mag_y, mag_x) * 180 / PI;
 8001b50:	4b2d      	ldr	r3, [pc, #180]	@ (8001c08 <read_MMC5603+0x230>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fd17 	bl	8000588 <__aeabi_f2d>
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	460d      	mov	r5, r1
 8001b5e:	4b28      	ldr	r3, [pc, #160]	@ (8001c00 <read_MMC5603+0x228>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fd10 	bl	8000588 <__aeabi_f2d>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	ec43 2b11 	vmov	d1, r2, r3
 8001b70:	ec45 4b10 	vmov	d0, r4, r5
 8001b74:	f00c f93a 	bl	800ddec <atan2>
 8001b78:	ec51 0b10 	vmov	r0, r1, d0
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <read_MMC5603+0x23c>)
 8001b82:	f7fe fd59 	bl	8000638 <__aeabi_dmul>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	a318      	add	r3, pc, #96	@ (adr r3, 8001bf0 <read_MMC5603+0x218>)
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	f7fe fe7a 	bl	800088c <__aeabi_ddiv>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	491e      	ldr	r1, [pc, #120]	@ (8001c18 <read_MMC5603+0x240>)
 8001b9e:	e9c1 2300 	strd	r2, r3, [r1]
	if (direction < 0){
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <read_MMC5603+0x240>)
 8001ba4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	f7fe ffb4 	bl	8000b1c <__aeabi_dcmplt>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d010      	beq.n	8001bdc <read_MMC5603+0x204>
		direction += 360;
 8001bba:	4b17      	ldr	r3, [pc, #92]	@ (8001c18 <read_MMC5603+0x240>)
 8001bbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <read_MMC5603+0x244>)
 8001bc6:	f7fe fb81 	bl	80002cc <__adddf3>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4912      	ldr	r1, [pc, #72]	@ (8001c18 <read_MMC5603+0x240>)
 8001bd0:	e9c1 2300 	strd	r2, r3, [r1]
 8001bd4:	e002      	b.n	8001bdc <read_MMC5603+0x204>
		return;
 8001bd6:	bf00      	nop
 8001bd8:	e000      	b.n	8001bdc <read_MMC5603+0x204>
		return;
 8001bda:	bf00      	nop
	}
}
 8001bdc:	3720      	adds	r7, #32
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bdb0      	pop	{r4, r5, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	f3af 8000 	nop.w
 8001be8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001bec:	3f10624d 	.word	0x3f10624d
 8001bf0:	fc8b007a 	.word	0xfc8b007a
 8001bf4:	400921fa 	.word	0x400921fa
 8001bf8:	200004bc 	.word	0x200004bc
 8001bfc:	20000e5c 	.word	0x20000e5c
 8001c00:	20000b44 	.word	0x20000b44
 8001c04:	20000e60 	.word	0x20000e60
 8001c08:	20000b48 	.word	0x20000b48
 8001c0c:	20000e64 	.word	0x20000e64
 8001c10:	20000b4c 	.word	0x20000b4c
 8001c14:	40668000 	.word	0x40668000
 8001c18:	20000d78 	.word	0x20000d78
 8001c1c:	40768000 	.word	0x40768000

08001c20 <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	2309      	movs	r3, #9
 8001c2e:	9301      	str	r3, [sp, #4]
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	2301      	movs	r3, #1
 8001c36:	2201      	movs	r2, #1
 8001c38:	21c0      	movs	r1, #192	@ 0xc0
 8001c3a:	482b      	ldr	r0, [pc, #172]	@ (8001ce8 <read_MPL3115A2+0xc8>)
 8001c3c:	f003 fbd6 	bl	80053ec <HAL_I2C_Mem_Read>

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 8001c40:	793b      	ldrb	r3, [r7, #4]
 8001c42:	041a      	lsls	r2, r3, #16
 8001c44:	797b      	ldrb	r3, [r7, #5]
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	79ba      	ldrb	r2, [r7, #6]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	091b      	lsrs	r3, r3, #4
 8001c54:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f7fe fc74 	bl	8000544 <__aeabi_ui2d>
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	4b22      	ldr	r3, [pc, #136]	@ (8001cec <read_MPL3115A2+0xcc>)
 8001c62:	f7fe fe13 	bl	800088c <__aeabi_ddiv>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf0 <read_MPL3115A2+0xd0>)
 8001c74:	f7fe fe0a 	bl	800088c <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f7fe ffd2 	bl	8000c28 <__aeabi_d2f>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4a1b      	ldr	r2, [pc, #108]	@ (8001cf4 <read_MPL3115A2+0xd4>)
 8001c88:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	b21a      	sxth	r2, r3
 8001c90:	7a3b      	ldrb	r3, [r7, #8]
 8001c92:	b21b      	sxth	r3, r3
 8001c94:	4313      	orrs	r3, r2
 8001c96:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 8001c98:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c9c:	111b      	asrs	r3, r3, #4
 8001c9e:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 8001ca0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc5d 	bl	8000564 <__aeabi_i2d>
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <read_MPL3115A2+0xd8>)
 8001cb0:	f7fe fdec 	bl	800088c <__aeabi_ddiv>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f7fe ffb4 	bl	8000c28 <__aeabi_d2f>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cfc <read_MPL3115A2+0xdc>)
 8001cc4:	6013      	str	r3, [r2, #0]

    altitude = calculate_altitude(pressure);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <read_MPL3115A2+0xd4>)
 8001cc8:	edd3 7a00 	vldr	s15, [r3]
 8001ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd0:	f7ff fe2e 	bl	8001930 <calculate_altitude>
 8001cd4:	eef0 7a40 	vmov.f32	s15, s0
 8001cd8:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <read_MPL3115A2+0xe0>)
 8001cda:	edc3 7a00 	vstr	s15, [r3]
}
 8001cde:	bf00      	nop
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200004bc 	.word	0x200004bc
 8001cec:	40100000 	.word	0x40100000
 8001cf0:	408f4000 	.word	0x408f4000
 8001cf4:	20000b24 	.word	0x20000b24
 8001cf8:	40300000 	.word	0x40300000
 8001cfc:	20000b20 	.word	0x20000b20
 8001d00:	20000b1c 	.word	0x20000b1c
 8001d04:	00000000 	.word	0x00000000

08001d08 <read_MPU6050>:

void read_MPU6050(void) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b088      	sub	sp, #32
 8001d0c:	af02      	add	r7, sp, #8
	uint8_t imu_addr = 0x3B;
 8001d0e:	233b      	movs	r3, #59	@ 0x3b
 8001d10:	727b      	strb	r3, [r7, #9]
	uint8_t gyro_addr = 0x43;
 8001d12:	2343      	movs	r3, #67	@ 0x43
 8001d14:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef mpu_ret;
	uint8_t mpu_buf[6];
	int16_t raw_accel_x;
	int16_t raw_accel_y;
	int16_t raw_accel_z;
	int16_t raw_gyro_x = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	82fb      	strh	r3, [r7, #22]
	int16_t raw_gyro_y = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	82bb      	strh	r3, [r7, #20]
	int16_t raw_gyro_z = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	827b      	strh	r3, [r7, #18]

	mpu_ret = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 8001d22:	2305      	movs	r3, #5
 8001d24:	2203      	movs	r2, #3
 8001d26:	21d0      	movs	r1, #208	@ 0xd0
 8001d28:	4871      	ldr	r0, [pc, #452]	@ (8001ef0 <read_MPU6050+0x1e8>)
 8001d2a:	f003 fd91 	bl	8005850 <HAL_I2C_IsDeviceReady>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	747b      	strb	r3, [r7, #17]
    if (mpu_ret == HAL_OK){
 8001d32:	7c7b      	ldrb	r3, [r7, #17]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f040 80d2 	bne.w	8001ede <read_MPU6050+0x1d6>
		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &imu_addr, 1, 100);
 8001d3a:	f107 0209 	add.w	r2, r7, #9
 8001d3e:	2364      	movs	r3, #100	@ 0x64
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2301      	movs	r3, #1
 8001d44:	21d0      	movs	r1, #208	@ 0xd0
 8001d46:	486a      	ldr	r0, [pc, #424]	@ (8001ef0 <read_MPU6050+0x1e8>)
 8001d48:	f002 ff26 	bl	8004b98 <HAL_I2C_Master_Transmit>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8001d50:	7c7b      	ldrb	r3, [r7, #17]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d15a      	bne.n	8001e0c <read_MPU6050+0x104>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8001d56:	463a      	mov	r2, r7
 8001d58:	2364      	movs	r3, #100	@ 0x64
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	2306      	movs	r3, #6
 8001d5e:	21d0      	movs	r1, #208	@ 0xd0
 8001d60:	4863      	ldr	r0, [pc, #396]	@ (8001ef0 <read_MPU6050+0x1e8>)
 8001d62:	f003 f817 	bl	8004d94 <HAL_I2C_Master_Receive>
 8001d66:	4603      	mov	r3, r0
 8001d68:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001d6a:	7c7b      	ldrb	r3, [r7, #17]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d14d      	bne.n	8001e0c <read_MPU6050+0x104>
				// shift first byte left, add second byte
				raw_accel_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf[1]);
 8001d70:	783b      	ldrb	r3, [r7, #0]
 8001d72:	021b      	lsls	r3, r3, #8
 8001d74:	b21a      	sxth	r2, r3
 8001d76:	787b      	ldrb	r3, [r7, #1]
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	81fb      	strh	r3, [r7, #14]
				raw_accel_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf[3]);
 8001d7e:	78bb      	ldrb	r3, [r7, #2]
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	b21a      	sxth	r2, r3
 8001d84:	78fb      	ldrb	r3, [r7, #3]
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	81bb      	strh	r3, [r7, #12]
				raw_accel_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf[5]);
 8001d8c:	793b      	ldrb	r3, [r7, #4]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	797b      	ldrb	r3, [r7, #5]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	4313      	orrs	r3, r2
 8001d98:	817b      	strh	r3, [r7, #10]

				// get float values in g
				accel_x = raw_accel_x/16384.0;
 8001d9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fbe0 	bl	8000564 <__aeabi_i2d>
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	4b52      	ldr	r3, [pc, #328]	@ (8001ef4 <read_MPU6050+0x1ec>)
 8001daa:	f7fe fd6f 	bl	800088c <__aeabi_ddiv>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	4610      	mov	r0, r2
 8001db4:	4619      	mov	r1, r3
 8001db6:	f7fe ff37 	bl	8000c28 <__aeabi_d2f>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a4e      	ldr	r2, [pc, #312]	@ (8001ef8 <read_MPU6050+0x1f0>)
 8001dbe:	6013      	str	r3, [r2, #0]
				accel_y = raw_accel_y/16384.0;
 8001dc0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe fbcd 	bl	8000564 <__aeabi_i2d>
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	4b49      	ldr	r3, [pc, #292]	@ (8001ef4 <read_MPU6050+0x1ec>)
 8001dd0:	f7fe fd5c 	bl	800088c <__aeabi_ddiv>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f7fe ff24 	bl	8000c28 <__aeabi_d2f>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4a46      	ldr	r2, [pc, #280]	@ (8001efc <read_MPU6050+0x1f4>)
 8001de4:	6013      	str	r3, [r2, #0]
				accel_z = raw_accel_z/16384.0;
 8001de6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fbba 	bl	8000564 <__aeabi_i2d>
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ef4 <read_MPU6050+0x1ec>)
 8001df6:	f7fe fd49 	bl	800088c <__aeabi_ddiv>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f7fe ff11 	bl	8000c28 <__aeabi_d2f>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4a3d      	ldr	r2, [pc, #244]	@ (8001f00 <read_MPU6050+0x1f8>)
 8001e0a:	6013      	str	r3, [r2, #0]
			}
		}

		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &gyro_addr, 1, 100);
 8001e0c:	f107 0208 	add.w	r2, r7, #8
 8001e10:	2364      	movs	r3, #100	@ 0x64
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	2301      	movs	r3, #1
 8001e16:	21d0      	movs	r1, #208	@ 0xd0
 8001e18:	4835      	ldr	r0, [pc, #212]	@ (8001ef0 <read_MPU6050+0x1e8>)
 8001e1a:	f002 febd 	bl	8004b98 <HAL_I2C_Master_Transmit>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8001e22:	7c7b      	ldrb	r3, [r7, #17]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d15a      	bne.n	8001ede <read_MPU6050+0x1d6>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8001e28:	463a      	mov	r2, r7
 8001e2a:	2364      	movs	r3, #100	@ 0x64
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	2306      	movs	r3, #6
 8001e30:	21d0      	movs	r1, #208	@ 0xd0
 8001e32:	482f      	ldr	r0, [pc, #188]	@ (8001ef0 <read_MPU6050+0x1e8>)
 8001e34:	f002 ffae 	bl	8004d94 <HAL_I2C_Master_Receive>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001e3c:	7c7b      	ldrb	r3, [r7, #17]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d14d      	bne.n	8001ede <read_MPU6050+0x1d6>
				// shift first byte left, add second byte
				raw_gyro_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf [1]);
 8001e42:	783b      	ldrb	r3, [r7, #0]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	787b      	ldrb	r3, [r7, #1]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	82fb      	strh	r3, [r7, #22]
				raw_gyro_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf [3]);
 8001e50:	78bb      	ldrb	r3, [r7, #2]
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	78fb      	ldrb	r3, [r7, #3]
 8001e58:	b21b      	sxth	r3, r3
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	82bb      	strh	r3, [r7, #20]
				raw_gyro_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf [5]);
 8001e5e:	793b      	ldrb	r3, [r7, #4]
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	b21a      	sxth	r2, r3
 8001e64:	797b      	ldrb	r3, [r7, #5]
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	827b      	strh	r3, [r7, #18]

				// convert to deg/sec
				gyro_x = raw_gyro_x/131.0;
 8001e6c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb77 	bl	8000564 <__aeabi_i2d>
 8001e76:	a31c      	add	r3, pc, #112	@ (adr r3, 8001ee8 <read_MPU6050+0x1e0>)
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	f7fe fd06 	bl	800088c <__aeabi_ddiv>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4610      	mov	r0, r2
 8001e86:	4619      	mov	r1, r3
 8001e88:	f7fe fece 	bl	8000c28 <__aeabi_d2f>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	4a1d      	ldr	r2, [pc, #116]	@ (8001f04 <read_MPU6050+0x1fc>)
 8001e90:	6013      	str	r3, [r2, #0]
				gyro_y = raw_gyro_y/131.0;
 8001e92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fb64 	bl	8000564 <__aeabi_i2d>
 8001e9c:	a312      	add	r3, pc, #72	@ (adr r3, 8001ee8 <read_MPU6050+0x1e0>)
 8001e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea2:	f7fe fcf3 	bl	800088c <__aeabi_ddiv>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	f7fe febb 	bl	8000c28 <__aeabi_d2f>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4a14      	ldr	r2, [pc, #80]	@ (8001f08 <read_MPU6050+0x200>)
 8001eb6:	6013      	str	r3, [r2, #0]
				gyro_z = raw_gyro_z/131.0;
 8001eb8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe fb51 	bl	8000564 <__aeabi_i2d>
 8001ec2:	a309      	add	r3, pc, #36	@ (adr r3, 8001ee8 <read_MPU6050+0x1e0>)
 8001ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec8:	f7fe fce0 	bl	800088c <__aeabi_ddiv>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	460b      	mov	r3, r1
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f7fe fea8 	bl	8000c28 <__aeabi_d2f>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4a0c      	ldr	r2, [pc, #48]	@ (8001f0c <read_MPU6050+0x204>)
 8001edc:	6013      	str	r3, [r2, #0]
			}
		}
    }
}
 8001ede:	bf00      	nop
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	00000000 	.word	0x00000000
 8001eec:	40606000 	.word	0x40606000
 8001ef0:	200004bc 	.word	0x200004bc
 8001ef4:	40d00000 	.word	0x40d00000
 8001ef8:	20000b38 	.word	0x20000b38
 8001efc:	20000b3c 	.word	0x20000b3c
 8001f00:	20000b40 	.word	0x20000b40
 8001f04:	20000b2c 	.word	0x20000b2c
 8001f08:	20000b30 	.word	0x20000b30
 8001f0c:	20000b34 	.word	0x20000b34

08001f10 <read_PA1010D>:

void read_PA1010D(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af02      	add	r7, sp, #8
	uint8_t pa1010d_i;
	uint8_t pa1010d_bytebuf;

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(&hi2c2, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	2120      	movs	r1, #32
 8001f1e:	4814      	ldr	r0, [pc, #80]	@ (8001f70 <read_PA1010D+0x60>)
 8001f20:	f003 fc96 	bl	8005850 <HAL_I2C_IsDeviceReady>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d11d      	bne.n	8001f66 <read_PA1010D+0x56>
		for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	e012      	b.n	8001f56 <read_PA1010D+0x46>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 8001f30:	1dba      	adds	r2, r7, #6
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	2301      	movs	r3, #1
 8001f3a:	2120      	movs	r1, #32
 8001f3c:	480c      	ldr	r0, [pc, #48]	@ (8001f70 <read_PA1010D+0x60>)
 8001f3e:	f002 ff29 	bl	8004d94 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8001f42:	79bb      	ldrb	r3, [r7, #6]
 8001f44:	2b24      	cmp	r3, #36	@ 0x24
 8001f46:	d00a      	beq.n	8001f5e <read_PA1010D+0x4e>
				break;
			}
			pa_buf[pa1010d_i] = pa1010d_bytebuf;
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	79b9      	ldrb	r1, [r7, #6]
 8001f4c:	4a09      	ldr	r2, [pc, #36]	@ (8001f74 <read_PA1010D+0x64>)
 8001f4e:	54d1      	strb	r1, [r2, r3]
		for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	3301      	adds	r3, #1
 8001f54:	71fb      	strb	r3, [r7, #7]
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	2bff      	cmp	r3, #255	@ 0xff
 8001f5a:	d1e9      	bne.n	8001f30 <read_PA1010D+0x20>
 8001f5c:	e000      	b.n	8001f60 <read_PA1010D+0x50>
				break;
 8001f5e:	bf00      	nop
		}
		parse_nmea(pa_buf);
 8001f60:	4804      	ldr	r0, [pc, #16]	@ (8001f74 <read_PA1010D+0x64>)
 8001f62:	f7ff fc99 	bl	8001898 <parse_nmea>
	}
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200004bc 	.word	0x200004bc
 8001f74:	20000b68 	.word	0x20000b68

08001f78 <calibrate_mmc>:

	}

}

void calibrate_mmc(){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
	read_MMC5603();
 8001f7c:	f7ff fd2c 	bl	80019d8 <read_MMC5603>
	if (mag_x < mag_x_min){
 8001f80:	4b44      	ldr	r3, [pc, #272]	@ (8002094 <calibrate_mmc+0x11c>)
 8001f82:	ed93 7a00 	vldr	s14, [r3]
 8001f86:	4b44      	ldr	r3, [pc, #272]	@ (8002098 <calibrate_mmc+0x120>)
 8001f88:	edd3 7a00 	vldr	s15, [r3]
 8001f8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f94:	d503      	bpl.n	8001f9e <calibrate_mmc+0x26>
		mag_x_min = mag_x;
 8001f96:	4b3f      	ldr	r3, [pc, #252]	@ (8002094 <calibrate_mmc+0x11c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a3f      	ldr	r2, [pc, #252]	@ (8002098 <calibrate_mmc+0x120>)
 8001f9c:	6013      	str	r3, [r2, #0]
	}
	if (mag_x > mag_x_max){
 8001f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002094 <calibrate_mmc+0x11c>)
 8001fa0:	ed93 7a00 	vldr	s14, [r3]
 8001fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800209c <calibrate_mmc+0x124>)
 8001fa6:	edd3 7a00 	vldr	s15, [r3]
 8001faa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb2:	dd03      	ble.n	8001fbc <calibrate_mmc+0x44>
		mag_x_max = mag_x;
 8001fb4:	4b37      	ldr	r3, [pc, #220]	@ (8002094 <calibrate_mmc+0x11c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a38      	ldr	r2, [pc, #224]	@ (800209c <calibrate_mmc+0x124>)
 8001fba:	6013      	str	r3, [r2, #0]
	}
	if (mag_y < mag_y_min){
 8001fbc:	4b38      	ldr	r3, [pc, #224]	@ (80020a0 <calibrate_mmc+0x128>)
 8001fbe:	ed93 7a00 	vldr	s14, [r3]
 8001fc2:	4b38      	ldr	r3, [pc, #224]	@ (80020a4 <calibrate_mmc+0x12c>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd0:	d503      	bpl.n	8001fda <calibrate_mmc+0x62>
		mag_y_min = mag_y;
 8001fd2:	4b33      	ldr	r3, [pc, #204]	@ (80020a0 <calibrate_mmc+0x128>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a33      	ldr	r2, [pc, #204]	@ (80020a4 <calibrate_mmc+0x12c>)
 8001fd8:	6013      	str	r3, [r2, #0]
	}
	if (mag_y > mag_y_max){
 8001fda:	4b31      	ldr	r3, [pc, #196]	@ (80020a0 <calibrate_mmc+0x128>)
 8001fdc:	ed93 7a00 	vldr	s14, [r3]
 8001fe0:	4b31      	ldr	r3, [pc, #196]	@ (80020a8 <calibrate_mmc+0x130>)
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fee:	dd03      	ble.n	8001ff8 <calibrate_mmc+0x80>
		mag_y_max = mag_y;
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <calibrate_mmc+0x128>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80020a8 <calibrate_mmc+0x130>)
 8001ff6:	6013      	str	r3, [r2, #0]
	}
	if (mag_z < mag_z_min){
 8001ff8:	4b2c      	ldr	r3, [pc, #176]	@ (80020ac <calibrate_mmc+0x134>)
 8001ffa:	ed93 7a00 	vldr	s14, [r3]
 8001ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80020b0 <calibrate_mmc+0x138>)
 8002000:	edd3 7a00 	vldr	s15, [r3]
 8002004:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200c:	d503      	bpl.n	8002016 <calibrate_mmc+0x9e>
		mag_z_min = mag_z;
 800200e:	4b27      	ldr	r3, [pc, #156]	@ (80020ac <calibrate_mmc+0x134>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a27      	ldr	r2, [pc, #156]	@ (80020b0 <calibrate_mmc+0x138>)
 8002014:	6013      	str	r3, [r2, #0]
	}
	if (mag_z > mag_z_max){
 8002016:	4b25      	ldr	r3, [pc, #148]	@ (80020ac <calibrate_mmc+0x134>)
 8002018:	ed93 7a00 	vldr	s14, [r3]
 800201c:	4b25      	ldr	r3, [pc, #148]	@ (80020b4 <calibrate_mmc+0x13c>)
 800201e:	edd3 7a00 	vldr	s15, [r3]
 8002022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202a:	dd03      	ble.n	8002034 <calibrate_mmc+0xbc>
		mag_z_max = mag_z;
 800202c:	4b1f      	ldr	r3, [pc, #124]	@ (80020ac <calibrate_mmc+0x134>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a20      	ldr	r2, [pc, #128]	@ (80020b4 <calibrate_mmc+0x13c>)
 8002032:	6013      	str	r3, [r2, #0]
	}

	mag_x_offset = (mag_x_min + mag_x_max) / 2;
 8002034:	4b18      	ldr	r3, [pc, #96]	@ (8002098 <calibrate_mmc+0x120>)
 8002036:	ed93 7a00 	vldr	s14, [r3]
 800203a:	4b18      	ldr	r3, [pc, #96]	@ (800209c <calibrate_mmc+0x124>)
 800203c:	edd3 7a00 	vldr	s15, [r3]
 8002040:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002044:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002048:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <calibrate_mmc+0x140>)
 800204e:	edc3 7a00 	vstr	s15, [r3]
	mag_y_offset = (mag_y_min + mag_y_max) / 2;
 8002052:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <calibrate_mmc+0x12c>)
 8002054:	ed93 7a00 	vldr	s14, [r3]
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <calibrate_mmc+0x130>)
 800205a:	edd3 7a00 	vldr	s15, [r3]
 800205e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002062:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002066:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800206a:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <calibrate_mmc+0x144>)
 800206c:	edc3 7a00 	vstr	s15, [r3]
	mag_z_offset = (mag_z_min + mag_z_max) / 2;
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <calibrate_mmc+0x138>)
 8002072:	ed93 7a00 	vldr	s14, [r3]
 8002076:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <calibrate_mmc+0x13c>)
 8002078:	edd3 7a00 	vldr	s15, [r3]
 800207c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002080:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002084:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002088:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <calibrate_mmc+0x148>)
 800208a:	edc3 7a00 	vstr	s15, [r3]
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000b44 	.word	0x20000b44
 8002098:	20000e68 	.word	0x20000e68
 800209c:	20000e74 	.word	0x20000e74
 80020a0:	20000b48 	.word	0x20000b48
 80020a4:	20000e6c 	.word	0x20000e6c
 80020a8:	200000a0 	.word	0x200000a0
 80020ac:	20000b4c 	.word	0x20000b4c
 80020b0:	20000e70 	.word	0x20000e70
 80020b4:	200000a4 	.word	0x200000a4
 80020b8:	20000e5c 	.word	0x20000e5c
 80020bc:	20000e60 	.word	0x20000e60
 80020c0:	20000e64 	.word	0x20000e64

080020c4 <init_MMC5603>:

// Sensor Init Functions -------------------------------------------------------------------
void init_MMC5603(void) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af04      	add	r7, sp, #16
	uint8_t odr_value = 100;  // Example: Set ODR to 1000 Hz by writing 255
 80020ca:	2364      	movs	r3, #100	@ 0x64
 80020cc:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg0 = 0b10000000;  // Set Cmm_freq_en and Take_meas_M
 80020ce:	2380      	movs	r3, #128	@ 0x80
 80020d0:	71bb      	strb	r3, [r7, #6]
	uint8_t control_reg1 = 0b10000000;  // BW0=0, BW1=0 (6.6 ms)
 80020d2:	2380      	movs	r3, #128	@ 0x80
 80020d4:	717b      	strb	r3, [r7, #5]
	uint8_t control_reg2 = 0b00010000;  // Set Cmm_en to enable continuous mode
 80020d6:	2310      	movs	r3, #16
 80020d8:	713b      	strb	r3, [r7, #4]

	// Configure Control Register 1
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1C, I2C_MEMADD_SIZE_8BIT, &control_reg1, 1, HAL_MAX_DELAY);
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
 80020de:	9302      	str	r3, [sp, #8]
 80020e0:	2301      	movs	r3, #1
 80020e2:	9301      	str	r3, [sp, #4]
 80020e4:	1d7b      	adds	r3, r7, #5
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	2301      	movs	r3, #1
 80020ea:	221c      	movs	r2, #28
 80020ec:	2160      	movs	r1, #96	@ 0x60
 80020ee:	482f      	ldr	r0, [pc, #188]	@ (80021ac <init_MMC5603+0xe8>)
 80020f0:	f003 f882 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80020f4:	2014      	movs	r0, #20
 80020f6:	f001 fe6f 	bl	8003dd8 <HAL_Delay>
	uint8_t set_bit = 0b00001000;
 80020fa:	2308      	movs	r3, #8
 80020fc:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &set_bit, 1, HAL_MAX_DELAY);
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002102:	9302      	str	r3, [sp, #8]
 8002104:	2301      	movs	r3, #1
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	1cfb      	adds	r3, r7, #3
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	2301      	movs	r3, #1
 800210e:	221b      	movs	r2, #27
 8002110:	2160      	movs	r1, #96	@ 0x60
 8002112:	4826      	ldr	r0, [pc, #152]	@ (80021ac <init_MMC5603+0xe8>)
 8002114:	f003 f870 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8002118:	2001      	movs	r0, #1
 800211a:	f001 fe5d 	bl	8003dd8 <HAL_Delay>
	uint8_t reset_bit = 0b00010000;
 800211e:	2310      	movs	r3, #16
 8002120:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &reset_bit, 1, HAL_MAX_DELAY);
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	9302      	str	r3, [sp, #8]
 8002128:	2301      	movs	r3, #1
 800212a:	9301      	str	r3, [sp, #4]
 800212c:	1cbb      	adds	r3, r7, #2
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	2301      	movs	r3, #1
 8002132:	221b      	movs	r2, #27
 8002134:	2160      	movs	r1, #96	@ 0x60
 8002136:	481d      	ldr	r0, [pc, #116]	@ (80021ac <init_MMC5603+0xe8>)
 8002138:	f003 f85e 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800213c:	2001      	movs	r0, #1
 800213e:	f001 fe4b 	bl	8003dd8 <HAL_Delay>

	// Set Output Data Rate
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1A, I2C_MEMADD_SIZE_8BIT, &odr_value, 1, HAL_MAX_DELAY);
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	9302      	str	r3, [sp, #8]
 8002148:	2301      	movs	r3, #1
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	1dfb      	adds	r3, r7, #7
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2301      	movs	r3, #1
 8002152:	221a      	movs	r2, #26
 8002154:	2160      	movs	r1, #96	@ 0x60
 8002156:	4815      	ldr	r0, [pc, #84]	@ (80021ac <init_MMC5603+0xe8>)
 8002158:	f003 f84e 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800215c:	200a      	movs	r0, #10
 800215e:	f001 fe3b 	bl	8003dd8 <HAL_Delay>

	// Configure Control Register 0
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &control_reg0, 1, HAL_MAX_DELAY);
 8002162:	f04f 33ff 	mov.w	r3, #4294967295
 8002166:	9302      	str	r3, [sp, #8]
 8002168:	2301      	movs	r3, #1
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	1dbb      	adds	r3, r7, #6
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2301      	movs	r3, #1
 8002172:	221b      	movs	r2, #27
 8002174:	2160      	movs	r1, #96	@ 0x60
 8002176:	480d      	ldr	r0, [pc, #52]	@ (80021ac <init_MMC5603+0xe8>)
 8002178:	f003 f83e 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800217c:	200a      	movs	r0, #10
 800217e:	f001 fe2b 	bl	8003dd8 <HAL_Delay>

	// Configure Control Register 2
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1D, I2C_MEMADD_SIZE_8BIT, &control_reg2, 1, HAL_MAX_DELAY);
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	9302      	str	r3, [sp, #8]
 8002188:	2301      	movs	r3, #1
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	2301      	movs	r3, #1
 8002192:	221d      	movs	r2, #29
 8002194:	2160      	movs	r1, #96	@ 0x60
 8002196:	4805      	ldr	r0, [pc, #20]	@ (80021ac <init_MMC5603+0xe8>)
 8002198:	f003 f82e 	bl	80051f8 <HAL_I2C_Mem_Write>

	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
 800219c:	200a      	movs	r0, #10
 800219e:	f001 fe1b 	bl	8003dd8 <HAL_Delay>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200004bc 	.word	0x200004bc

080021b0 <init_MPL3115A2>:

void init_MPL3115A2(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 80021ba:	f04f 33ff 	mov.w	r3, #4294967295
 80021be:	9302      	str	r3, [sp, #8]
 80021c0:	2301      	movs	r3, #1
 80021c2:	9301      	str	r3, [sp, #4]
 80021c4:	1dfb      	adds	r3, r7, #7
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	2301      	movs	r3, #1
 80021ca:	220c      	movs	r2, #12
 80021cc:	21c0      	movs	r1, #192	@ 0xc0
 80021ce:	480c      	ldr	r0, [pc, #48]	@ (8002200 <init_MPL3115A2+0x50>)
 80021d0:	f003 f90c 	bl	80053ec <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	2bc4      	cmp	r3, #196	@ 0xc4
 80021d8:	d10e      	bne.n	80021f8 <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9; // Altimeter mode
		uint8_t data = 0x39; // Barometer mode
 80021da:	2339      	movs	r3, #57	@ 0x39
 80021dc:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80021de:	f04f 33ff 	mov.w	r3, #4294967295
 80021e2:	9302      	str	r3, [sp, #8]
 80021e4:	2301      	movs	r3, #1
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	1dbb      	adds	r3, r7, #6
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	2301      	movs	r3, #1
 80021ee:	2226      	movs	r2, #38	@ 0x26
 80021f0:	21c0      	movs	r1, #192	@ 0xc0
 80021f2:	4803      	ldr	r0, [pc, #12]	@ (8002200 <init_MPL3115A2+0x50>)
 80021f4:	f003 f800 	bl	80051f8 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	200004bc 	.word	0x200004bc

08002204 <init_MPU6050>:

void init_MPU6050(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af04      	add	r7, sp, #16
	uint8_t mpu_config = 0x00;
 800220a:	2300      	movs	r3, #0
 800220c:	71fb      	strb	r3, [r7, #7]
	uint8_t mpu_set_sample_rate = 0x07;
 800220e:	2307      	movs	r3, #7
 8002210:	71bb      	strb	r3, [r7, #6]
	uint8_t mpu_set_fs_range = 0x00;
 8002212:	2300      	movs	r3, #0
 8002214:	717b      	strb	r3, [r7, #5]
	uint8_t clockSource = 0x01;
 8002216:	2301      	movs	r3, #1
 8002218:	713b      	strb	r3, [r7, #4]

	// wake up sensor
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1,&mpu_config, 1, 1000);
 800221a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800221e:	9302      	str	r3, [sp, #8]
 8002220:	2301      	movs	r3, #1
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	1dfb      	adds	r3, r7, #7
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	2301      	movs	r3, #1
 800222a:	226b      	movs	r2, #107	@ 0x6b
 800222c:	21d0      	movs	r1, #208	@ 0xd0
 800222e:	481d      	ldr	r0, [pc, #116]	@ (80022a4 <init_MPU6050+0xa0>)
 8002230:	f002 ffe2 	bl	80051f8 <HAL_I2C_Mem_Write>

	// set sample rate to 1kHz, config ranges
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x19, 1, &mpu_set_sample_rate, 1, 1000);
 8002234:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002238:	9302      	str	r3, [sp, #8]
 800223a:	2301      	movs	r3, #1
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	1dbb      	adds	r3, r7, #6
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2301      	movs	r3, #1
 8002244:	2219      	movs	r2, #25
 8002246:	21d0      	movs	r1, #208	@ 0xd0
 8002248:	4816      	ldr	r0, [pc, #88]	@ (80022a4 <init_MPU6050+0xa0>)
 800224a:	f002 ffd5 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1B, 1, &mpu_set_fs_range, 1, 1000);
 800224e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002252:	9302      	str	r3, [sp, #8]
 8002254:	2301      	movs	r3, #1
 8002256:	9301      	str	r3, [sp, #4]
 8002258:	1d7b      	adds	r3, r7, #5
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	2301      	movs	r3, #1
 800225e:	221b      	movs	r2, #27
 8002260:	21d0      	movs	r1, #208	@ 0xd0
 8002262:	4810      	ldr	r0, [pc, #64]	@ (80022a4 <init_MPU6050+0xa0>)
 8002264:	f002 ffc8 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1c, 1, &mpu_set_fs_range, 1, 1000);
 8002268:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800226c:	9302      	str	r3, [sp, #8]
 800226e:	2301      	movs	r3, #1
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	1d7b      	adds	r3, r7, #5
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	2301      	movs	r3, #1
 8002278:	221c      	movs	r2, #28
 800227a:	21d0      	movs	r1, #208	@ 0xd0
 800227c:	4809      	ldr	r0, [pc, #36]	@ (80022a4 <init_MPU6050+0xa0>)
 800227e:	f002 ffbb 	bl	80051f8 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, I2C_MEMADD_SIZE_8BIT, &clockSource, 1, HAL_MAX_DELAY);
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	2301      	movs	r3, #1
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2301      	movs	r3, #1
 8002292:	226b      	movs	r2, #107	@ 0x6b
 8002294:	21d0      	movs	r1, #208	@ 0xd0
 8002296:	4803      	ldr	r0, [pc, #12]	@ (80022a4 <init_MPU6050+0xa0>)
 8002298:	f002 ffae 	bl	80051f8 <HAL_I2C_Mem_Write>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200004bc 	.word	0x200004bc

080022a8 <init_PA1010D>:

void init_PA1010D(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af02      	add	r7, sp, #8
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 80022ae:	4827      	ldr	r0, [pc, #156]	@ (800234c <init_PA1010D+0xa4>)
 80022b0:	f7fd fffe 	bl	80002b0 <strlen>
 80022b4:	4603      	mov	r3, r0
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022bc:	9200      	str	r2, [sp, #0]
 80022be:	4a23      	ldr	r2, [pc, #140]	@ (800234c <init_PA1010D+0xa4>)
 80022c0:	2120      	movs	r1, #32
 80022c2:	4823      	ldr	r0, [pc, #140]	@ (8002350 <init_PA1010D+0xa8>)
 80022c4:	f002 fc68 	bl	8004b98 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 80022c8:	4822      	ldr	r0, [pc, #136]	@ (8002354 <init_PA1010D+0xac>)
 80022ca:	f7fd fff1 	bl	80002b0 <strlen>
 80022ce:	4603      	mov	r3, r0
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022d6:	9200      	str	r2, [sp, #0]
 80022d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002354 <init_PA1010D+0xac>)
 80022da:	2120      	movs	r1, #32
 80022dc:	481c      	ldr	r0, [pc, #112]	@ (8002350 <init_PA1010D+0xa8>)
 80022de:	f002 fc5b 	bl	8004b98 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	e029      	b.n	800233c <init_PA1010D+0x94>
		for(int i=0; i<255; i++){
 80022e8:	2300      	movs	r3, #0
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	e014      	b.n	8002318 <init_PA1010D+0x70>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 80022ee:	1dfa      	adds	r2, r7, #7
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	2301      	movs	r3, #1
 80022f8:	2120      	movs	r1, #32
 80022fa:	4815      	ldr	r0, [pc, #84]	@ (8002350 <init_PA1010D+0xa8>)
 80022fc:	f002 fd4a 	bl	8004d94 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	2b24      	cmp	r3, #36	@ 0x24
 8002304:	d00c      	beq.n	8002320 <init_PA1010D+0x78>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 8002306:	79f9      	ldrb	r1, [r7, #7]
 8002308:	4a13      	ldr	r2, [pc, #76]	@ (8002358 <init_PA1010D+0xb0>)
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	4413      	add	r3, r2
 800230e:	460a      	mov	r2, r1
 8002310:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	3301      	adds	r3, #1
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2bfe      	cmp	r3, #254	@ 0xfe
 800231c:	dde7      	ble.n	80022ee <init_PA1010D+0x46>
 800231e:	e000      	b.n	8002322 <init_PA1010D+0x7a>
				break;
 8002320:	bf00      	nop
		}
		if (j>5){
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2b05      	cmp	r3, #5
 8002326:	dd02      	ble.n	800232e <init_PA1010D+0x86>
			parse_nmea(pa_buf);
 8002328:	480b      	ldr	r0, [pc, #44]	@ (8002358 <init_PA1010D+0xb0>)
 800232a:	f7ff fab5 	bl	8001898 <parse_nmea>
		}
		HAL_Delay(500);
 800232e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002332:	f001 fd51 	bl	8003dd8 <HAL_Delay>
	for(int j=0; j<10; j++){
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3301      	adds	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b09      	cmp	r3, #9
 8002340:	ddd2      	ble.n	80022e8 <init_PA1010D+0x40>
	}
}
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000068 	.word	0x20000068
 8002350:	200004bc 	.word	0x200004bc
 8002354:	20000054 	.word	0x20000054
 8002358:	20000b68 	.word	0x20000b68

0800235c <read_sensors>:
	uint8_t ina_config[2] = {0b00000001, 0b00011101};
	HAL_I2C_Mem_Write(&hi2c2, (uint16_t) INA219_ADDRESS, 0x05, 1, ina_config, 2, 1000);
}

void read_sensors(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	read_MPU6050(); // Accel/ tilt
 8002360:	f7ff fcd2 	bl	8001d08 <read_MPU6050>
	read_MPL3115A2(); // Temperature/ Pressure
 8002364:	f7ff fc5c 	bl	8001c20 <read_MPL3115A2>
	read_MMC5603(); // Magnetic Field
 8002368:	f7ff fb36 	bl	80019d8 <read_MMC5603>
	read_PA1010D(); // GPS
 800236c:	f7ff fdd0 	bl	8001f10 <read_PA1010D>
//	read_INA219(); // Voltage
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}

08002374 <reset_MPU6050>:

void reset_MPU6050(void) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af04      	add	r7, sp, #16
    uint8_t reset_command = 0x80;  // Set the reset bit in PWR_MGMT_1
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1, &reset_command, 1, HAL_MAX_DELAY);
 800237e:	f04f 33ff 	mov.w	r3, #4294967295
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	2301      	movs	r3, #1
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	1dfb      	adds	r3, r7, #7
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2301      	movs	r3, #1
 800238e:	226b      	movs	r2, #107	@ 0x6b
 8002390:	21d0      	movs	r1, #208	@ 0xd0
 8002392:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <reset_MPU6050+0x34>)
 8002394:	f002 ff30 	bl	80051f8 <HAL_I2C_Mem_Write>
    HAL_Delay(100); // Wait for reset to complete
 8002398:	2064      	movs	r0, #100	@ 0x64
 800239a:	f001 fd1d 	bl	8003dd8 <HAL_Delay>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200004bc 	.word	0x200004bc

080023ac <init_sensors>:

void init_sensors(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	if (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY) {
 80023b0:	480a      	ldr	r0, [pc, #40]	@ (80023dc <init_sensors+0x30>)
 80023b2:	f003 fb7b 	bl	8005aac <HAL_I2C_GetState>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b20      	cmp	r3, #32
 80023ba:	d001      	beq.n	80023c0 <init_sensors+0x14>
		reset_MPU6050();
 80023bc:	f7ff ffda 	bl	8002374 <reset_MPU6050>
	}

	init_MPU6050(); // Must be first
 80023c0:	f7ff ff20 	bl	8002204 <init_MPU6050>
	init_MPL3115A2();
 80023c4:	f7ff fef4 	bl	80021b0 <init_MPL3115A2>
	init_MMC5603();
 80023c8:	f7ff fe7c 	bl	80020c4 <init_MMC5603>
	init_PA1010D();
 80023cc:	f7ff ff6c 	bl	80022a8 <init_PA1010D>
//	init_INA219();

	read_PA1010D();
 80023d0:	f7ff fd9e 	bl	8001f10 <read_PA1010D>
	get_mission_time();
 80023d4:	f7ff f85c 	bl	8001490 <get_mission_time>
}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200004bc 	.word	0x200004bc

080023e0 <init_commands>:

void init_commands(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 80023e4:	4b24      	ldr	r3, [pc, #144]	@ (8002478 <init_commands+0x98>)
 80023e6:	4a25      	ldr	r2, [pc, #148]	@ (800247c <init_commands+0x9c>)
 80023e8:	210e      	movs	r1, #14
 80023ea:	4825      	ldr	r0, [pc, #148]	@ (8002480 <init_commands+0xa0>)
 80023ec:	f008 ff12 	bl	800b214 <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 80023f0:	4b21      	ldr	r3, [pc, #132]	@ (8002478 <init_commands+0x98>)
 80023f2:	4a24      	ldr	r2, [pc, #144]	@ (8002484 <init_commands+0xa4>)
 80023f4:	210f      	movs	r1, #15
 80023f6:	4824      	ldr	r0, [pc, #144]	@ (8002488 <init_commands+0xa8>)
 80023f8:	f008 ff0c 	bl	800b214 <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 80023fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002478 <init_commands+0x98>)
 80023fe:	4a23      	ldr	r2, [pc, #140]	@ (800248c <init_commands+0xac>)
 8002400:	210d      	movs	r1, #13
 8002402:	4823      	ldr	r0, [pc, #140]	@ (8002490 <init_commands+0xb0>)
 8002404:	f008 ff06 	bl	800b214 <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8002408:	4b1b      	ldr	r3, [pc, #108]	@ (8002478 <init_commands+0x98>)
 800240a:	4a22      	ldr	r2, [pc, #136]	@ (8002494 <init_commands+0xb4>)
 800240c:	210e      	movs	r1, #14
 800240e:	4822      	ldr	r0, [pc, #136]	@ (8002498 <init_commands+0xb8>)
 8002410:	f008 ff00 	bl	800b214 <sniprintf>
	snprintf(bcn_on_command, sizeof(bcn_on_command), "CMD,%s,BCN,ON", TEAM_ID);
 8002414:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <init_commands+0x98>)
 8002416:	4a21      	ldr	r2, [pc, #132]	@ (800249c <init_commands+0xbc>)
 8002418:	2110      	movs	r1, #16
 800241a:	4821      	ldr	r0, [pc, #132]	@ (80024a0 <init_commands+0xc0>)
 800241c:	f008 fefa 	bl	800b214 <sniprintf>
	snprintf(bcn_off_command, sizeof(bcn_off_command), "CMD,%s,BCN,OFF", TEAM_ID);
 8002420:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <init_commands+0x98>)
 8002422:	4a20      	ldr	r2, [pc, #128]	@ (80024a4 <init_commands+0xc4>)
 8002424:	2111      	movs	r1, #17
 8002426:	4820      	ldr	r0, [pc, #128]	@ (80024a8 <init_commands+0xc8>)
 8002428:	f008 fef4 	bl	800b214 <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 800242c:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <init_commands+0x98>)
 800242e:	4a1f      	ldr	r2, [pc, #124]	@ (80024ac <init_commands+0xcc>)
 8002430:	210f      	movs	r1, #15
 8002432:	481f      	ldr	r0, [pc, #124]	@ (80024b0 <init_commands+0xd0>)
 8002434:	f008 feee 	bl	800b214 <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8002438:	4b0f      	ldr	r3, [pc, #60]	@ (8002478 <init_commands+0x98>)
 800243a:	4a1e      	ldr	r2, [pc, #120]	@ (80024b4 <init_commands+0xd4>)
 800243c:	2110      	movs	r1, #16
 800243e:	481e      	ldr	r0, [pc, #120]	@ (80024b8 <init_commands+0xd8>)
 8002440:	f008 fee8 	bl	800b214 <sniprintf>
	snprintf(cal_comp_on_command, sizeof(cal_comp_on_command), "CMD,%s,CC,ON", TEAM_ID);
 8002444:	4b0c      	ldr	r3, [pc, #48]	@ (8002478 <init_commands+0x98>)
 8002446:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <init_commands+0xdc>)
 8002448:	210f      	movs	r1, #15
 800244a:	481d      	ldr	r0, [pc, #116]	@ (80024c0 <init_commands+0xe0>)
 800244c:	f008 fee2 	bl	800b214 <sniprintf>
	snprintf(cal_comp_off_command, sizeof(cal_comp_off_command), "CMD,%s,CC,OFF", TEAM_ID);
 8002450:	4b09      	ldr	r3, [pc, #36]	@ (8002478 <init_commands+0x98>)
 8002452:	4a1c      	ldr	r2, [pc, #112]	@ (80024c4 <init_commands+0xe4>)
 8002454:	2110      	movs	r1, #16
 8002456:	481c      	ldr	r0, [pc, #112]	@ (80024c8 <init_commands+0xe8>)
 8002458:	f008 fedc 	bl	800b214 <sniprintf>
	snprintf(set_camera_north_on_command, sizeof(set_camera_north_on_command), "CMD,%s,SCN,ON", TEAM_ID);
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <init_commands+0x98>)
 800245e:	4a1b      	ldr	r2, [pc, #108]	@ (80024cc <init_commands+0xec>)
 8002460:	2111      	movs	r1, #17
 8002462:	481b      	ldr	r0, [pc, #108]	@ (80024d0 <init_commands+0xf0>)
 8002464:	f008 fed6 	bl	800b214 <sniprintf>
	snprintf(set_camera_north_off_command, sizeof(set_camera_north_off_command), "CMD,%s,SCN,OFF", TEAM_ID);
 8002468:	4b03      	ldr	r3, [pc, #12]	@ (8002478 <init_commands+0x98>)
 800246a:	4a1a      	ldr	r2, [pc, #104]	@ (80024d4 <init_commands+0xf4>)
 800246c:	2112      	movs	r1, #18
 800246e:	481a      	ldr	r0, [pc, #104]	@ (80024d8 <init_commands+0xf8>)
 8002470:	f008 fed0 	bl	800b214 <sniprintf>
}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	0800eaf8 	.word	0x0800eaf8
 800247c:	0800eb00 	.word	0x0800eb00
 8002480:	20000d8c 	.word	0x20000d8c
 8002484:	0800eb0c 	.word	0x0800eb0c
 8002488:	20000d9c 	.word	0x20000d9c
 800248c:	0800eb1c 	.word	0x0800eb1c
 8002490:	20000dac 	.word	0x20000dac
 8002494:	0800eb28 	.word	0x0800eb28
 8002498:	20000dbc 	.word	0x20000dbc
 800249c:	0800eb34 	.word	0x0800eb34
 80024a0:	20000df4 	.word	0x20000df4
 80024a4:	0800eb44 	.word	0x0800eb44
 80024a8:	20000e04 	.word	0x20000e04
 80024ac:	0800eb54 	.word	0x0800eb54
 80024b0:	20000e18 	.word	0x20000e18
 80024b4:	0800eb64 	.word	0x0800eb64
 80024b8:	20000e28 	.word	0x20000e28
 80024bc:	0800eb74 	.word	0x0800eb74
 80024c0:	20000e38 	.word	0x20000e38
 80024c4:	0800eb84 	.word	0x0800eb84
 80024c8:	20000e48 	.word	0x20000e48
 80024cc:	0800eb94 	.word	0x0800eb94
 80024d0:	20000dcc 	.word	0x20000dcc
 80024d4:	0800eba4 	.word	0x0800eba4
 80024d8:	20000de0 	.word	0x20000de0

080024dc <calculate_checksum>:

// Xbee and Command Functions ----------------------------------------------------------------
uint8_t calculate_checksum(const char *data) {
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 80024e8:	e006      	b.n	80024f8 <calculate_checksum+0x1c>
		checksum += *data++;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	781a      	ldrb	r2, [r3, #0]
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	4413      	add	r3, r2
 80024f6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1f4      	bne.n	80024ea <calculate_checksum+0xe>
	}
	return checksum % 256;
 8002500:	7bfb      	ldrb	r3, [r7, #15]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <send_packet>:

void send_packet(){
 8002510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002514:	f2ad 5d2c 	subw	sp, sp, #1324	@ 0x52c
 8002518:	af2e      	add	r7, sp, #184	@ 0xb8

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	packet_count += 1;
 800251a:	4b92      	ldr	r3, [pc, #584]	@ (8002764 <send_packet+0x254>)
 800251c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002520:	b29b      	uxth	r3, r3
 8002522:	3301      	adds	r3, #1
 8002524:	b29b      	uxth	r3, r3
 8002526:	b21a      	sxth	r2, r3
 8002528:	4b8e      	ldr	r3, [pc, #568]	@ (8002764 <send_packet+0x254>)
 800252a:	801a      	strh	r2, [r3, #0]

	snprintf(data, sizeof(data),
 800252c:	4b8e      	ldr	r3, [pc, #568]	@ (8002768 <send_packet+0x258>)
 800252e:	f993 3000 	ldrsb.w	r3, [r3]
 8002532:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002536:	4b8d      	ldr	r3, [pc, #564]	@ (800276c <send_packet+0x25c>)
 8002538:	f993 3000 	ldrsb.w	r3, [r3]
 800253c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002540:	4b8b      	ldr	r3, [pc, #556]	@ (8002770 <send_packet+0x260>)
 8002542:	f993 3000 	ldrsb.w	r3, [r3]
 8002546:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002548:	4b86      	ldr	r3, [pc, #536]	@ (8002764 <send_packet+0x254>)
 800254a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800254e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002550:	4b88      	ldr	r3, [pc, #544]	@ (8002774 <send_packet+0x264>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	677b      	str	r3, [r7, #116]	@ 0x74
 8002556:	4b88      	ldr	r3, [pc, #544]	@ (8002778 <send_packet+0x268>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe f814 	bl	8000588 <__aeabi_f2d>
 8002560:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 8002564:	4b85      	ldr	r3, [pc, #532]	@ (800277c <send_packet+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe f80d 	bl	8000588 <__aeabi_f2d>
 800256e:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 8002572:	4b83      	ldr	r3, [pc, #524]	@ (8002780 <send_packet+0x270>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe f806 	bl	8000588 <__aeabi_f2d>
 800257c:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002580:	4b80      	ldr	r3, [pc, #512]	@ (8002784 <send_packet+0x274>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ffff 	bl	8000588 <__aeabi_f2d>
 800258a:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 800258e:	4b7e      	ldr	r3, [pc, #504]	@ (8002788 <send_packet+0x278>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7fd fff8 	bl	8000588 <__aeabi_f2d>
 8002598:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 800259c:	4b7b      	ldr	r3, [pc, #492]	@ (800278c <send_packet+0x27c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fd fff1 	bl	8000588 <__aeabi_f2d>
 80025a6:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 80025aa:	4b79      	ldr	r3, [pc, #484]	@ (8002790 <send_packet+0x280>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fd ffea 	bl	8000588 <__aeabi_f2d>
 80025b4:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 80025b8:	4b76      	ldr	r3, [pc, #472]	@ (8002794 <send_packet+0x284>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ffe3 	bl	8000588 <__aeabi_f2d>
 80025c2:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 80025c6:	4b74      	ldr	r3, [pc, #464]	@ (8002798 <send_packet+0x288>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fd ffdc 	bl	8000588 <__aeabi_f2d>
 80025d0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80025d4:	4b71      	ldr	r3, [pc, #452]	@ (800279c <send_packet+0x28c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fd ffd5 	bl	8000588 <__aeabi_f2d>
 80025de:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80025e2:	4b6f      	ldr	r3, [pc, #444]	@ (80027a0 <send_packet+0x290>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ffce 	bl	8000588 <__aeabi_f2d>
 80025ec:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80025f0:	4b6c      	ldr	r3, [pc, #432]	@ (80027a4 <send_packet+0x294>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd ffc7 	bl	8000588 <__aeabi_f2d>
 80025fa:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80025fe:	4b6a      	ldr	r3, [pc, #424]	@ (80027a8 <send_packet+0x298>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7fd ffc0 	bl	8000588 <__aeabi_f2d>
 8002608:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800260c:	4b67      	ldr	r3, [pc, #412]	@ (80027ac <send_packet+0x29c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7fd ffb9 	bl	8000588 <__aeabi_f2d>
 8002616:	4682      	mov	sl, r0
 8002618:	468b      	mov	fp, r1
 800261a:	4b65      	ldr	r3, [pc, #404]	@ (80027b0 <send_packet+0x2a0>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002620:	4b64      	ldr	r3, [pc, #400]	@ (80027b4 <send_packet+0x2a4>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	4b64      	ldr	r3, [pc, #400]	@ (80027b8 <send_packet+0x2a8>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	4b63      	ldr	r3, [pc, #396]	@ (80027bc <send_packet+0x2ac>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f7fd ffa9 	bl	8000588 <__aeabi_f2d>
 8002636:	4680      	mov	r8, r0
 8002638:	4689      	mov	r9, r1
 800263a:	4b61      	ldr	r3, [pc, #388]	@ (80027c0 <send_packet+0x2b0>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fd ffa2 	bl	8000588 <__aeabi_f2d>
 8002644:	4604      	mov	r4, r0
 8002646:	460d      	mov	r5, r1
 8002648:	4b5e      	ldr	r3, [pc, #376]	@ (80027c4 <send_packet+0x2b4>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd ff9b 	bl	8000588 <__aeabi_f2d>
 8002652:	4b5d      	ldr	r3, [pc, #372]	@ (80027c8 <send_packet+0x2b8>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	f107 068c 	add.w	r6, r7, #140	@ 0x8c
 800265c:	4b5b      	ldr	r3, [pc, #364]	@ (80027cc <send_packet+0x2bc>)
 800265e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8002660:	922c      	str	r2, [sp, #176]	@ 0xb0
 8002662:	e9cd 012a 	strd	r0, r1, [sp, #168]	@ 0xa8
 8002666:	e9cd 4528 	strd	r4, r5, [sp, #160]	@ 0xa0
 800266a:	e9cd 8926 	strd	r8, r9, [sp, #152]	@ 0x98
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	9224      	str	r2, [sp, #144]	@ 0x90
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	9223      	str	r2, [sp, #140]	@ 0x8c
 8002676:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002678:	9222      	str	r2, [sp, #136]	@ 0x88
 800267a:	e9cd ab20 	strd	sl, fp, [sp, #128]	@ 0x80
 800267e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002682:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 8002686:	ed97 7b04 	vldr	d7, [r7, #16]
 800268a:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 800268e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002692:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8002696:	ed97 7b08 	vldr	d7, [r7, #32]
 800269a:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 800269e:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80026a2:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 80026a6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80026aa:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80026ae:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80026b2:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 80026b6:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80026ba:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80026be:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80026c2:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80026c6:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80026ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80026ce:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80026d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80026d6:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80026da:	ed8d 7b08 	vstr	d7, [sp, #32]
 80026de:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80026e2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80026e6:	4b3a      	ldr	r3, [pc, #232]	@ (80027d0 <send_packet+0x2c0>)
 80026e8:	9305      	str	r3, [sp, #20]
 80026ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80026ec:	9204      	str	r2, [sp, #16]
 80026ee:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80026f0:	9203      	str	r2, [sp, #12]
 80026f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80026f4:	9202      	str	r2, [sp, #8]
 80026f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80026fa:	9201      	str	r2, [sp, #4]
 80026fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	4b34      	ldr	r3, [pc, #208]	@ (80027d4 <send_packet+0x2c4>)
 8002704:	4a34      	ldr	r2, [pc, #208]	@ (80027d8 <send_packet+0x2c8>)
 8002706:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800270a:	4630      	mov	r0, r6
 800270c:	f008 fd82 	bl	800b214 <sniprintf>
		 mode, state, altitude, temperature, pressure, voltage,
		 gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z, mag_x, mag_y, mag_z,
		 auto_gyro_rotation_rate, gps_time_hr, gps_time_min, gps_time_sec,
		 gps_altitude, gps_latitude, gps_longitude, gps_sats, cmd_echo);

	uint8_t checksum = calculate_checksum(data);
 8002710:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fee1 	bl	80024dc <calculate_checksum>
 800271a:	4603      	mov	r3, r0
 800271c:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8002720:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002724:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8002728:	f507 701b 	add.w	r0, r7, #620	@ 0x26c
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	4613      	mov	r3, r2
 8002730:	4a2a      	ldr	r2, [pc, #168]	@ (80027dc <send_packet+0x2cc>)
 8002732:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002736:	f008 fd6d 	bl	800b214 <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart2, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 800273a:	f507 731b 	add.w	r3, r7, #620	@ 0x26c
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd fdb6 	bl	80002b0 <strlen>
 8002744:	4603      	mov	r3, r0
 8002746:	b29a      	uxth	r2, r3
 8002748:	f507 711b 	add.w	r1, r7, #620	@ 0x26c
 800274c:	f04f 33ff 	mov.w	r3, #4294967295
 8002750:	4823      	ldr	r0, [pc, #140]	@ (80027e0 <send_packet+0x2d0>)
 8002752:	f005 fe77 	bl	8008444 <HAL_UART_Transmit>
}
 8002756:	bf00      	nop
 8002758:	f207 4774 	addw	r7, r7, #1140	@ 0x474
 800275c:	46bd      	mov	sp, r7
 800275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002762:	bf00      	nop
 8002764:	20000b18 	.word	0x20000b18
 8002768:	20000b14 	.word	0x20000b14
 800276c:	20000b15 	.word	0x20000b15
 8002770:	20000b16 	.word	0x20000b16
 8002774:	20000000 	.word	0x20000000
 8002778:	20000b1c 	.word	0x20000b1c
 800277c:	20000b20 	.word	0x20000b20
 8002780:	20000b24 	.word	0x20000b24
 8002784:	20000b28 	.word	0x20000b28
 8002788:	20000b2c 	.word	0x20000b2c
 800278c:	20000b30 	.word	0x20000b30
 8002790:	20000b34 	.word	0x20000b34
 8002794:	20000b38 	.word	0x20000b38
 8002798:	20000b3c 	.word	0x20000b3c
 800279c:	20000b40 	.word	0x20000b40
 80027a0:	20000b44 	.word	0x20000b44
 80027a4:	20000b48 	.word	0x20000b48
 80027a8:	20000b4c 	.word	0x20000b4c
 80027ac:	20000b50 	.word	0x20000b50
 80027b0:	20000b54 	.word	0x20000b54
 80027b4:	20000b55 	.word	0x20000b55
 80027b8:	20000b56 	.word	0x20000b56
 80027bc:	20000b58 	.word	0x20000b58
 80027c0:	20000b5c 	.word	0x20000b5c
 80027c4:	20000b60 	.word	0x20000b60
 80027c8:	20000b64 	.word	0x20000b64
 80027cc:	20000014 	.word	0x20000014
 80027d0:	20000004 	.word	0x20000004
 80027d4:	0800eaf8 	.word	0x0800eaf8
 80027d8:	0800ebb4 	.word	0x0800ebb4
 80027dc:	0800ec3c 	.word	0x0800ec3c
 80027e0:	200005a0 	.word	0x200005a0

080027e4 <handle_state>:

void handle_state(){
 80027e4:	b5b0      	push	{r4, r5, r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
	// States: ‘LAUNCH_PAD’,‘ASCENT’, ‘APOGEE’, ‘DESCENT’, ‘PROBE_RELEASE’, ‘LANDED’
	int8_t current_movement;

	// Determine ascending, descending, or stationary
	if (altitude < (prev_alt + 0.5) && altitude > (prev_alt - 0.5)){
 80027ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002960 <handle_state+0x17c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7fd feca 	bl	8000588 <__aeabi_f2d>
 80027f4:	4604      	mov	r4, r0
 80027f6:	460d      	mov	r5, r1
 80027f8:	4b5a      	ldr	r3, [pc, #360]	@ (8002964 <handle_state+0x180>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fd fec3 	bl	8000588 <__aeabi_f2d>
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	4b58      	ldr	r3, [pc, #352]	@ (8002968 <handle_state+0x184>)
 8002808:	f7fd fd60 	bl	80002cc <__adddf3>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4620      	mov	r0, r4
 8002812:	4629      	mov	r1, r5
 8002814:	f7fe f982 	bl	8000b1c <__aeabi_dcmplt>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d01c      	beq.n	8002858 <handle_state+0x74>
 800281e:	4b50      	ldr	r3, [pc, #320]	@ (8002960 <handle_state+0x17c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7fd feb0 	bl	8000588 <__aeabi_f2d>
 8002828:	4604      	mov	r4, r0
 800282a:	460d      	mov	r5, r1
 800282c:	4b4d      	ldr	r3, [pc, #308]	@ (8002964 <handle_state+0x180>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f7fd fea9 	bl	8000588 <__aeabi_f2d>
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	4b4b      	ldr	r3, [pc, #300]	@ (8002968 <handle_state+0x184>)
 800283c:	f7fd fd44 	bl	80002c8 <__aeabi_dsub>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4620      	mov	r0, r4
 8002846:	4629      	mov	r1, r5
 8002848:	f7fe f986 	bl	8000b58 <__aeabi_dcmpgt>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <handle_state+0x74>
		current_movement = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	71fb      	strb	r3, [r7, #7]
 8002856:	e00f      	b.n	8002878 <handle_state+0x94>
	}
	else if (altitude < prev_alt) {
 8002858:	4b41      	ldr	r3, [pc, #260]	@ (8002960 <handle_state+0x17c>)
 800285a:	ed93 7a00 	vldr	s14, [r3]
 800285e:	4b41      	ldr	r3, [pc, #260]	@ (8002964 <handle_state+0x180>)
 8002860:	edd3 7a00 	vldr	s15, [r3]
 8002864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286c:	d502      	bpl.n	8002874 <handle_state+0x90>
		current_movement = -1;
 800286e:	23ff      	movs	r3, #255	@ 0xff
 8002870:	71fb      	strb	r3, [r7, #7]
 8002872:	e001      	b.n	8002878 <handle_state+0x94>
	}
	else {
		current_movement = 1;
 8002874:	2301      	movs	r3, #1
 8002876:	71fb      	strb	r3, [r7, #7]
		strncpy(state, "PROBE_RELEASE", strlen("PROBE_RELEASE"));
		// Deploy Auto Gyro
	}

	// Ascent if ascending and probe not released
	else if (current_movement == 1){
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d10a      	bne.n	8002896 <handle_state+0xb2>
		memset(state, 0, sizeof(state));
 8002880:	220e      	movs	r2, #14
 8002882:	2100      	movs	r1, #0
 8002884:	4839      	ldr	r0, [pc, #228]	@ (800296c <handle_state+0x188>)
 8002886:	f008 fd3c 	bl	800b302 <memset>
		strncpy(state, "ASCENDING", strlen("ASCENDING"));
 800288a:	4b38      	ldr	r3, [pc, #224]	@ (800296c <handle_state+0x188>)
 800288c:	4a38      	ldr	r2, [pc, #224]	@ (8002970 <handle_state+0x18c>)
 800288e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002890:	c303      	stmia	r3!, {r0, r1}
 8002892:	701a      	strb	r2, [r3, #0]
 8002894:	e05b      	b.n	800294e <handle_state+0x16a>
	}

	// Apogee if current state is ascent and now stationary or descending
	else if ((strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0 || strncmp(state, "PROBE_RELEASE", strlen("PROBE_RELEASE")) == 0) && current_movement != 1){
 8002896:	2209      	movs	r2, #9
 8002898:	4935      	ldr	r1, [pc, #212]	@ (8002970 <handle_state+0x18c>)
 800289a:	4834      	ldr	r0, [pc, #208]	@ (800296c <handle_state+0x188>)
 800289c:	f008 fd48 	bl	800b330 <strncmp>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d007      	beq.n	80028b6 <handle_state+0xd2>
 80028a6:	220d      	movs	r2, #13
 80028a8:	4932      	ldr	r1, [pc, #200]	@ (8002974 <handle_state+0x190>)
 80028aa:	4830      	ldr	r0, [pc, #192]	@ (800296c <handle_state+0x188>)
 80028ac:	f008 fd40 	bl	800b330 <strncmp>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d110      	bne.n	80028d8 <handle_state+0xf4>
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d00c      	beq.n	80028d8 <handle_state+0xf4>
		memset(state, 0, sizeof(state));
 80028be:	220e      	movs	r2, #14
 80028c0:	2100      	movs	r1, #0
 80028c2:	482a      	ldr	r0, [pc, #168]	@ (800296c <handle_state+0x188>)
 80028c4:	f008 fd1d 	bl	800b302 <memset>
		strncpy(state, "APOGEE", strlen("APOGEE"));
 80028c8:	4b28      	ldr	r3, [pc, #160]	@ (800296c <handle_state+0x188>)
 80028ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002978 <handle_state+0x194>)
 80028cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028d0:	6018      	str	r0, [r3, #0]
 80028d2:	3304      	adds	r3, #4
 80028d4:	8019      	strh	r1, [r3, #0]
 80028d6:	e03a      	b.n	800294e <handle_state+0x16a>
	}

	// Descent if not apogee and descending
	else if (current_movement == -1){
 80028d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d10a      	bne.n	80028f8 <handle_state+0x114>
		memset(state, 0, sizeof(state));
 80028e2:	220e      	movs	r2, #14
 80028e4:	2100      	movs	r1, #0
 80028e6:	4821      	ldr	r0, [pc, #132]	@ (800296c <handle_state+0x188>)
 80028e8:	f008 fd0b 	bl	800b302 <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 80028ec:	4b1f      	ldr	r3, [pc, #124]	@ (800296c <handle_state+0x188>)
 80028ee:	4a23      	ldr	r2, [pc, #140]	@ (800297c <handle_state+0x198>)
 80028f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80028f2:	c303      	stmia	r3!, {r0, r1}
 80028f4:	801a      	strh	r2, [r3, #0]
 80028f6:	e02a      	b.n	800294e <handle_state+0x16a>
	}

	// Landed if not moving and was previously descending or landed
	else if (current_movement == 0 && (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0 || strncmp(state, "LANDED", strlen("LANDED")) == 0)){
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d11c      	bne.n	800293a <handle_state+0x156>
 8002900:	220a      	movs	r2, #10
 8002902:	491e      	ldr	r1, [pc, #120]	@ (800297c <handle_state+0x198>)
 8002904:	4819      	ldr	r0, [pc, #100]	@ (800296c <handle_state+0x188>)
 8002906:	f008 fd13 	bl	800b330 <strncmp>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <handle_state+0x13c>
 8002910:	2206      	movs	r2, #6
 8002912:	491b      	ldr	r1, [pc, #108]	@ (8002980 <handle_state+0x19c>)
 8002914:	4815      	ldr	r0, [pc, #84]	@ (800296c <handle_state+0x188>)
 8002916:	f008 fd0b 	bl	800b330 <strncmp>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10c      	bne.n	800293a <handle_state+0x156>
		memset(state, 0, sizeof(state));
 8002920:	220e      	movs	r2, #14
 8002922:	2100      	movs	r1, #0
 8002924:	4811      	ldr	r0, [pc, #68]	@ (800296c <handle_state+0x188>)
 8002926:	f008 fcec 	bl	800b302 <memset>
		strncpy(state, "LANDED", strlen("LANDED"));
 800292a:	4b10      	ldr	r3, [pc, #64]	@ (800296c <handle_state+0x188>)
 800292c:	4a14      	ldr	r2, [pc, #80]	@ (8002980 <handle_state+0x19c>)
 800292e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002932:	6018      	str	r0, [r3, #0]
 8002934:	3304      	adds	r3, #4
 8002936:	8019      	strh	r1, [r3, #0]
 8002938:	e009      	b.n	800294e <handle_state+0x16a>
		// stop telemetry transmission
	}

	else{
		memset(state, 0, sizeof(state));
 800293a:	220e      	movs	r2, #14
 800293c:	2100      	movs	r1, #0
 800293e:	480b      	ldr	r0, [pc, #44]	@ (800296c <handle_state+0x188>)
 8002940:	f008 fcdf 	bl	800b302 <memset>
		strncpy(state, "LAUNCH_PAD", strlen("LAUNCH_PAD"));
 8002944:	4b09      	ldr	r3, [pc, #36]	@ (800296c <handle_state+0x188>)
 8002946:	4a0f      	ldr	r2, [pc, #60]	@ (8002984 <handle_state+0x1a0>)
 8002948:	ca07      	ldmia	r2, {r0, r1, r2}
 800294a:	c303      	stmia	r3!, {r0, r1}
 800294c:	801a      	strh	r2, [r3, #0]
	}

	prev_alt = altitude;
 800294e:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <handle_state+0x17c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <handle_state+0x180>)
 8002954:	6013      	str	r3, [r2, #0]
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bdb0      	pop	{r4, r5, r7, pc}
 800295e:	bf00      	nop
 8002960:	20000b1c 	.word	0x20000b1c
 8002964:	20000e58 	.word	0x20000e58
 8002968:	3fe00000 	.word	0x3fe00000
 800296c:	20000004 	.word	0x20000004
 8002970:	0800ec44 	.word	0x0800ec44
 8002974:	0800ec50 	.word	0x0800ec50
 8002978:	0800ec60 	.word	0x0800ec60
 800297c:	0800ec68 	.word	0x0800ec68
 8002980:	0800ec74 	.word	0x0800ec74
 8002984:	0800ec7c 	.word	0x0800ec7c

08002988 <read_transmit_telemetry>:

void read_transmit_telemetry (){
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	if (mode == 'F') {
 800298c:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <read_transmit_telemetry+0x18>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b46      	cmp	r3, #70	@ 0x46
 8002992:	d101      	bne.n	8002998 <read_transmit_telemetry+0x10>
		read_sensors();
 8002994:	f7ff fce2 	bl	800235c <read_sensors>
	}

	send_packet();
 8002998:	f7ff fdba 	bl	8002510 <send_packet>
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20000000 	.word	0x20000000

080029a4 <set_cmd_echo>:

void set_cmd_echo(const char *cmd)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
	memset(cmd_echo, '\0', sizeof(cmd_echo));
 80029ac:	2240      	movs	r2, #64	@ 0x40
 80029ae:	2100      	movs	r1, #0
 80029b0:	4807      	ldr	r0, [pc, #28]	@ (80029d0 <set_cmd_echo+0x2c>)
 80029b2:	f008 fca6 	bl	800b302 <memset>
	strncpy(cmd_echo, cmd, strlen(cmd));
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7fd fc7a 	bl	80002b0 <strlen>
 80029bc:	4603      	mov	r3, r0
 80029be:	461a      	mov	r2, r3
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	4803      	ldr	r0, [pc, #12]	@ (80029d0 <set_cmd_echo+0x2c>)
 80029c4:	f008 fcc6 	bl	800b354 <strncpy>
}
 80029c8:	bf00      	nop
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20000014 	.word	0x20000014

080029d4 <handle_command>:

void handle_command(const char *cmd) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af02      	add	r7, sp, #8
 80029da:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 80029dc:	48b4      	ldr	r0, [pc, #720]	@ (8002cb0 <handle_command+0x2dc>)
 80029de:	f7fd fc67 	bl	80002b0 <strlen>
 80029e2:	4603      	mov	r3, r0
 80029e4:	461a      	mov	r2, r3
 80029e6:	49b2      	ldr	r1, [pc, #712]	@ (8002cb0 <handle_command+0x2dc>)
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f008 fca1 	bl	800b330 <strncmp>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d12a      	bne.n	8002a4a <handle_command+0x76>

		// disable
		if (cmd[13] == 'D'){
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	330d      	adds	r3, #13
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b44      	cmp	r3, #68	@ 0x44
 80029fc:	d108      	bne.n	8002a10 <handle_command+0x3c>
			set_cmd_echo("SIMDISABLE");
 80029fe:	48ad      	ldr	r0, [pc, #692]	@ (8002cb4 <handle_command+0x2e0>)
 8002a00:	f7ff ffd0 	bl	80029a4 <set_cmd_echo>
			mode = 'F';
 8002a04:	4bac      	ldr	r3, [pc, #688]	@ (8002cb8 <handle_command+0x2e4>)
 8002a06:	2246      	movs	r2, #70	@ 0x46
 8002a08:	701a      	strb	r2, [r3, #0]
			sim_enabled = false;
 8002a0a:	4bac      	ldr	r3, [pc, #688]	@ (8002cbc <handle_command+0x2e8>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
		}

		// enable
		if (cmd[13] == 'E'){
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	330d      	adds	r3, #13
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b45      	cmp	r3, #69	@ 0x45
 8002a18:	d105      	bne.n	8002a26 <handle_command+0x52>
			set_cmd_echo("SIMENABLE");
 8002a1a:	48a9      	ldr	r0, [pc, #676]	@ (8002cc0 <handle_command+0x2ec>)
 8002a1c:	f7ff ffc2 	bl	80029a4 <set_cmd_echo>
			sim_enabled = true;
 8002a20:	4ba6      	ldr	r3, [pc, #664]	@ (8002cbc <handle_command+0x2e8>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	701a      	strb	r2, [r3, #0]
		}

		// activate
		if (cmd[13] == 'A' && sim_enabled == true){
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	330d      	adds	r3, #13
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b41      	cmp	r3, #65	@ 0x41
 8002a2e:	f040 8204 	bne.w	8002e3a <handle_command+0x466>
 8002a32:	4ba2      	ldr	r3, [pc, #648]	@ (8002cbc <handle_command+0x2e8>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	f040 81ff 	bne.w	8002e3a <handle_command+0x466>
			mode = 'S';
 8002a3c:	4b9e      	ldr	r3, [pc, #632]	@ (8002cb8 <handle_command+0x2e4>)
 8002a3e:	2253      	movs	r2, #83	@ 0x53
 8002a40:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("SIMACTIVATE");
 8002a42:	48a0      	ldr	r0, [pc, #640]	@ (8002cc4 <handle_command+0x2f0>)
 8002a44:	f7ff ffae 	bl	80029a4 <set_cmd_echo>
			setting_cam_north = false;
			set_stepper_north();
			sim_enabled = false;
		}

}
 8002a48:	e1f7      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 8002a4a:	489f      	ldr	r0, [pc, #636]	@ (8002cc8 <handle_command+0x2f4>)
 8002a4c:	f7fd fc30 	bl	80002b0 <strlen>
 8002a50:	4603      	mov	r3, r0
 8002a52:	461a      	mov	r2, r3
 8002a54:	499c      	ldr	r1, [pc, #624]	@ (8002cc8 <handle_command+0x2f4>)
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f008 fc6a 	bl	800b330 <strncmp>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d157      	bne.n	8002b12 <handle_command+0x13e>
		if (mode == 'S') {
 8002a62:	4b95      	ldr	r3, [pc, #596]	@ (8002cb8 <handle_command+0x2e4>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b53      	cmp	r3, #83	@ 0x53
 8002a68:	d14f      	bne.n	8002b0a <handle_command+0x136>
			strncpy(pressure_str, &cmd[14], 6);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f103 010e 	add.w	r1, r3, #14
 8002a70:	f107 0318 	add.w	r3, r7, #24
 8002a74:	2206      	movs	r2, #6
 8002a76:	4618      	mov	r0, r3
 8002a78:	f008 fc6c 	bl	800b354 <strncpy>
			pressure_str[6] = '\0';
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	77bb      	strb	r3, [r7, #30]
			read_sensors();
 8002a80:	f7ff fc6c 	bl	800235c <read_sensors>
			pressure = atof(pressure_str)/1000;
 8002a84:	f107 0318 	add.w	r3, r7, #24
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f007 f810 	bl	8009aae <atof>
 8002a8e:	ec51 0b10 	vmov	r0, r1, d0
 8002a92:	f04f 0200 	mov.w	r2, #0
 8002a96:	4b8d      	ldr	r3, [pc, #564]	@ (8002ccc <handle_command+0x2f8>)
 8002a98:	f7fd fef8 	bl	800088c <__aeabi_ddiv>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	f7fe f8c0 	bl	8000c28 <__aeabi_d2f>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	4a89      	ldr	r2, [pc, #548]	@ (8002cd0 <handle_command+0x2fc>)
 8002aac:	6013      	str	r3, [r2, #0]
			altitude = calculate_altitude(pressure);
 8002aae:	4b88      	ldr	r3, [pc, #544]	@ (8002cd0 <handle_command+0x2fc>)
 8002ab0:	edd3 7a00 	vldr	s15, [r3]
 8002ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ab8:	f7fe ff3a 	bl	8001930 <calculate_altitude>
 8002abc:	eef0 7a40 	vmov.f32	s15, s0
 8002ac0:	4b84      	ldr	r3, [pc, #528]	@ (8002cd4 <handle_command+0x300>)
 8002ac2:	edc3 7a00 	vstr	s15, [r3]
			char temp[12] = "SIMP";
 8002ac6:	4a84      	ldr	r2, [pc, #528]	@ (8002cd8 <handle_command+0x304>)
 8002ac8:	f107 030c 	add.w	r3, r7, #12
 8002acc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ad0:	6018      	str	r0, [r3, #0]
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	7019      	strb	r1, [r3, #0]
 8002ad6:	f107 0311 	add.w	r3, r7, #17
 8002ada:	2200      	movs	r2, #0
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 8002ae2:	f107 0218 	add.w	r2, r7, #24
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f008 fc10 	bl	800b312 <strcat>
			set_cmd_echo(temp);
 8002af2:	f107 030c 	add.w	r3, r7, #12
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff ff54 	bl	80029a4 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8002afc:	f107 0318 	add.w	r3, r7, #24
 8002b00:	2207      	movs	r2, #7
 8002b02:	2100      	movs	r1, #0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f008 fbfc 	bl	800b302 <memset>
		sim_enabled = false;
 8002b0a:	4b6c      	ldr	r3, [pc, #432]	@ (8002cbc <handle_command+0x2e8>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
}
 8002b10:	e193      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8002b12:	4872      	ldr	r0, [pc, #456]	@ (8002cdc <handle_command+0x308>)
 8002b14:	f7fd fbcc 	bl	80002b0 <strlen>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	496f      	ldr	r1, [pc, #444]	@ (8002cdc <handle_command+0x308>)
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f008 fc06 	bl	800b330 <strncmp>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d17a      	bne.n	8002c20 <handle_command+0x24c>
		if (cmd[12]=='G') {
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	330c      	adds	r3, #12
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b47      	cmp	r3, #71	@ 0x47
 8002b32:	d112      	bne.n	8002b5a <handle_command+0x186>
			mission_time_hr = (int16_t)gps_time_hr;
 8002b34:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce0 <handle_command+0x30c>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	b25a      	sxtb	r2, r3
 8002b3a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce4 <handle_command+0x310>)
 8002b3c:	701a      	strb	r2, [r3, #0]
			mission_time_min = (int16_t)gps_time_min;
 8002b3e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce8 <handle_command+0x314>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	b25a      	sxtb	r2, r3
 8002b44:	4b69      	ldr	r3, [pc, #420]	@ (8002cec <handle_command+0x318>)
 8002b46:	701a      	strb	r2, [r3, #0]
			mission_time_sec = (int16_t)gps_time_sec;
 8002b48:	4b69      	ldr	r3, [pc, #420]	@ (8002cf0 <handle_command+0x31c>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	b25a      	sxtb	r2, r3
 8002b4e:	4b69      	ldr	r3, [pc, #420]	@ (8002cf4 <handle_command+0x320>)
 8002b50:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("STGPS");
 8002b52:	4869      	ldr	r0, [pc, #420]	@ (8002cf8 <handle_command+0x324>)
 8002b54:	f7ff ff26 	bl	80029a4 <set_cmd_echo>
 8002b58:	e05f      	b.n	8002c1a <handle_command+0x246>
			memset(temp, 0, sizeof(temp));
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	2203      	movs	r2, #3
 8002b60:	2100      	movs	r1, #0
 8002b62:	4618      	mov	r0, r3
 8002b64:	f008 fbcd 	bl	800b302 <memset>
			temp[0] = cmd[12];
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	330c      	adds	r3, #12
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	330d      	adds	r3, #13
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	727b      	strb	r3, [r7, #9]
			mission_time_hr = atoi(temp);
 8002b78:	f107 0308 	add.w	r3, r7, #8
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f006 ff99 	bl	8009ab4 <atoi>
 8002b82:	4603      	mov	r3, r0
 8002b84:	b25a      	sxtb	r2, r3
 8002b86:	4b57      	ldr	r3, [pc, #348]	@ (8002ce4 <handle_command+0x310>)
 8002b88:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8002b8a:	f107 0308 	add.w	r3, r7, #8
 8002b8e:	2203      	movs	r2, #3
 8002b90:	2100      	movs	r1, #0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f008 fbb5 	bl	800b302 <memset>
			temp[0] = cmd[15];
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	330f      	adds	r3, #15
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3310      	adds	r3, #16
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	727b      	strb	r3, [r7, #9]
			mission_time_min = atoi(temp);
 8002ba8:	f107 0308 	add.w	r3, r7, #8
 8002bac:	4618      	mov	r0, r3
 8002bae:	f006 ff81 	bl	8009ab4 <atoi>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	b25a      	sxtb	r2, r3
 8002bb6:	4b4d      	ldr	r3, [pc, #308]	@ (8002cec <handle_command+0x318>)
 8002bb8:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8002bba:	f107 0308 	add.w	r3, r7, #8
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f008 fb9d 	bl	800b302 <memset>
			temp[0] = cmd[18];
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3312      	adds	r3, #18
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3313      	adds	r3, #19
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	727b      	strb	r3, [r7, #9]
			mission_time_sec = atoi(temp);
 8002bd8:	f107 0308 	add.w	r3, r7, #8
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f006 ff69 	bl	8009ab4 <atoi>
 8002be2:	4603      	mov	r3, r0
 8002be4:	b25a      	sxtb	r2, r3
 8002be6:	4b43      	ldr	r3, [pc, #268]	@ (8002cf4 <handle_command+0x320>)
 8002be8:	701a      	strb	r2, [r3, #0]
			memset(cmd_echo, '\0', sizeof(cmd_echo));
 8002bea:	2240      	movs	r2, #64	@ 0x40
 8002bec:	2100      	movs	r1, #0
 8002bee:	4843      	ldr	r0, [pc, #268]	@ (8002cfc <handle_command+0x328>)
 8002bf0:	f008 fb87 	bl	800b302 <memset>
			snprintf(cmd_echo, 11, "ST%02d:%02d:%02d", mission_time_hr, mission_time_min, mission_time_sec);
 8002bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce4 <handle_command+0x310>)
 8002bf6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <handle_command+0x318>)
 8002bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8002c02:	461a      	mov	r2, r3
 8002c04:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf4 <handle_command+0x320>)
 8002c06:	f993 3000 	ldrsb.w	r3, [r3]
 8002c0a:	9301      	str	r3, [sp, #4]
 8002c0c:	9200      	str	r2, [sp, #0]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4a3b      	ldr	r2, [pc, #236]	@ (8002d00 <handle_command+0x32c>)
 8002c12:	210b      	movs	r1, #11
 8002c14:	4839      	ldr	r0, [pc, #228]	@ (8002cfc <handle_command+0x328>)
 8002c16:	f008 fafd 	bl	800b214 <sniprintf>
		store_flash_data();
 8002c1a:	f7fe fcb5 	bl	8001588 <store_flash_data>
}
 8002c1e:	e10c      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8002c20:	4838      	ldr	r0, [pc, #224]	@ (8002d04 <handle_command+0x330>)
 8002c22:	f7fd fb45 	bl	80002b0 <strlen>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4936      	ldr	r1, [pc, #216]	@ (8002d04 <handle_command+0x330>)
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f008 fb7f 	bl	800b330 <strncmp>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d125      	bne.n	8002c84 <handle_command+0x2b0>
		altitude_offset -= altitude;
 8002c38:	4b33      	ldr	r3, [pc, #204]	@ (8002d08 <handle_command+0x334>)
 8002c3a:	ed93 7a00 	vldr	s14, [r3]
 8002c3e:	4b25      	ldr	r3, [pc, #148]	@ (8002cd4 <handle_command+0x300>)
 8002c40:	edd3 7a00 	vldr	s15, [r3]
 8002c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c48:	4b2f      	ldr	r3, [pc, #188]	@ (8002d08 <handle_command+0x334>)
 8002c4a:	edc3 7a00 	vstr	s15, [r3]
		store_flash_data();
 8002c4e:	f7fe fc9b 	bl	8001588 <store_flash_data>
		set_cmd_echo("CAL");
 8002c52:	482e      	ldr	r0, [pc, #184]	@ (8002d0c <handle_command+0x338>)
 8002c54:	f7ff fea6 	bl	80029a4 <set_cmd_echo>
		if (strncmp(state, "PRE-LAUNCH", strlen("PRE-LAUNCH")) == 0) {
 8002c58:	220a      	movs	r2, #10
 8002c5a:	492d      	ldr	r1, [pc, #180]	@ (8002d10 <handle_command+0x33c>)
 8002c5c:	482d      	ldr	r0, [pc, #180]	@ (8002d14 <handle_command+0x340>)
 8002c5e:	f008 fb67 	bl	800b330 <strncmp>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d109      	bne.n	8002c7c <handle_command+0x2a8>
			memset(state, 0, sizeof(state));
 8002c68:	220e      	movs	r2, #14
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4829      	ldr	r0, [pc, #164]	@ (8002d14 <handle_command+0x340>)
 8002c6e:	f008 fb48 	bl	800b302 <memset>
			strncpy(state, "LAUNCH-READY", strlen("LAUNCH-READY"));
 8002c72:	4b28      	ldr	r3, [pc, #160]	@ (8002d14 <handle_command+0x340>)
 8002c74:	4a28      	ldr	r2, [pc, #160]	@ (8002d18 <handle_command+0x344>)
 8002c76:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c78:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		sim_enabled = false;
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cbc <handle_command+0x2e8>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	701a      	strb	r2, [r3, #0]
}
 8002c82:	e0da      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8002c84:	4825      	ldr	r0, [pc, #148]	@ (8002d1c <handle_command+0x348>)
 8002c86:	f7fd fb13 	bl	80002b0 <strlen>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4923      	ldr	r1, [pc, #140]	@ (8002d1c <handle_command+0x348>)
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f008 fb4d 	bl	800b330 <strncmp>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d145      	bne.n	8002d28 <handle_command+0x354>
		telemetry_status = 1;
 8002c9c:	4b20      	ldr	r3, [pc, #128]	@ (8002d20 <handle_command+0x34c>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXON");
 8002ca2:	4820      	ldr	r0, [pc, #128]	@ (8002d24 <handle_command+0x350>)
 8002ca4:	f7ff fe7e 	bl	80029a4 <set_cmd_echo>
		sim_enabled = false;
 8002ca8:	4b04      	ldr	r3, [pc, #16]	@ (8002cbc <handle_command+0x2e8>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
}
 8002cae:	e0c4      	b.n	8002e3a <handle_command+0x466>
 8002cb0:	20000d8c 	.word	0x20000d8c
 8002cb4:	0800ec88 	.word	0x0800ec88
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	20000e7c 	.word	0x20000e7c
 8002cc0:	0800ec94 	.word	0x0800ec94
 8002cc4:	0800eca0 	.word	0x0800eca0
 8002cc8:	20000d9c 	.word	0x20000d9c
 8002ccc:	408f4000 	.word	0x408f4000
 8002cd0:	20000b24 	.word	0x20000b24
 8002cd4:	20000b1c 	.word	0x20000b1c
 8002cd8:	0800ed18 	.word	0x0800ed18
 8002cdc:	20000dac 	.word	0x20000dac
 8002ce0:	20000b54 	.word	0x20000b54
 8002ce4:	20000b14 	.word	0x20000b14
 8002ce8:	20000b55 	.word	0x20000b55
 8002cec:	20000b15 	.word	0x20000b15
 8002cf0:	20000b56 	.word	0x20000b56
 8002cf4:	20000b16 	.word	0x20000b16
 8002cf8:	0800ecac 	.word	0x0800ecac
 8002cfc:	20000014 	.word	0x20000014
 8002d00:	0800ecb4 	.word	0x0800ecb4
 8002d04:	20000dbc 	.word	0x20000dbc
 8002d08:	20000e78 	.word	0x20000e78
 8002d0c:	0800ecc8 	.word	0x0800ecc8
 8002d10:	0800eccc 	.word	0x0800eccc
 8002d14:	20000004 	.word	0x20000004
 8002d18:	0800ecd8 	.word	0x0800ecd8
 8002d1c:	20000e18 	.word	0x20000e18
 8002d20:	200000a8 	.word	0x200000a8
 8002d24:	0800ece8 	.word	0x0800ece8
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8002d28:	4846      	ldr	r0, [pc, #280]	@ (8002e44 <handle_command+0x470>)
 8002d2a:	f7fd fac1 	bl	80002b0 <strlen>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	461a      	mov	r2, r3
 8002d32:	4944      	ldr	r1, [pc, #272]	@ (8002e44 <handle_command+0x470>)
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f008 fafb 	bl	800b330 <strncmp>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d109      	bne.n	8002d54 <handle_command+0x380>
		telemetry_status = 0;
 8002d40:	4b41      	ldr	r3, [pc, #260]	@ (8002e48 <handle_command+0x474>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXOFF");
 8002d46:	4841      	ldr	r0, [pc, #260]	@ (8002e4c <handle_command+0x478>)
 8002d48:	f7ff fe2c 	bl	80029a4 <set_cmd_echo>
		sim_enabled = false;
 8002d4c:	4b40      	ldr	r3, [pc, #256]	@ (8002e50 <handle_command+0x47c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	701a      	strb	r2, [r3, #0]
}
 8002d52:	e072      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, cal_comp_on_command, strlen(cal_comp_on_command)) == 0) {
 8002d54:	483f      	ldr	r0, [pc, #252]	@ (8002e54 <handle_command+0x480>)
 8002d56:	f7fd faab 	bl	80002b0 <strlen>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	493d      	ldr	r1, [pc, #244]	@ (8002e54 <handle_command+0x480>)
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f008 fae5 	bl	800b330 <strncmp>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d121      	bne.n	8002db0 <handle_command+0x3dc>
		mag_x_min = mag_x;
 8002d6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e58 <handle_command+0x484>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a3a      	ldr	r2, [pc, #232]	@ (8002e5c <handle_command+0x488>)
 8002d72:	6013      	str	r3, [r2, #0]
		mag_x_max = mag_x;
 8002d74:	4b38      	ldr	r3, [pc, #224]	@ (8002e58 <handle_command+0x484>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a39      	ldr	r2, [pc, #228]	@ (8002e60 <handle_command+0x48c>)
 8002d7a:	6013      	str	r3, [r2, #0]
		mag_y_min = mag_y;
 8002d7c:	4b39      	ldr	r3, [pc, #228]	@ (8002e64 <handle_command+0x490>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a39      	ldr	r2, [pc, #228]	@ (8002e68 <handle_command+0x494>)
 8002d82:	6013      	str	r3, [r2, #0]
		mag_y_max = mag_y;
 8002d84:	4b37      	ldr	r3, [pc, #220]	@ (8002e64 <handle_command+0x490>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a38      	ldr	r2, [pc, #224]	@ (8002e6c <handle_command+0x498>)
 8002d8a:	6013      	str	r3, [r2, #0]
		mag_z_min = mag_z;
 8002d8c:	4b38      	ldr	r3, [pc, #224]	@ (8002e70 <handle_command+0x49c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a38      	ldr	r2, [pc, #224]	@ (8002e74 <handle_command+0x4a0>)
 8002d92:	6013      	str	r3, [r2, #0]
		mag_z_max = mag_z;
 8002d94:	4b36      	ldr	r3, [pc, #216]	@ (8002e70 <handle_command+0x49c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a37      	ldr	r2, [pc, #220]	@ (8002e78 <handle_command+0x4a4>)
 8002d9a:	6013      	str	r3, [r2, #0]
		calibrating_compass = 1;
 8002d9c:	4b37      	ldr	r3, [pc, #220]	@ (8002e7c <handle_command+0x4a8>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
		set_cmd_echo("CCON");
 8002da2:	4837      	ldr	r0, [pc, #220]	@ (8002e80 <handle_command+0x4ac>)
 8002da4:	f7ff fdfe 	bl	80029a4 <set_cmd_echo>
		sim_enabled = false;
 8002da8:	4b29      	ldr	r3, [pc, #164]	@ (8002e50 <handle_command+0x47c>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	701a      	strb	r2, [r3, #0]
}
 8002dae:	e044      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, cal_comp_off_command, strlen(cal_comp_off_command)) == 0) {
 8002db0:	4834      	ldr	r0, [pc, #208]	@ (8002e84 <handle_command+0x4b0>)
 8002db2:	f7fd fa7d 	bl	80002b0 <strlen>
 8002db6:	4603      	mov	r3, r0
 8002db8:	461a      	mov	r2, r3
 8002dba:	4932      	ldr	r1, [pc, #200]	@ (8002e84 <handle_command+0x4b0>)
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f008 fab7 	bl	800b330 <strncmp>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <handle_command+0x40c>
		calibrating_compass = 0;
 8002dc8:	4b2c      	ldr	r3, [pc, #176]	@ (8002e7c <handle_command+0x4a8>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
		store_flash_data();
 8002dce:	f7fe fbdb 	bl	8001588 <store_flash_data>
		set_cmd_echo("CCOFF");
 8002dd2:	482d      	ldr	r0, [pc, #180]	@ (8002e88 <handle_command+0x4b4>)
 8002dd4:	f7ff fde6 	bl	80029a4 <set_cmd_echo>
		sim_enabled = false;
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <handle_command+0x47c>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
}
 8002dde:	e02c      	b.n	8002e3a <handle_command+0x466>
	else if (strncmp(cmd, set_camera_north_on_command, strlen(set_camera_north_on_command)) == 0) {
 8002de0:	482a      	ldr	r0, [pc, #168]	@ (8002e8c <handle_command+0x4b8>)
 8002de2:	f7fd fa65 	bl	80002b0 <strlen>
 8002de6:	4603      	mov	r3, r0
 8002de8:	461a      	mov	r2, r3
 8002dea:	4928      	ldr	r1, [pc, #160]	@ (8002e8c <handle_command+0x4b8>)
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f008 fa9f 	bl	800b330 <strncmp>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d109      	bne.n	8002e0c <handle_command+0x438>
		set_cmd_echo("SCNON");
 8002df8:	4825      	ldr	r0, [pc, #148]	@ (8002e90 <handle_command+0x4bc>)
 8002dfa:	f7ff fdd3 	bl	80029a4 <set_cmd_echo>
		setting_cam_north = true;
 8002dfe:	4b25      	ldr	r3, [pc, #148]	@ (8002e94 <handle_command+0x4c0>)
 8002e00:	2201      	movs	r2, #1
 8002e02:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002e04:	4b12      	ldr	r3, [pc, #72]	@ (8002e50 <handle_command+0x47c>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	701a      	strb	r2, [r3, #0]
}
 8002e0a:	e016      	b.n	8002e3a <handle_command+0x466>
		else if (strncmp(cmd, set_camera_north_off_command, strlen(set_camera_north_off_command)) == 0) {
 8002e0c:	4822      	ldr	r0, [pc, #136]	@ (8002e98 <handle_command+0x4c4>)
 8002e0e:	f7fd fa4f 	bl	80002b0 <strlen>
 8002e12:	4603      	mov	r3, r0
 8002e14:	461a      	mov	r2, r3
 8002e16:	4920      	ldr	r1, [pc, #128]	@ (8002e98 <handle_command+0x4c4>)
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f008 fa89 	bl	800b330 <strncmp>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <handle_command+0x466>
			set_cmd_echo("SCNOFF");
 8002e24:	481d      	ldr	r0, [pc, #116]	@ (8002e9c <handle_command+0x4c8>)
 8002e26:	f7ff fdbd 	bl	80029a4 <set_cmd_echo>
			setting_cam_north = false;
 8002e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e94 <handle_command+0x4c0>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
			set_stepper_north();
 8002e30:	f7fe fa9c 	bl	800136c <set_stepper_north>
			sim_enabled = false;
 8002e34:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <handle_command+0x47c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]
}
 8002e3a:	bf00      	nop
 8002e3c:	3720      	adds	r7, #32
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20000e28 	.word	0x20000e28
 8002e48:	200000a8 	.word	0x200000a8
 8002e4c:	0800ecf0 	.word	0x0800ecf0
 8002e50:	20000e7c 	.word	0x20000e7c
 8002e54:	20000e38 	.word	0x20000e38
 8002e58:	20000b44 	.word	0x20000b44
 8002e5c:	20000e68 	.word	0x20000e68
 8002e60:	20000e74 	.word	0x20000e74
 8002e64:	20000b48 	.word	0x20000b48
 8002e68:	20000e6c 	.word	0x20000e6c
 8002e6c:	200000a0 	.word	0x200000a0
 8002e70:	20000b4c 	.word	0x20000b4c
 8002e74:	20000e70 	.word	0x20000e70
 8002e78:	200000a4 	.word	0x200000a4
 8002e7c:	20000f80 	.word	0x20000f80
 8002e80:	0800ecf8 	.word	0x0800ecf8
 8002e84:	20000e48 	.word	0x20000e48
 8002e88:	0800ed00 	.word	0x0800ed00
 8002e8c:	20000dcc 	.word	0x20000dcc
 8002e90:	0800ed08 	.word	0x0800ed08
 8002e94:	20000d88 	.word	0x20000d88
 8002e98:	20000de0 	.word	0x20000de0
 8002e9c:	0800ed10 	.word	0x0800ed10

08002ea0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, RX_BFR_SIZE);
 8002eac:	4a24      	ldr	r2, [pc, #144]	@ (8002f40 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002eae:	4b25      	ldr	r3, [pc, #148]	@ (8002f44 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	23ff      	movs	r3, #255	@ 0xff
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	f008 fadf 	bl	800b47a <memcpy>

	memset(rx_data, 0, sizeof(rx_data));
 8002ebc:	22ff      	movs	r2, #255	@ 0xff
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	4820      	ldr	r0, [pc, #128]	@ (8002f44 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002ec2:	f008 fa1e 	bl	800b302 <memset>

	if (rx_packet[0] == '~') {
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b7e      	cmp	r3, #126	@ 0x7e
 8002ecc:	d12b      	bne.n	8002f26 <HAL_UARTEx_RxEventCallback+0x86>
		// Calculate where the comma and checksum should be
		char *comma_pos = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 8002ece:	887b      	ldrh	r3, [r7, #2]
 8002ed0:	3b03      	subs	r3, #3
 8002ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8002f40 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002ed4:	4413      	add	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*comma_pos == ',') {
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b2c      	cmp	r3, #44	@ 0x2c
 8002ede:	d122      	bne.n	8002f26 <HAL_UARTEx_RxEventCallback+0x86>
			// Null-terminate the data part (exclude comma and checksum)
			*comma_pos = '\0';
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 8002ee6:	887b      	ldrh	r3, [r7, #2]
 8002ee8:	3b02      	subs	r3, #2
 8002eea:	4a15      	ldr	r2, [pc, #84]	@ (8002f40 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002eec:	4413      	add	r3, r2
 8002eee:	2210      	movs	r2, #16
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f007 fc6a 	bl	800a7cc <strtol>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 8002efc:	4812      	ldr	r0, [pc, #72]	@ (8002f48 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002efe:	f7ff faed 	bl	80024dc <calculate_checksum>
 8002f02:	4603      	mov	r3, r0
 8002f04:	72bb      	strb	r3, [r7, #10]
			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == false) {
 8002f06:	7aba      	ldrb	r2, [r7, #10]
 8002f08:	7afb      	ldrb	r3, [r7, #11]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d10b      	bne.n	8002f26 <HAL_UARTEx_RxEventCallback+0x86>
 8002f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f4c <HAL_UARTEx_RxEventCallback+0xac>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d106      	bne.n	8002f26 <HAL_UARTEx_RxEventCallback+0x86>
				// Checksum is valid, process the command
				strcpy(command_buffer, &rx_packet[1]);
 8002f18:	490b      	ldr	r1, [pc, #44]	@ (8002f48 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002f1a:	480d      	ldr	r0, [pc, #52]	@ (8002f50 <HAL_UARTEx_RxEventCallback+0xb0>)
 8002f1c:	f008 faa5 	bl	800b46a <strcpy>
				command_ready = true;
 8002f20:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <HAL_UARTEx_RxEventCallback+0xac>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	// Call function for next packet
	uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 8002f26:	22ff      	movs	r2, #255	@ 0xff
 8002f28:	4906      	ldr	r1, [pc, #24]	@ (8002f44 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f2a:	480a      	ldr	r0, [pc, #40]	@ (8002f54 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002f2c:	f005 fb15 	bl	800855a <HAL_UARTEx_ReceiveToIdle_IT>
 8002f30:	4603      	mov	r3, r0
 8002f32:	461a      	mov	r2, r3
 8002f34:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <HAL_UARTEx_RxEventCallback+0xb8>)
 8002f36:	701a      	strb	r2, [r3, #0]

}
 8002f38:	bf00      	nop
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	200002bc 	.word	0x200002bc
 8002f44:	20000e80 	.word	0x20000e80
 8002f48:	200002bd 	.word	0x200002bd
 8002f4c:	200003bb 	.word	0x200003bb
 8002f50:	200003bc 	.word	0x200003bc
 8002f54:	200005a0 	.word	0x200005a0
 8002f58:	20000f7f 	.word	0x20000f7f

08002f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f60:	f000 fec8 	bl	8003cf4 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f64:	f000 f8d0 	bl	8003108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f68:	f000 fabc 	bl	80034e4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002f6c:	f000 fa60 	bl	8003430 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002f70:	f000 fa88 	bl	8003484 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 8002f74:	f000 fa2a 	bl	80033cc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8002f78:	f000 f932 	bl	80031e0 <MX_I2C2_Init>
  MX_TIM2_Init();
 8002f7c:	f000 f9b0 	bl	80032e0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8002f80:	f000 f95c 	bl	800323c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

//  store_flash_data();
  load_flash_data();
 8002f84:	f7fe fb6a 	bl	800165c <load_flash_data>

  result = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 8002f88:	2305      	movs	r3, #5
 8002f8a:	2203      	movs	r2, #3
 8002f8c:	21d0      	movs	r1, #208	@ 0xd0
 8002f8e:	4850      	ldr	r0, [pc, #320]	@ (80030d0 <main+0x174>)
 8002f90:	f002 fc5e 	bl	8005850 <HAL_I2C_IsDeviceReady>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	4b4e      	ldr	r3, [pc, #312]	@ (80030d4 <main+0x178>)
 8002f9a:	701a      	strb	r2, [r3, #0]

  init_sensors();
 8002f9c:	f7ff fa06 	bl	80023ac <init_sensors>
  init_commands();
 8002fa0:	f7ff fa1e 	bl	80023e0 <init_commands>
  Servo_Init();
 8002fa4:	f7fe fa22 	bl	80013ec <Servo_Init>

  uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 8002fa8:	22ff      	movs	r2, #255	@ 0xff
 8002faa:	494b      	ldr	r1, [pc, #300]	@ (80030d8 <main+0x17c>)
 8002fac:	484b      	ldr	r0, [pc, #300]	@ (80030dc <main+0x180>)
 8002fae:	f005 fad4 	bl	800855a <HAL_UARTEx_ReceiveToIdle_IT>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80030e0 <main+0x184>)
 8002fb8:	701a      	strb	r2, [r3, #0]

  Set_Servo_Angle(0);
 8002fba:	2000      	movs	r0, #0
 8002fbc:	f7fe f9e8 	bl	8001390 <Set_Servo_Angle>

  Stepper_Rotate(4096, 0);
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002fc6:	f7fe f8d1 	bl	800116c <Stepper_Rotate>

  // Set North Direction Offset (It should be done when before the payload is launched)
  read_MMC5603();
 8002fca:	f7fe fd05 	bl	80019d8 <read_MMC5603>
  set_stepper_north(); // Remove this line later, this should be first done when the camera needs to start to maintain north
 8002fce:	f7fe f9cd 	bl	800136c <set_stepper_north>

  HAL_Delay(1000);
 8002fd2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002fd6:	f000 feff 	bl	8003dd8 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Correction of Camera Angle
	  if (!setting_cam_north){
 8002fda:	4b42      	ldr	r3, [pc, #264]	@ (80030e4 <main+0x188>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <main+0x8a>
		  Stepper_Correction();
 8002fe2:	f7fe f905 	bl	80011f0 <Stepper_Correction>
	  }

	  // Happens 1 time per second
	  if (msCounter >= 1000){
 8002fe6:	4b40      	ldr	r3, [pc, #256]	@ (80030e8 <main+0x18c>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fee:	d36b      	bcc.n	80030c8 <main+0x16c>
		  msCounter -= 1000;
 8002ff0:	4b3d      	ldr	r3, [pc, #244]	@ (80030e8 <main+0x18c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002ff8:	4a3b      	ldr	r2, [pc, #236]	@ (80030e8 <main+0x18c>)
 8002ffa:	6013      	str	r3, [r2, #0]

		  if (command_ready){
 8002ffc:	4b3b      	ldr	r3, [pc, #236]	@ (80030ec <main+0x190>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <main+0xb6>
			  handle_command(command_buffer);
 8003006:	483a      	ldr	r0, [pc, #232]	@ (80030f0 <main+0x194>)
 8003008:	f7ff fce4 	bl	80029d4 <handle_command>
			  command_ready = false;
 800300c:	4b37      	ldr	r3, [pc, #220]	@ (80030ec <main+0x190>)
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
		  }

		  if (calibrating_compass == 1){
 8003012:	4b38      	ldr	r3, [pc, #224]	@ (80030f4 <main+0x198>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <main+0xc2>
			  calibrate_mmc();
 800301a:	f7fe ffad 	bl	8001f78 <calibrate_mmc>
		  }

		  if (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY) {
 800301e:	482c      	ldr	r0, [pc, #176]	@ (80030d0 <main+0x174>)
 8003020:	f002 fd44 	bl	8005aac <HAL_I2C_GetState>
 8003024:	4603      	mov	r3, r0
 8003026:	2b20      	cmp	r3, #32
 8003028:	d001      	beq.n	800302e <main+0xd2>
			  init_sensors();
 800302a:	f7ff f9bf 	bl	80023ac <init_sensors>
		  }

		  // Handle Mission Time
		  mission_time_sec++;
 800302e:	4b32      	ldr	r3, [pc, #200]	@ (80030f8 <main+0x19c>)
 8003030:	f993 3000 	ldrsb.w	r3, [r3]
 8003034:	b2db      	uxtb	r3, r3
 8003036:	3301      	adds	r3, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	b25a      	sxtb	r2, r3
 800303c:	4b2e      	ldr	r3, [pc, #184]	@ (80030f8 <main+0x19c>)
 800303e:	701a      	strb	r2, [r3, #0]
		  if ( mission_time_sec >= 60 ){
 8003040:	4b2d      	ldr	r3, [pc, #180]	@ (80030f8 <main+0x19c>)
 8003042:	f993 3000 	ldrsb.w	r3, [r3]
 8003046:	2b3b      	cmp	r3, #59	@ 0x3b
 8003048:	dd11      	ble.n	800306e <main+0x112>
			  mission_time_sec -= 60;
 800304a:	4b2b      	ldr	r3, [pc, #172]	@ (80030f8 <main+0x19c>)
 800304c:	f993 3000 	ldrsb.w	r3, [r3]
 8003050:	b2db      	uxtb	r3, r3
 8003052:	3b3c      	subs	r3, #60	@ 0x3c
 8003054:	b2db      	uxtb	r3, r3
 8003056:	b25a      	sxtb	r2, r3
 8003058:	4b27      	ldr	r3, [pc, #156]	@ (80030f8 <main+0x19c>)
 800305a:	701a      	strb	r2, [r3, #0]
			  mission_time_min += 1;
 800305c:	4b27      	ldr	r3, [pc, #156]	@ (80030fc <main+0x1a0>)
 800305e:	f993 3000 	ldrsb.w	r3, [r3]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	3301      	adds	r3, #1
 8003066:	b2db      	uxtb	r3, r3
 8003068:	b25a      	sxtb	r2, r3
 800306a:	4b24      	ldr	r3, [pc, #144]	@ (80030fc <main+0x1a0>)
 800306c:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_min >= 60 ){
 800306e:	4b23      	ldr	r3, [pc, #140]	@ (80030fc <main+0x1a0>)
 8003070:	f993 3000 	ldrsb.w	r3, [r3]
 8003074:	2b3b      	cmp	r3, #59	@ 0x3b
 8003076:	dd11      	ble.n	800309c <main+0x140>
			  mission_time_min -= 60;
 8003078:	4b20      	ldr	r3, [pc, #128]	@ (80030fc <main+0x1a0>)
 800307a:	f993 3000 	ldrsb.w	r3, [r3]
 800307e:	b2db      	uxtb	r3, r3
 8003080:	3b3c      	subs	r3, #60	@ 0x3c
 8003082:	b2db      	uxtb	r3, r3
 8003084:	b25a      	sxtb	r2, r3
 8003086:	4b1d      	ldr	r3, [pc, #116]	@ (80030fc <main+0x1a0>)
 8003088:	701a      	strb	r2, [r3, #0]
			  mission_time_hr += 1;
 800308a:	4b1d      	ldr	r3, [pc, #116]	@ (8003100 <main+0x1a4>)
 800308c:	f993 3000 	ldrsb.w	r3, [r3]
 8003090:	b2db      	uxtb	r3, r3
 8003092:	3301      	adds	r3, #1
 8003094:	b2db      	uxtb	r3, r3
 8003096:	b25a      	sxtb	r2, r3
 8003098:	4b19      	ldr	r3, [pc, #100]	@ (8003100 <main+0x1a4>)
 800309a:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_hr >= 24 ){
 800309c:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <main+0x1a4>)
 800309e:	f993 3000 	ldrsb.w	r3, [r3]
 80030a2:	2b17      	cmp	r3, #23
 80030a4:	dd08      	ble.n	80030b8 <main+0x15c>
			  mission_time_hr -= 24;
 80030a6:	4b16      	ldr	r3, [pc, #88]	@ (8003100 <main+0x1a4>)
 80030a8:	f993 3000 	ldrsb.w	r3, [r3]
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	3b18      	subs	r3, #24
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	b25a      	sxtb	r2, r3
 80030b4:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <main+0x1a4>)
 80030b6:	701a      	strb	r2, [r3, #0]
		  }

		  handle_state();
 80030b8:	f7ff fb94 	bl	80027e4 <handle_state>

		  // Control Telemetry
		  if (telemetry_status == 1){
 80030bc:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <main+0x1a8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <main+0x16c>
			  read_transmit_telemetry();
 80030c4:	f7ff fc60 	bl	8002988 <read_transmit_telemetry>
		  }
	  }

	  HAL_Delay(50);
 80030c8:	2032      	movs	r0, #50	@ 0x32
 80030ca:	f000 fe85 	bl	8003dd8 <HAL_Delay>
	  if (!setting_cam_north){
 80030ce:	e784      	b.n	8002fda <main+0x7e>
 80030d0:	200004bc 	.word	0x200004bc
 80030d4:	20000f88 	.word	0x20000f88
 80030d8:	20000e80 	.word	0x20000e80
 80030dc:	200005a0 	.word	0x200005a0
 80030e0:	20000f7f 	.word	0x20000f7f
 80030e4:	20000d88 	.word	0x20000d88
 80030e8:	20000f84 	.word	0x20000f84
 80030ec:	200003bb 	.word	0x200003bb
 80030f0:	200003bc 	.word	0x200003bc
 80030f4:	20000f80 	.word	0x20000f80
 80030f8:	20000b16 	.word	0x20000b16
 80030fc:	20000b15 	.word	0x20000b15
 8003100:	20000b14 	.word	0x20000b14
 8003104:	200000a8 	.word	0x200000a8

08003108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b094      	sub	sp, #80	@ 0x50
 800310c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800310e:	f107 031c 	add.w	r3, r7, #28
 8003112:	2234      	movs	r2, #52	@ 0x34
 8003114:	2100      	movs	r1, #0
 8003116:	4618      	mov	r0, r3
 8003118:	f008 f8f3 	bl	800b302 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800311c:	f107 0308 	add.w	r3, r7, #8
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800312c:	2300      	movs	r3, #0
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	4b29      	ldr	r3, [pc, #164]	@ (80031d8 <SystemClock_Config+0xd0>)
 8003132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003134:	4a28      	ldr	r2, [pc, #160]	@ (80031d8 <SystemClock_Config+0xd0>)
 8003136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800313a:	6413      	str	r3, [r2, #64]	@ 0x40
 800313c:	4b26      	ldr	r3, [pc, #152]	@ (80031d8 <SystemClock_Config+0xd0>)
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003144:	607b      	str	r3, [r7, #4]
 8003146:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003148:	2300      	movs	r3, #0
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	4b23      	ldr	r3, [pc, #140]	@ (80031dc <SystemClock_Config+0xd4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a22      	ldr	r2, [pc, #136]	@ (80031dc <SystemClock_Config+0xd4>)
 8003152:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003156:	6013      	str	r3, [r2, #0]
 8003158:	4b20      	ldr	r3, [pc, #128]	@ (80031dc <SystemClock_Config+0xd4>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003160:	603b      	str	r3, [r7, #0]
 8003162:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003164:	2301      	movs	r3, #1
 8003166:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003168:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800316c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800316e:	2302      	movs	r3, #2
 8003170:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003172:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003176:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003178:	2308      	movs	r3, #8
 800317a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 800317c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003180:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003182:	2304      	movs	r3, #4
 8003184:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003186:	2308      	movs	r3, #8
 8003188:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800318a:	2302      	movs	r3, #2
 800318c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800318e:	f107 031c 	add.w	r3, r7, #28
 8003192:	4618      	mov	r0, r3
 8003194:	f003 fec4 	bl	8006f20 <HAL_RCC_OscConfig>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800319e:	f000 fa89 	bl	80036b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031a2:	230f      	movs	r3, #15
 80031a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031a6:	2302      	movs	r3, #2
 80031a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80031b8:	f107 0308 	add.w	r3, r7, #8
 80031bc:	2103      	movs	r1, #3
 80031be:	4618      	mov	r0, r3
 80031c0:	f003 fac0 	bl	8006744 <HAL_RCC_ClockConfig>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80031ca:	f000 fa73 	bl	80036b4 <Error_Handler>
  }
}
 80031ce:	bf00      	nop
 80031d0:	3750      	adds	r7, #80	@ 0x50
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40007000 	.word	0x40007000

080031e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80031e4:	4b12      	ldr	r3, [pc, #72]	@ (8003230 <MX_I2C2_Init+0x50>)
 80031e6:	4a13      	ldr	r2, [pc, #76]	@ (8003234 <MX_I2C2_Init+0x54>)
 80031e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80031ea:	4b11      	ldr	r3, [pc, #68]	@ (8003230 <MX_I2C2_Init+0x50>)
 80031ec:	4a12      	ldr	r2, [pc, #72]	@ (8003238 <MX_I2C2_Init+0x58>)
 80031ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003230 <MX_I2C2_Init+0x50>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80031f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <MX_I2C2_Init+0x50>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003230 <MX_I2C2_Init+0x50>)
 80031fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003202:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003204:	4b0a      	ldr	r3, [pc, #40]	@ (8003230 <MX_I2C2_Init+0x50>)
 8003206:	2200      	movs	r2, #0
 8003208:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800320a:	4b09      	ldr	r3, [pc, #36]	@ (8003230 <MX_I2C2_Init+0x50>)
 800320c:	2200      	movs	r2, #0
 800320e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003210:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <MX_I2C2_Init+0x50>)
 8003212:	2200      	movs	r2, #0
 8003214:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003216:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <MX_I2C2_Init+0x50>)
 8003218:	2200      	movs	r2, #0
 800321a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800321c:	4804      	ldr	r0, [pc, #16]	@ (8003230 <MX_I2C2_Init+0x50>)
 800321e:	f001 fb77 	bl	8004910 <HAL_I2C_Init>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003228:	f000 fa44 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}
 8003230:	200004bc 	.word	0x200004bc
 8003234:	40005800 	.word	0x40005800
 8003238:	000186a0 	.word	0x000186a0

0800323c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003242:	f107 0308 	add.w	r3, r7, #8
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	605a      	str	r2, [r3, #4]
 800324c:	609a      	str	r2, [r3, #8]
 800324e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003250:	463b      	mov	r3, r7
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003258:	4b1f      	ldr	r3, [pc, #124]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 800325a:	4a20      	ldr	r2, [pc, #128]	@ (80032dc <MX_TIM1_Init+0xa0>)
 800325c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 800325e:	4b1e      	ldr	r3, [pc, #120]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 8003260:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8003264:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003266:	4b1c      	ldr	r3, [pc, #112]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 8003268:	2200      	movs	r2, #0
 800326a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800326c:	4b1a      	ldr	r3, [pc, #104]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 800326e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003272:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003274:	4b18      	ldr	r3, [pc, #96]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 8003276:	2200      	movs	r2, #0
 8003278:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800327a:	4b17      	ldr	r3, [pc, #92]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 800327c:	2200      	movs	r2, #0
 800327e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003280:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 8003282:	2200      	movs	r2, #0
 8003284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003286:	4814      	ldr	r0, [pc, #80]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 8003288:	f004 f8ce 	bl	8007428 <HAL_TIM_Base_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003292:	f000 fa0f 	bl	80036b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003296:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800329a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800329c:	f107 0308 	add.w	r3, r7, #8
 80032a0:	4619      	mov	r1, r3
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 80032a4:	f004 fbe2 	bl	8007a6c <HAL_TIM_ConfigClockSource>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80032ae:	f000 fa01 	bl	80036b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b2:	2300      	movs	r3, #0
 80032b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032ba:	463b      	mov	r3, r7
 80032bc:	4619      	mov	r1, r3
 80032be:	4806      	ldr	r0, [pc, #24]	@ (80032d8 <MX_TIM1_Init+0x9c>)
 80032c0:	f004 ffe0 	bl	8008284 <HAL_TIMEx_MasterConfigSynchronization>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80032ca:	f000 f9f3 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80032ce:	bf00      	nop
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	20000510 	.word	0x20000510
 80032dc:	40010000 	.word	0x40010000

080032e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08e      	sub	sp, #56	@ 0x38
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	605a      	str	r2, [r3, #4]
 80032f0:	609a      	str	r2, [r3, #8]
 80032f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f4:	f107 0320 	add.w	r3, r7, #32
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032fe:	1d3b      	adds	r3, r7, #4
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]
 800330a:	611a      	str	r2, [r3, #16]
 800330c:	615a      	str	r2, [r3, #20]
 800330e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003310:	4b2d      	ldr	r3, [pc, #180]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003312:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003316:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8003318:	4b2b      	ldr	r3, [pc, #172]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 800331a:	2253      	movs	r2, #83	@ 0x53
 800331c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800331e:	4b2a      	ldr	r3, [pc, #168]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003320:	2200      	movs	r2, #0
 8003322:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8003324:	4b28      	ldr	r3, [pc, #160]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003326:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800332a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800332c:	4b26      	ldr	r3, [pc, #152]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 800332e:	2200      	movs	r2, #0
 8003330:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003332:	4b25      	ldr	r3, [pc, #148]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003334:	2200      	movs	r2, #0
 8003336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003338:	4823      	ldr	r0, [pc, #140]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 800333a:	f004 f875 	bl	8007428 <HAL_TIM_Base_Init>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003344:	f000 f9b6 	bl	80036b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800334c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800334e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003352:	4619      	mov	r1, r3
 8003354:	481c      	ldr	r0, [pc, #112]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003356:	f004 fb89 	bl	8007a6c <HAL_TIM_ConfigClockSource>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003360:	f000 f9a8 	bl	80036b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003364:	4818      	ldr	r0, [pc, #96]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003366:	f004 f8ae 	bl	80074c6 <HAL_TIM_PWM_Init>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003370:	f000 f9a0 	bl	80036b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003374:	2300      	movs	r3, #0
 8003376:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003378:	2300      	movs	r3, #0
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800337c:	f107 0320 	add.w	r3, r7, #32
 8003380:	4619      	mov	r1, r3
 8003382:	4811      	ldr	r0, [pc, #68]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 8003384:	f004 ff7e 	bl	8008284 <HAL_TIMEx_MasterConfigSynchronization>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800338e:	f000 f991 	bl	80036b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003392:	2360      	movs	r3, #96	@ 0x60
 8003394:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8003396:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800339a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	2208      	movs	r2, #8
 80033a8:	4619      	mov	r1, r3
 80033aa:	4807      	ldr	r0, [pc, #28]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 80033ac:	f004 fa9c 	bl	80078e8 <HAL_TIM_PWM_ConfigChannel>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80033b6:	f000 f97d 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80033ba:	4803      	ldr	r0, [pc, #12]	@ (80033c8 <MX_TIM2_Init+0xe8>)
 80033bc:	f000 fa2c 	bl	8003818 <HAL_TIM_MspPostInit>

}
 80033c0:	bf00      	nop
 80033c2:	3738      	adds	r7, #56	@ 0x38
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20000558 	.word	0x20000558

080033cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033d0:	2200      	movs	r2, #0
 80033d2:	2100      	movs	r1, #0
 80033d4:	2026      	movs	r0, #38	@ 0x26
 80033d6:	f000 fdfe 	bl	8003fd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033da:	2026      	movs	r0, #38	@ 0x26
 80033dc:	f000 fe17 	bl	800400e <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80033e0:	4b11      	ldr	r3, [pc, #68]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 80033e2:	4a12      	ldr	r2, [pc, #72]	@ (800342c <MX_USART2_UART_Init+0x60>)
 80033e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80033e6:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 80033e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80033ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80033fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003400:	4b09      	ldr	r3, [pc, #36]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 8003402:	220c      	movs	r2, #12
 8003404:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003406:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 8003408:	2200      	movs	r2, #0
 800340a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800340c:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 800340e:	2200      	movs	r2, #0
 8003410:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003412:	4805      	ldr	r0, [pc, #20]	@ (8003428 <MX_USART2_UART_Init+0x5c>)
 8003414:	f004 ffc6 	bl	80083a4 <HAL_UART_Init>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800341e:	f000 f949 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	200005a0 	.word	0x200005a0
 800342c:	40004400 	.word	0x40004400

08003430 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003434:	4b11      	ldr	r3, [pc, #68]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003436:	4a12      	ldr	r2, [pc, #72]	@ (8003480 <MX_USART3_UART_Init+0x50>)
 8003438:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800343a:	4b10      	ldr	r3, [pc, #64]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 800343c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003440:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003442:	4b0e      	ldr	r3, [pc, #56]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003444:	2200      	movs	r2, #0
 8003446:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003448:	4b0c      	ldr	r3, [pc, #48]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 800344a:	2200      	movs	r2, #0
 800344c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800344e:	4b0b      	ldr	r3, [pc, #44]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003450:	2200      	movs	r2, #0
 8003452:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003454:	4b09      	ldr	r3, [pc, #36]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003456:	220c      	movs	r2, #12
 8003458:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800345a:	4b08      	ldr	r3, [pc, #32]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 800345c:	2200      	movs	r2, #0
 800345e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003460:	4b06      	ldr	r3, [pc, #24]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003462:	2200      	movs	r2, #0
 8003464:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003466:	4805      	ldr	r0, [pc, #20]	@ (800347c <MX_USART3_UART_Init+0x4c>)
 8003468:	f004 ff9c 	bl	80083a4 <HAL_UART_Init>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003472:	f000 f91f 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	200005e8 	.word	0x200005e8
 8003480:	40004800 	.word	0x40004800

08003484 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003488:	4b15      	ldr	r3, [pc, #84]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800348a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800348e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003490:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003492:	2206      	movs	r2, #6
 8003494:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003496:	4b12      	ldr	r3, [pc, #72]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003498:	2202      	movs	r2, #2
 800349a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800349c:	4b10      	ldr	r3, [pc, #64]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800349e:	2200      	movs	r2, #0
 80034a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80034a2:	4b0f      	ldr	r3, [pc, #60]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034a4:	2202      	movs	r2, #2
 80034a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80034a8:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80034ae:	4b0c      	ldr	r3, [pc, #48]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80034b4:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80034ba:	4b09      	ldr	r3, [pc, #36]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034bc:	2201      	movs	r2, #1
 80034be:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80034c0:	4b07      	ldr	r3, [pc, #28]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80034c6:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80034cc:	4804      	ldr	r0, [pc, #16]	@ (80034e0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034ce:	f002 ffff 	bl	80064d0 <HAL_PCD_Init>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 80034d8:	f000 f8ec 	bl	80036b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80034dc:	bf00      	nop
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20000630 	.word	0x20000630

080034e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08c      	sub	sp, #48	@ 0x30
 80034e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ea:	f107 031c 	add.w	r3, r7, #28
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	605a      	str	r2, [r3, #4]
 80034f4:	609a      	str	r2, [r3, #8]
 80034f6:	60da      	str	r2, [r3, #12]
 80034f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	61bb      	str	r3, [r7, #24]
 80034fe:	4b68      	ldr	r3, [pc, #416]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	4a67      	ldr	r2, [pc, #412]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003504:	f043 0304 	orr.w	r3, r3, #4
 8003508:	6313      	str	r3, [r2, #48]	@ 0x30
 800350a:	4b65      	ldr	r3, [pc, #404]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	f003 0304 	and.w	r3, r3, #4
 8003512:	61bb      	str	r3, [r7, #24]
 8003514:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	617b      	str	r3, [r7, #20]
 800351a:	4b61      	ldr	r3, [pc, #388]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	4a60      	ldr	r2, [pc, #384]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003520:	f043 0320 	orr.w	r3, r3, #32
 8003524:	6313      	str	r3, [r2, #48]	@ 0x30
 8003526:	4b5e      	ldr	r3, [pc, #376]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	617b      	str	r3, [r7, #20]
 8003530:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	4b5a      	ldr	r3, [pc, #360]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	4a59      	ldr	r2, [pc, #356]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 800353c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003540:	6313      	str	r3, [r2, #48]	@ 0x30
 8003542:	4b57      	ldr	r3, [pc, #348]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354a:	613b      	str	r3, [r7, #16]
 800354c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	4b53      	ldr	r3, [pc, #332]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	4a52      	ldr	r2, [pc, #328]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6313      	str	r3, [r2, #48]	@ 0x30
 800355e:	4b50      	ldr	r3, [pc, #320]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	60bb      	str	r3, [r7, #8]
 800356e:	4b4c      	ldr	r3, [pc, #304]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	4a4b      	ldr	r2, [pc, #300]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003574:	f043 0302 	orr.w	r3, r3, #2
 8003578:	6313      	str	r3, [r2, #48]	@ 0x30
 800357a:	4b49      	ldr	r3, [pc, #292]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	607b      	str	r3, [r7, #4]
 800358a:	4b45      	ldr	r3, [pc, #276]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	4a44      	ldr	r2, [pc, #272]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003590:	f043 0308 	orr.w	r3, r3, #8
 8003594:	6313      	str	r3, [r2, #48]	@ 0x30
 8003596:	4b42      	ldr	r3, [pc, #264]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359a:	f003 0308 	and.w	r3, r3, #8
 800359e:	607b      	str	r3, [r7, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	603b      	str	r3, [r7, #0]
 80035a6:	4b3e      	ldr	r3, [pc, #248]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	4a3d      	ldr	r2, [pc, #244]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 80035ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035b2:	4b3b      	ldr	r3, [pc, #236]	@ (80036a0 <MX_GPIO_Init+0x1bc>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_10|GPIO_PIN_11|LD3_Pin
 80035be:	2200      	movs	r2, #0
 80035c0:	f64c 4181 	movw	r1, #52353	@ 0xcc81
 80035c4:	4837      	ldr	r0, [pc, #220]	@ (80036a4 <MX_GPIO_Init+0x1c0>)
 80035c6:	f001 f971 	bl	80048ac <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80035ca:	2200      	movs	r2, #0
 80035cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80035d0:	4835      	ldr	r0, [pc, #212]	@ (80036a8 <MX_GPIO_Init+0x1c4>)
 80035d2:	f001 f96b 	bl	80048ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80035d6:	2200      	movs	r2, #0
 80035d8:	2140      	movs	r1, #64	@ 0x40
 80035da:	4834      	ldr	r0, [pc, #208]	@ (80036ac <MX_GPIO_Init+0x1c8>)
 80035dc:	f001 f966 	bl	80048ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80035e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80035e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80035ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ec:	2300      	movs	r3, #0
 80035ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80035f0:	f107 031c 	add.w	r3, r7, #28
 80035f4:	4619      	mov	r1, r3
 80035f6:	482e      	ldr	r0, [pc, #184]	@ (80036b0 <MX_GPIO_Init+0x1cc>)
 80035f8:	f000 ffc4 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB10 PB11 LD3_Pin
                           PB15 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_10|GPIO_PIN_11|LD3_Pin
 80035fc:	f64c 4381 	movw	r3, #52353	@ 0xcc81
 8003600:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003602:	2301      	movs	r3, #1
 8003604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003606:	2300      	movs	r3, #0
 8003608:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360a:	2300      	movs	r3, #0
 800360c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360e:	f107 031c 	add.w	r3, r7, #28
 8003612:	4619      	mov	r1, r3
 8003614:	4823      	ldr	r0, [pc, #140]	@ (80036a4 <MX_GPIO_Init+0x1c0>)
 8003616:	f000 ffb5 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800361a:	2302      	movs	r3, #2
 800361c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800361e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003622:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003624:	2300      	movs	r3, #0
 8003626:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003628:	f107 031c 	add.w	r3, r7, #28
 800362c:	4619      	mov	r1, r3
 800362e:	481d      	ldr	r0, [pc, #116]	@ (80036a4 <MX_GPIO_Init+0x1c0>)
 8003630:	f000 ffa8 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003634:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800363a:	2301      	movs	r3, #1
 800363c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003642:	2300      	movs	r3, #0
 8003644:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003646:	f107 031c 	add.w	r3, r7, #28
 800364a:	4619      	mov	r1, r3
 800364c:	4816      	ldr	r0, [pc, #88]	@ (80036a8 <MX_GPIO_Init+0x1c4>)
 800364e:	f000 ff99 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8003652:	2340      	movs	r3, #64	@ 0x40
 8003654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003656:	2301      	movs	r3, #1
 8003658:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365e:	2300      	movs	r3, #0
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003662:	f107 031c 	add.w	r3, r7, #28
 8003666:	4619      	mov	r1, r3
 8003668:	4810      	ldr	r0, [pc, #64]	@ (80036ac <MX_GPIO_Init+0x1c8>)
 800366a:	f000 ff8b 	bl	8004584 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800366e:	2380      	movs	r3, #128	@ 0x80
 8003670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003672:	2300      	movs	r3, #0
 8003674:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800367a:	f107 031c 	add.w	r3, r7, #28
 800367e:	4619      	mov	r1, r3
 8003680:	480a      	ldr	r0, [pc, #40]	@ (80036ac <MX_GPIO_Init+0x1c8>)
 8003682:	f000 ff7f 	bl	8004584 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003686:	2200      	movs	r2, #0
 8003688:	2100      	movs	r1, #0
 800368a:	2007      	movs	r0, #7
 800368c:	f000 fca3 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003690:	2007      	movs	r0, #7
 8003692:	f000 fcbc 	bl	800400e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003696:	bf00      	nop
 8003698:	3730      	adds	r7, #48	@ 0x30
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40020400 	.word	0x40020400
 80036a8:	40020c00 	.word	0x40020c00
 80036ac:	40021800 	.word	0x40021800
 80036b0:	40020800 	.word	0x40020800

080036b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036b8:	b672      	cpsid	i
}
 80036ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036bc:	bf00      	nop
 80036be:	e7fd      	b.n	80036bc <Error_Handler+0x8>

080036c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	607b      	str	r3, [r7, #4]
 80036ca:	4b10      	ldr	r3, [pc, #64]	@ (800370c <HAL_MspInit+0x4c>)
 80036cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ce:	4a0f      	ldr	r2, [pc, #60]	@ (800370c <HAL_MspInit+0x4c>)
 80036d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036d6:	4b0d      	ldr	r3, [pc, #52]	@ (800370c <HAL_MspInit+0x4c>)
 80036d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036de:	607b      	str	r3, [r7, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036e2:	2300      	movs	r3, #0
 80036e4:	603b      	str	r3, [r7, #0]
 80036e6:	4b09      	ldr	r3, [pc, #36]	@ (800370c <HAL_MspInit+0x4c>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ea:	4a08      	ldr	r2, [pc, #32]	@ (800370c <HAL_MspInit+0x4c>)
 80036ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036f2:	4b06      	ldr	r3, [pc, #24]	@ (800370c <HAL_MspInit+0x4c>)
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40023800 	.word	0x40023800

08003710 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08a      	sub	sp, #40	@ 0x28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003718:	f107 0314 	add.w	r3, r7, #20
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a19      	ldr	r2, [pc, #100]	@ (8003794 <HAL_I2C_MspInit+0x84>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d12b      	bne.n	800378a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	613b      	str	r3, [r7, #16]
 8003736:	4b18      	ldr	r3, [pc, #96]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	4a17      	ldr	r2, [pc, #92]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 800373c:	f043 0320 	orr.w	r3, r3, #32
 8003740:	6313      	str	r3, [r2, #48]	@ 0x30
 8003742:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	f003 0320 	and.w	r3, r3, #32
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800374e:	2303      	movs	r3, #3
 8003750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003752:	2312      	movs	r3, #18
 8003754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375a:	2303      	movs	r3, #3
 800375c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800375e:	2304      	movs	r3, #4
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003762:	f107 0314 	add.w	r3, r7, #20
 8003766:	4619      	mov	r1, r3
 8003768:	480c      	ldr	r0, [pc, #48]	@ (800379c <HAL_I2C_MspInit+0x8c>)
 800376a:	f000 ff0b 	bl	8004584 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 8003774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003776:	4a08      	ldr	r2, [pc, #32]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 8003778:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800377c:	6413      	str	r3, [r2, #64]	@ 0x40
 800377e:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <HAL_I2C_MspInit+0x88>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 800378a:	bf00      	nop
 800378c:	3728      	adds	r7, #40	@ 0x28
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40005800 	.word	0x40005800
 8003798:	40023800 	.word	0x40023800
 800379c:	40021400 	.word	0x40021400

080037a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a18      	ldr	r2, [pc, #96]	@ (8003810 <HAL_TIM_Base_MspInit+0x70>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d116      	bne.n	80037e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	4b17      	ldr	r3, [pc, #92]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ba:	4a16      	ldr	r2, [pc, #88]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037c2:	4b14      	ldr	r3, [pc, #80]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80037ce:	2200      	movs	r2, #0
 80037d0:	2100      	movs	r1, #0
 80037d2:	2019      	movs	r0, #25
 80037d4:	f000 fbff 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80037d8:	2019      	movs	r0, #25
 80037da:	f000 fc18 	bl	800400e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80037de:	e012      	b.n	8003806 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037e8:	d10d      	bne.n	8003806 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	4a08      	ldr	r2, [pc, #32]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <HAL_TIM_Base_MspInit+0x74>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	60bb      	str	r3, [r7, #8]
 8003804:	68bb      	ldr	r3, [r7, #8]
}
 8003806:	bf00      	nop
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40010000 	.word	0x40010000
 8003814:	40023800 	.word	0x40023800

08003818 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b088      	sub	sp, #32
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003820:	f107 030c 	add.w	r3, r7, #12
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003838:	d11d      	bne.n	8003876 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	4b10      	ldr	r3, [pc, #64]	@ (8003880 <HAL_TIM_MspPostInit+0x68>)
 8003840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003842:	4a0f      	ldr	r2, [pc, #60]	@ (8003880 <HAL_TIM_MspPostInit+0x68>)
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	6313      	str	r3, [r2, #48]	@ 0x30
 800384a:	4b0d      	ldr	r3, [pc, #52]	@ (8003880 <HAL_TIM_MspPostInit+0x68>)
 800384c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003856:	2304      	movs	r3, #4
 8003858:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385a:	2302      	movs	r3, #2
 800385c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385e:	2300      	movs	r3, #0
 8003860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003866:	2301      	movs	r3, #1
 8003868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386a:	f107 030c 	add.w	r3, r7, #12
 800386e:	4619      	mov	r1, r3
 8003870:	4804      	ldr	r0, [pc, #16]	@ (8003884 <HAL_TIM_MspPostInit+0x6c>)
 8003872:	f000 fe87 	bl	8004584 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003876:	bf00      	nop
 8003878:	3720      	adds	r7, #32
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800
 8003884:	40020000 	.word	0x40020000

08003888 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b08c      	sub	sp, #48	@ 0x30
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003890:	f107 031c 	add.w	r3, r7, #28
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	609a      	str	r2, [r3, #8]
 800389c:	60da      	str	r2, [r3, #12]
 800389e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a32      	ldr	r2, [pc, #200]	@ (8003970 <HAL_UART_MspInit+0xe8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d12c      	bne.n	8003904 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	4b31      	ldr	r3, [pc, #196]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	4a30      	ldr	r2, [pc, #192]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ba:	4b2e      	ldr	r3, [pc, #184]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c2:	61bb      	str	r3, [r7, #24]
 80038c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	4a29      	ldr	r2, [pc, #164]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038d0:	f043 0308 	orr.w	r3, r3, #8
 80038d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038d6:	4b27      	ldr	r3, [pc, #156]	@ (8003974 <HAL_UART_MspInit+0xec>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80038e2:	2360      	movs	r3, #96	@ 0x60
 80038e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e6:	2302      	movs	r3, #2
 80038e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ee:	2303      	movs	r3, #3
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038f2:	2307      	movs	r3, #7
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038f6:	f107 031c 	add.w	r3, r7, #28
 80038fa:	4619      	mov	r1, r3
 80038fc:	481e      	ldr	r0, [pc, #120]	@ (8003978 <HAL_UART_MspInit+0xf0>)
 80038fe:	f000 fe41 	bl	8004584 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003902:	e031      	b.n	8003968 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a1c      	ldr	r2, [pc, #112]	@ (800397c <HAL_UART_MspInit+0xf4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d12c      	bne.n	8003968 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	4b18      	ldr	r3, [pc, #96]	@ (8003974 <HAL_UART_MspInit+0xec>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003916:	4a17      	ldr	r2, [pc, #92]	@ (8003974 <HAL_UART_MspInit+0xec>)
 8003918:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800391c:	6413      	str	r3, [r2, #64]	@ 0x40
 800391e:	4b15      	ldr	r3, [pc, #84]	@ (8003974 <HAL_UART_MspInit+0xec>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003926:	613b      	str	r3, [r7, #16]
 8003928:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	4b11      	ldr	r3, [pc, #68]	@ (8003974 <HAL_UART_MspInit+0xec>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003932:	4a10      	ldr	r2, [pc, #64]	@ (8003974 <HAL_UART_MspInit+0xec>)
 8003934:	f043 0308 	orr.w	r3, r3, #8
 8003938:	6313      	str	r3, [r2, #48]	@ 0x30
 800393a:	4b0e      	ldr	r3, [pc, #56]	@ (8003974 <HAL_UART_MspInit+0xec>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393e:	f003 0308 	and.w	r3, r3, #8
 8003942:	60fb      	str	r3, [r7, #12]
 8003944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003946:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800394a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394c:	2302      	movs	r3, #2
 800394e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003950:	2300      	movs	r3, #0
 8003952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003954:	2303      	movs	r3, #3
 8003956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003958:	2307      	movs	r3, #7
 800395a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800395c:	f107 031c 	add.w	r3, r7, #28
 8003960:	4619      	mov	r1, r3
 8003962:	4805      	ldr	r0, [pc, #20]	@ (8003978 <HAL_UART_MspInit+0xf0>)
 8003964:	f000 fe0e 	bl	8004584 <HAL_GPIO_Init>
}
 8003968:	bf00      	nop
 800396a:	3730      	adds	r7, #48	@ 0x30
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40004400 	.word	0x40004400
 8003974:	40023800 	.word	0x40023800
 8003978:	40020c00 	.word	0x40020c00
 800397c:	40004800 	.word	0x40004800

08003980 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b098      	sub	sp, #96	@ 0x60
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003988:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	605a      	str	r2, [r3, #4]
 8003992:	609a      	str	r2, [r3, #8]
 8003994:	60da      	str	r2, [r3, #12]
 8003996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003998:	f107 0310 	add.w	r3, r7, #16
 800399c:	223c      	movs	r2, #60	@ 0x3c
 800399e:	2100      	movs	r1, #0
 80039a0:	4618      	mov	r0, r3
 80039a2:	f007 fcae 	bl	800b302 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039ae:	d14d      	bne.n	8003a4c <HAL_PCD_MspInit+0xcc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80039b0:	2320      	movs	r3, #32
 80039b2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80039b4:	2300      	movs	r3, #0
 80039b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039b8:	f107 0310 	add.w	r3, r7, #16
 80039bc:	4618      	mov	r0, r3
 80039be:	f003 f8e1 	bl	8006b84 <HAL_RCCEx_PeriphCLKConfig>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 80039c8:	f7ff fe74 	bl	80036b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	4b20      	ldr	r3, [pc, #128]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 80039d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	6313      	str	r3, [r2, #48]	@ 0x30
 80039dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 80039de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80039e8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80039ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ee:	2302      	movs	r3, #2
 80039f0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039f6:	2303      	movs	r3, #3
 80039f8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80039fa:	230a      	movs	r3, #10
 80039fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039fe:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003a02:	4619      	mov	r1, r3
 8003a04:	4814      	ldr	r0, [pc, #80]	@ (8003a58 <HAL_PCD_MspInit+0xd8>)
 8003a06:	f000 fdbd 	bl	8004584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003a0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a10:	2300      	movs	r3, #0
 8003a12:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a14:	2300      	movs	r3, #0
 8003a16:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003a18:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	480e      	ldr	r0, [pc, #56]	@ (8003a58 <HAL_PCD_MspInit+0xd8>)
 8003a20:	f000 fdb0 	bl	8004584 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 8003a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a28:	4a0a      	ldr	r2, [pc, #40]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a2e:	6353      	str	r3, [r2, #52]	@ 0x34
 8003a30:	2300      	movs	r3, #0
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 8003a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a38:	4a06      	ldr	r2, [pc, #24]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 8003a3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a40:	4b04      	ldr	r3, [pc, #16]	@ (8003a54 <HAL_PCD_MspInit+0xd4>)
 8003a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a48:	60bb      	str	r3, [r7, #8]
 8003a4a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003a4c:	bf00      	nop
 8003a4e:	3760      	adds	r7, #96	@ 0x60
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40020000 	.word	0x40020000

08003a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a60:	bf00      	nop
 8003a62:	e7fd      	b.n	8003a60 <NMI_Handler+0x4>

08003a64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <HardFault_Handler+0x4>

08003a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a70:	bf00      	nop
 8003a72:	e7fd      	b.n	8003a70 <MemManage_Handler+0x4>

08003a74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <BusFault_Handler+0x4>

08003a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <UsageFault_Handler+0x4>

08003a84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aa4:	bf00      	nop
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
	...

08003ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ab4:	f000 f970 	bl	8003d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  msCounter++;
 8003ab8:	4b03      	ldr	r3, [pc, #12]	@ (8003ac8 <SysTick_Handler+0x18>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	3301      	adds	r3, #1
 8003abe:	4a02      	ldr	r2, [pc, #8]	@ (8003ac8 <SysTick_Handler+0x18>)
 8003ac0:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000f84 	.word	0x20000f84

08003acc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003ad0:	2002      	movs	r0, #2
 8003ad2:	f000 ff05 	bl	80048e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
	...

08003adc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ae0:	4802      	ldr	r0, [pc, #8]	@ (8003aec <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003ae2:	f003 fe11 	bl	8007708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	20000510 	.word	0x20000510

08003af0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  return 1;
 8003af4:	2301      	movs	r3, #1
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <_kill>:

int _kill(int pid, int sig)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b0a:	f007 fc81 	bl	800b410 <__errno>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2216      	movs	r2, #22
 8003b12:	601a      	str	r2, [r3, #0]
  return -1;
 8003b14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <_exit>:

void _exit (int status)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b28:	f04f 31ff 	mov.w	r1, #4294967295
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7ff ffe7 	bl	8003b00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b32:	bf00      	nop
 8003b34:	e7fd      	b.n	8003b32 <_exit+0x12>

08003b36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b086      	sub	sp, #24
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
 8003b46:	e00a      	b.n	8003b5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b48:	f3af 8000 	nop.w
 8003b4c:	4601      	mov	r1, r0
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	1c5a      	adds	r2, r3, #1
 8003b52:	60ba      	str	r2, [r7, #8]
 8003b54:	b2ca      	uxtb	r2, r1
 8003b56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	dbf0      	blt.n	8003b48 <_read+0x12>
  }

  return len;
 8003b66:	687b      	ldr	r3, [r7, #4]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	e009      	b.n	8003b96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	1c5a      	adds	r2, r3, #1
 8003b86:	60ba      	str	r2, [r7, #8]
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	3301      	adds	r3, #1
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	dbf1      	blt.n	8003b82 <_write+0x12>
  }
  return len;
 8003b9e:	687b      	ldr	r3, [r7, #4]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <_close>:

int _close(int file)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bd0:	605a      	str	r2, [r3, #4]
  return 0;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <_isatty>:

int _isatty(int file)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003be8:	2301      	movs	r3, #1
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b085      	sub	sp, #20
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c18:	4a14      	ldr	r2, [pc, #80]	@ (8003c6c <_sbrk+0x5c>)
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <_sbrk+0x60>)
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c24:	4b13      	ldr	r3, [pc, #76]	@ (8003c74 <_sbrk+0x64>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d102      	bne.n	8003c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c2c:	4b11      	ldr	r3, [pc, #68]	@ (8003c74 <_sbrk+0x64>)
 8003c2e:	4a12      	ldr	r2, [pc, #72]	@ (8003c78 <_sbrk+0x68>)
 8003c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c32:	4b10      	ldr	r3, [pc, #64]	@ (8003c74 <_sbrk+0x64>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4413      	add	r3, r2
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d207      	bcs.n	8003c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c40:	f007 fbe6 	bl	800b410 <__errno>
 8003c44:	4603      	mov	r3, r0
 8003c46:	220c      	movs	r2, #12
 8003c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4e:	e009      	b.n	8003c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c50:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <_sbrk+0x64>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c56:	4b07      	ldr	r3, [pc, #28]	@ (8003c74 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	4a05      	ldr	r2, [pc, #20]	@ (8003c74 <_sbrk+0x64>)
 8003c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c62:	68fb      	ldr	r3, [r7, #12]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20040000 	.word	0x20040000
 8003c70:	00000400 	.word	0x00000400
 8003c74:	20000f8c 	.word	0x20000f8c
 8003c78:	20001100 	.word	0x20001100

08003c7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <SystemInit+0x20>)
 8003c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c86:	4a05      	ldr	r2, [pc, #20]	@ (8003c9c <SystemInit+0x20>)
 8003c88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c90:	bf00      	nop
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	e000ed00 	.word	0xe000ed00

08003ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8003ca0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003cd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ca4:	f7ff ffea 	bl	8003c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ca8:	480c      	ldr	r0, [pc, #48]	@ (8003cdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003caa:	490d      	ldr	r1, [pc, #52]	@ (8003ce0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003cac:	4a0d      	ldr	r2, [pc, #52]	@ (8003ce4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cb0:	e002      	b.n	8003cb8 <LoopCopyDataInit>

08003cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cb6:	3304      	adds	r3, #4

08003cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cbc:	d3f9      	bcc.n	8003cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003cc0:	4c0a      	ldr	r4, [pc, #40]	@ (8003cec <LoopFillZerobss+0x22>)
  movs r3, #0
 8003cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cc4:	e001      	b.n	8003cca <LoopFillZerobss>

08003cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cc8:	3204      	adds	r2, #4

08003cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ccc:	d3fb      	bcc.n	8003cc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cce:	f007 fba5 	bl	800b41c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cd2:	f7ff f943 	bl	8002f5c <main>
  bx  lr    
 8003cd6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003cd8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ce0:	200002a0 	.word	0x200002a0
  ldr r2, =_sidata
 8003ce4:	0800f1f8 	.word	0x0800f1f8
  ldr r2, =_sbss
 8003ce8:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 8003cec:	20001100 	.word	0x20001100

08003cf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003cf0:	e7fe      	b.n	8003cf0 <ADC_IRQHandler>
	...

08003cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d34 <HAL_Init+0x40>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d34 <HAL_Init+0x40>)
 8003cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d04:	4b0b      	ldr	r3, [pc, #44]	@ (8003d34 <HAL_Init+0x40>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a0a      	ldr	r2, [pc, #40]	@ (8003d34 <HAL_Init+0x40>)
 8003d0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d10:	4b08      	ldr	r3, [pc, #32]	@ (8003d34 <HAL_Init+0x40>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a07      	ldr	r2, [pc, #28]	@ (8003d34 <HAL_Init+0x40>)
 8003d16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d1c:	2003      	movs	r0, #3
 8003d1e:	f000 f94f 	bl	8003fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d22:	2000      	movs	r0, #0
 8003d24:	f000 f808 	bl	8003d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d28:	f7ff fcca 	bl	80036c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40023c00 	.word	0x40023c00

08003d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d40:	4b12      	ldr	r3, [pc, #72]	@ (8003d8c <HAL_InitTick+0x54>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <HAL_InitTick+0x58>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	4619      	mov	r1, r3
 8003d4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 f967 	bl	800402a <HAL_SYSTICK_Config>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e00e      	b.n	8003d84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b0f      	cmp	r3, #15
 8003d6a:	d80a      	bhi.n	8003d82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	f04f 30ff 	mov.w	r0, #4294967295
 8003d74:	f000 f92f 	bl	8003fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d78:	4a06      	ldr	r2, [pc, #24]	@ (8003d94 <HAL_InitTick+0x5c>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e000      	b.n	8003d84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3708      	adds	r7, #8
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	200000cc 	.word	0x200000cc
 8003d90:	200000d4 	.word	0x200000d4
 8003d94:	200000d0 	.word	0x200000d0

08003d98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d9c:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <HAL_IncTick+0x20>)
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	4b06      	ldr	r3, [pc, #24]	@ (8003dbc <HAL_IncTick+0x24>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4413      	add	r3, r2
 8003da8:	4a04      	ldr	r2, [pc, #16]	@ (8003dbc <HAL_IncTick+0x24>)
 8003daa:	6013      	str	r3, [r2, #0]
}
 8003dac:	bf00      	nop
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	200000d4 	.word	0x200000d4
 8003dbc:	20000f90 	.word	0x20000f90

08003dc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8003dc4:	4b03      	ldr	r3, [pc, #12]	@ (8003dd4 <HAL_GetTick+0x14>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	20000f90 	.word	0x20000f90

08003dd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003de0:	f7ff ffee 	bl	8003dc0 <HAL_GetTick>
 8003de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df0:	d005      	beq.n	8003dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003df2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e1c <HAL_Delay+0x44>)
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003dfe:	bf00      	nop
 8003e00:	f7ff ffde 	bl	8003dc0 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d8f7      	bhi.n	8003e00 <HAL_Delay+0x28>
  {
  }
}
 8003e10:	bf00      	nop
 8003e12:	bf00      	nop
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	200000d4 	.word	0x200000d4

08003e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e30:	4b0c      	ldr	r3, [pc, #48]	@ (8003e64 <__NVIC_SetPriorityGrouping+0x44>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e52:	4a04      	ldr	r2, [pc, #16]	@ (8003e64 <__NVIC_SetPriorityGrouping+0x44>)
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	60d3      	str	r3, [r2, #12]
}
 8003e58:	bf00      	nop
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <__NVIC_GetPriorityGrouping+0x18>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	0a1b      	lsrs	r3, r3, #8
 8003e72:	f003 0307 	and.w	r3, r3, #7
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000ed00 	.word	0xe000ed00

08003e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	db0b      	blt.n	8003eae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	f003 021f 	and.w	r2, r3, #31
 8003e9c:	4907      	ldr	r1, [pc, #28]	@ (8003ebc <__NVIC_EnableIRQ+0x38>)
 8003e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea2:	095b      	lsrs	r3, r3, #5
 8003ea4:	2001      	movs	r0, #1
 8003ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	e000e100 	.word	0xe000e100

08003ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	6039      	str	r1, [r7, #0]
 8003eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	db0a      	blt.n	8003eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	490c      	ldr	r1, [pc, #48]	@ (8003f0c <__NVIC_SetPriority+0x4c>)
 8003eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ede:	0112      	lsls	r2, r2, #4
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee8:	e00a      	b.n	8003f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4908      	ldr	r1, [pc, #32]	@ (8003f10 <__NVIC_SetPriority+0x50>)
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	3b04      	subs	r3, #4
 8003ef8:	0112      	lsls	r2, r2, #4
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	440b      	add	r3, r1
 8003efe:	761a      	strb	r2, [r3, #24]
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000e100 	.word	0xe000e100
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b089      	sub	sp, #36	@ 0x24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f1c3 0307 	rsb	r3, r3, #7
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	bf28      	it	cs
 8003f32:	2304      	movcs	r3, #4
 8003f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	2b06      	cmp	r3, #6
 8003f3c:	d902      	bls.n	8003f44 <NVIC_EncodePriority+0x30>
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	3b03      	subs	r3, #3
 8003f42:	e000      	b.n	8003f46 <NVIC_EncodePriority+0x32>
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43da      	mvns	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	401a      	ands	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	fa01 f303 	lsl.w	r3, r1, r3
 8003f66:	43d9      	mvns	r1, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f6c:	4313      	orrs	r3, r2
         );
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3724      	adds	r7, #36	@ 0x24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
	...

08003f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f8c:	d301      	bcc.n	8003f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e00f      	b.n	8003fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f92:	4a0a      	ldr	r2, [pc, #40]	@ (8003fbc <SysTick_Config+0x40>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9a:	210f      	movs	r1, #15
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	f7ff ff8e 	bl	8003ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <SysTick_Config+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003faa:	4b04      	ldr	r3, [pc, #16]	@ (8003fbc <SysTick_Config+0x40>)
 8003fac:	2207      	movs	r2, #7
 8003fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000e010 	.word	0xe000e010

08003fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff29 	bl	8003e20 <__NVIC_SetPriorityGrouping>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe8:	f7ff ff3e 	bl	8003e68 <__NVIC_GetPriorityGrouping>
 8003fec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	6978      	ldr	r0, [r7, #20]
 8003ff4:	f7ff ff8e 	bl	8003f14 <NVIC_EncodePriority>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff ff5d 	bl	8003ec0 <__NVIC_SetPriority>
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff31 	bl	8003e84 <__NVIC_EnableIRQ>
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff ffa2 	bl	8003f7c <SysTick_Config>
 8004038:	4603      	mov	r3, r0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004050:	f7ff feb6 	bl	8003dc0 <HAL_GetTick>
 8004054:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d008      	beq.n	8004074 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2280      	movs	r2, #128	@ 0x80
 8004066:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e052      	b.n	800411a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0216 	bic.w	r2, r2, #22
 8004082:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695a      	ldr	r2, [r3, #20]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004092:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	d103      	bne.n	80040a4 <HAL_DMA_Abort+0x62>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d007      	beq.n	80040b4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0208 	bic.w	r2, r2, #8
 80040b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0201 	bic.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040c4:	e013      	b.n	80040ee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040c6:	f7ff fe7b 	bl	8003dc0 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b05      	cmp	r3, #5
 80040d2:	d90c      	bls.n	80040ee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2203      	movs	r2, #3
 80040de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e015      	b.n	800411a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e4      	bne.n	80040c6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004100:	223f      	movs	r2, #63	@ 0x3f
 8004102:	409a      	lsls	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d004      	beq.n	8004140 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2280      	movs	r2, #128	@ 0x80
 800413a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e00c      	b.n	800415a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2205      	movs	r2, #5
 8004144:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f022 0201 	bic.w	r2, r2, #1
 8004156:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
	...

08004168 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800417a:	4b23      	ldr	r3, [pc, #140]	@ (8004208 <HAL_FLASH_Program+0xa0>)
 800417c:	7e1b      	ldrb	r3, [r3, #24]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_FLASH_Program+0x1e>
 8004182:	2302      	movs	r3, #2
 8004184:	e03b      	b.n	80041fe <HAL_FLASH_Program+0x96>
 8004186:	4b20      	ldr	r3, [pc, #128]	@ (8004208 <HAL_FLASH_Program+0xa0>)
 8004188:	2201      	movs	r2, #1
 800418a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800418c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004190:	f000 f870 	bl	8004274 <FLASH_WaitForLastOperation>
 8004194:	4603      	mov	r3, r0
 8004196:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004198:	7dfb      	ldrb	r3, [r7, #23]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d12b      	bne.n	80041f6 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d105      	bne.n	80041b0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80041a4:	783b      	ldrb	r3, [r7, #0]
 80041a6:	4619      	mov	r1, r3
 80041a8:	68b8      	ldr	r0, [r7, #8]
 80041aa:	f000 f91b 	bl	80043e4 <FLASH_Program_Byte>
 80041ae:	e016      	b.n	80041de <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d105      	bne.n	80041c2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80041b6:	883b      	ldrh	r3, [r7, #0]
 80041b8:	4619      	mov	r1, r3
 80041ba:	68b8      	ldr	r0, [r7, #8]
 80041bc:	f000 f8ee 	bl	800439c <FLASH_Program_HalfWord>
 80041c0:	e00d      	b.n	80041de <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d105      	bne.n	80041d4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	4619      	mov	r1, r3
 80041cc:	68b8      	ldr	r0, [r7, #8]
 80041ce:	f000 f8c3 	bl	8004358 <FLASH_Program_Word>
 80041d2:	e004      	b.n	80041de <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80041d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041d8:	68b8      	ldr	r0, [r7, #8]
 80041da:	f000 f88b 	bl	80042f4 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041de:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80041e2:	f000 f847 	bl	8004274 <FLASH_WaitForLastOperation>
 80041e6:	4603      	mov	r3, r0
 80041e8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80041ea:	4b08      	ldr	r3, [pc, #32]	@ (800420c <HAL_FLASH_Program+0xa4>)
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	4a07      	ldr	r2, [pc, #28]	@ (800420c <HAL_FLASH_Program+0xa4>)
 80041f0:	f023 0301 	bic.w	r3, r3, #1
 80041f4:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80041f6:	4b04      	ldr	r3, [pc, #16]	@ (8004208 <HAL_FLASH_Program+0xa0>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	761a      	strb	r2, [r3, #24]

  return status;
 80041fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3718      	adds	r7, #24
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20000f94 	.word	0x20000f94
 800420c:	40023c00 	.word	0x40023c00

08004210 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800421a:	4b0b      	ldr	r3, [pc, #44]	@ (8004248 <HAL_FLASH_Unlock+0x38>)
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	2b00      	cmp	r3, #0
 8004220:	da0b      	bge.n	800423a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004222:	4b09      	ldr	r3, [pc, #36]	@ (8004248 <HAL_FLASH_Unlock+0x38>)
 8004224:	4a09      	ldr	r2, [pc, #36]	@ (800424c <HAL_FLASH_Unlock+0x3c>)
 8004226:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004228:	4b07      	ldr	r3, [pc, #28]	@ (8004248 <HAL_FLASH_Unlock+0x38>)
 800422a:	4a09      	ldr	r2, [pc, #36]	@ (8004250 <HAL_FLASH_Unlock+0x40>)
 800422c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800422e:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <HAL_FLASH_Unlock+0x38>)
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	da01      	bge.n	800423a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800423a:	79fb      	ldrb	r3, [r7, #7]
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	40023c00 	.word	0x40023c00
 800424c:	45670123 	.word	0x45670123
 8004250:	cdef89ab 	.word	0xcdef89ab

08004254 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004258:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <HAL_FLASH_Lock+0x1c>)
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	4a04      	ldr	r2, [pc, #16]	@ (8004270 <HAL_FLASH_Lock+0x1c>)
 800425e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004262:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40023c00 	.word	0x40023c00

08004274 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004280:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <FLASH_WaitForLastOperation+0x78>)
 8004282:	2200      	movs	r2, #0
 8004284:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004286:	f7ff fd9b 	bl	8003dc0 <HAL_GetTick>
 800428a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800428c:	e010      	b.n	80042b0 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004294:	d00c      	beq.n	80042b0 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d007      	beq.n	80042ac <FLASH_WaitForLastOperation+0x38>
 800429c:	f7ff fd90 	bl	8003dc0 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d201      	bcs.n	80042b0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e019      	b.n	80042e4 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80042b0:	4b0f      	ldr	r3, [pc, #60]	@ (80042f0 <FLASH_WaitForLastOperation+0x7c>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1e8      	bne.n	800428e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80042bc:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <FLASH_WaitForLastOperation+0x7c>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80042c8:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <FLASH_WaitForLastOperation+0x7c>)
 80042ca:	2201      	movs	r2, #1
 80042cc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80042ce:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <FLASH_WaitForLastOperation+0x7c>)
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d003      	beq.n	80042e2 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80042da:	f000 f8a5 	bl	8004428 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e000      	b.n	80042e4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80042e2:	2300      	movs	r3, #0

}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	20000f94 	.word	0x20000f94
 80042f0:	40023c00 	.word	0x40023c00

080042f4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004300:	4b14      	ldr	r3, [pc, #80]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	4a13      	ldr	r2, [pc, #76]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 8004306:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800430a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800430c:	4b11      	ldr	r3, [pc, #68]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	4a10      	ldr	r2, [pc, #64]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 8004312:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004316:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004318:	4b0e      	ldr	r3, [pc, #56]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	4a0d      	ldr	r2, [pc, #52]	@ (8004354 <FLASH_Program_DoubleWord+0x60>)
 800431e:	f043 0301 	orr.w	r3, r3, #1
 8004322:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800432a:	f3bf 8f6f 	isb	sy
}
 800432e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8004330:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	000a      	movs	r2, r1
 800433e:	2300      	movs	r3, #0
 8004340:	68f9      	ldr	r1, [r7, #12]
 8004342:	3104      	adds	r1, #4
 8004344:	4613      	mov	r3, r2
 8004346:	600b      	str	r3, [r1, #0]
}
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	40023c00 	.word	0x40023c00

08004358 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004362:	4b0d      	ldr	r3, [pc, #52]	@ (8004398 <FLASH_Program_Word+0x40>)
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	4a0c      	ldr	r2, [pc, #48]	@ (8004398 <FLASH_Program_Word+0x40>)
 8004368:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800436c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800436e:	4b0a      	ldr	r3, [pc, #40]	@ (8004398 <FLASH_Program_Word+0x40>)
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	4a09      	ldr	r2, [pc, #36]	@ (8004398 <FLASH_Program_Word+0x40>)
 8004374:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004378:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800437a:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <FLASH_Program_Word+0x40>)
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	4a06      	ldr	r2, [pc, #24]	@ (8004398 <FLASH_Program_Word+0x40>)
 8004380:	f043 0301 	orr.w	r3, r3, #1
 8004384:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	601a      	str	r2, [r3, #0]
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr
 8004398:	40023c00 	.word	0x40023c00

0800439c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80043a8:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	4a0c      	ldr	r2, [pc, #48]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80043b4:	4b0a      	ldr	r3, [pc, #40]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	4a09      	ldr	r2, [pc, #36]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80043c0:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	4a06      	ldr	r2, [pc, #24]	@ (80043e0 <FLASH_Program_HalfWord+0x44>)
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	887a      	ldrh	r2, [r7, #2]
 80043d0:	801a      	strh	r2, [r3, #0]
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40023c00 	.word	0x40023c00

080043e4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80043f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004424 <FLASH_Program_Byte+0x40>)
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004424 <FLASH_Program_Byte+0x40>)
 80043f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80043fc:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <FLASH_Program_Byte+0x40>)
 80043fe:	4a09      	ldr	r2, [pc, #36]	@ (8004424 <FLASH_Program_Byte+0x40>)
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004404:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <FLASH_Program_Byte+0x40>)
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	4a06      	ldr	r2, [pc, #24]	@ (8004424 <FLASH_Program_Byte+0x40>)
 800440a:	f043 0301 	orr.w	r3, r3, #1
 800440e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	78fa      	ldrb	r2, [r7, #3]
 8004414:	701a      	strb	r2, [r3, #0]
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40023c00 	.word	0x40023c00

08004428 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800442c:	4b2f      	ldr	r3, [pc, #188]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b00      	cmp	r3, #0
 8004436:	d008      	beq.n	800444a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004438:	4b2d      	ldr	r3, [pc, #180]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f043 0310 	orr.w	r3, r3, #16
 8004440:	4a2b      	ldr	r2, [pc, #172]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 8004442:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004444:	4b29      	ldr	r3, [pc, #164]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 8004446:	2210      	movs	r2, #16
 8004448:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800444a:	4b28      	ldr	r3, [pc, #160]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f003 0320 	and.w	r3, r3, #32
 8004452:	2b00      	cmp	r3, #0
 8004454:	d008      	beq.n	8004468 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004456:	4b26      	ldr	r3, [pc, #152]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	f043 0308 	orr.w	r3, r3, #8
 800445e:	4a24      	ldr	r2, [pc, #144]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 8004460:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004462:	4b22      	ldr	r3, [pc, #136]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 8004464:	2220      	movs	r2, #32
 8004466:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004468:	4b20      	ldr	r3, [pc, #128]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004474:	4b1e      	ldr	r3, [pc, #120]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	f043 0304 	orr.w	r3, r3, #4
 800447c:	4a1c      	ldr	r2, [pc, #112]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 800447e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004480:	4b1a      	ldr	r3, [pc, #104]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 8004482:	2240      	movs	r2, #64	@ 0x40
 8004484:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004486:	4b19      	ldr	r3, [pc, #100]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448e:	2b00      	cmp	r3, #0
 8004490:	d008      	beq.n	80044a4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004492:	4b17      	ldr	r3, [pc, #92]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	f043 0302 	orr.w	r3, r3, #2
 800449a:	4a15      	ldr	r2, [pc, #84]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 800449c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800449e:	4b13      	ldr	r3, [pc, #76]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 80044a0:	2280      	movs	r2, #128	@ 0x80
 80044a2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80044a4:	4b11      	ldr	r3, [pc, #68]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d009      	beq.n	80044c4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80044b0:	4b0f      	ldr	r3, [pc, #60]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 80044b2:	69db      	ldr	r3, [r3, #28]
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	4a0d      	ldr	r2, [pc, #52]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 80044ba:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80044bc:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 80044be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044c2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80044c4:	4b09      	ldr	r3, [pc, #36]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d008      	beq.n	80044e2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80044d0:	4b07      	ldr	r3, [pc, #28]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f043 0320 	orr.w	r3, r3, #32
 80044d8:	4a05      	ldr	r2, [pc, #20]	@ (80044f0 <FLASH_SetErrorCode+0xc8>)
 80044da:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80044dc:	4b03      	ldr	r3, [pc, #12]	@ (80044ec <FLASH_SetErrorCode+0xc4>)
 80044de:	2202      	movs	r2, #2
 80044e0:	60da      	str	r2, [r3, #12]
  }
}
 80044e2:	bf00      	nop
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	40023c00 	.word	0x40023c00
 80044f0:	20000f94 	.word	0x20000f94

080044f4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d102      	bne.n	8004510 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	e010      	b.n	8004532 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004510:	78fb      	ldrb	r3, [r7, #3]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d103      	bne.n	800451e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004516:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800451a:	60fb      	str	r3, [r7, #12]
 800451c:	e009      	b.n	8004532 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800451e:	78fb      	ldrb	r3, [r7, #3]
 8004520:	2b02      	cmp	r3, #2
 8004522:	d103      	bne.n	800452c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004524:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	e002      	b.n	8004532 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800452c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004530:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004532:	4b13      	ldr	r3, [pc, #76]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	4a12      	ldr	r2, [pc, #72]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800453c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800453e:	4b10      	ldr	r3, [pc, #64]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004540:	691a      	ldr	r2, [r3, #16]
 8004542:	490f      	ldr	r1, [pc, #60]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800454a:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	4a0c      	ldr	r2, [pc, #48]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004550:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004554:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004556:	4b0a      	ldr	r3, [pc, #40]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4313      	orrs	r3, r2
 8004560:	4a07      	ldr	r2, [pc, #28]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 8004562:	f043 0302 	orr.w	r3, r3, #2
 8004566:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004568:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	4a04      	ldr	r2, [pc, #16]	@ (8004580 <FLASH_Erase_Sector+0x8c>)
 800456e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004572:	6113      	str	r3, [r2, #16]
}
 8004574:	bf00      	nop
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr
 8004580:	40023c00 	.word	0x40023c00

08004584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004584:	b480      	push	{r7}
 8004586:	b089      	sub	sp, #36	@ 0x24
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004592:	2300      	movs	r3, #0
 8004594:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004596:	2300      	movs	r3, #0
 8004598:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800459a:	2300      	movs	r3, #0
 800459c:	61fb      	str	r3, [r7, #28]
 800459e:	e165      	b.n	800486c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045a0:	2201      	movs	r2, #1
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	4013      	ands	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	f040 8154 	bne.w	8004866 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d005      	beq.n	80045d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d130      	bne.n	8004638 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	2203      	movs	r2, #3
 80045e2:	fa02 f303 	lsl.w	r3, r2, r3
 80045e6:	43db      	mvns	r3, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4013      	ands	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800460c:	2201      	movs	r2, #1
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	43db      	mvns	r3, r3
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4013      	ands	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	091b      	lsrs	r3, r3, #4
 8004622:	f003 0201 	and.w	r2, r3, #1
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4313      	orrs	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f003 0303 	and.w	r3, r3, #3
 8004640:	2b03      	cmp	r3, #3
 8004642:	d017      	beq.n	8004674 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	2203      	movs	r2, #3
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	4313      	orrs	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f003 0303 	and.w	r3, r3, #3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d123      	bne.n	80046c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	08da      	lsrs	r2, r3, #3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3208      	adds	r2, #8
 8004688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800468c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	220f      	movs	r2, #15
 8004698:	fa02 f303 	lsl.w	r3, r2, r3
 800469c:	43db      	mvns	r3, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4013      	ands	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	08da      	lsrs	r2, r3, #3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	3208      	adds	r2, #8
 80046c2:	69b9      	ldr	r1, [r7, #24]
 80046c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	2203      	movs	r2, #3
 80046d4:	fa02 f303 	lsl.w	r3, r2, r3
 80046d8:	43db      	mvns	r3, r3
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	4013      	ands	r3, r2
 80046de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f003 0203 	and.w	r2, r3, #3
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 80ae 	beq.w	8004866 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800470a:	2300      	movs	r3, #0
 800470c:	60fb      	str	r3, [r7, #12]
 800470e:	4b5d      	ldr	r3, [pc, #372]	@ (8004884 <HAL_GPIO_Init+0x300>)
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	4a5c      	ldr	r2, [pc, #368]	@ (8004884 <HAL_GPIO_Init+0x300>)
 8004714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004718:	6453      	str	r3, [r2, #68]	@ 0x44
 800471a:	4b5a      	ldr	r3, [pc, #360]	@ (8004884 <HAL_GPIO_Init+0x300>)
 800471c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004726:	4a58      	ldr	r2, [pc, #352]	@ (8004888 <HAL_GPIO_Init+0x304>)
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	089b      	lsrs	r3, r3, #2
 800472c:	3302      	adds	r3, #2
 800472e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	220f      	movs	r2, #15
 800473e:	fa02 f303 	lsl.w	r3, r2, r3
 8004742:	43db      	mvns	r3, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4013      	ands	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4f      	ldr	r2, [pc, #316]	@ (800488c <HAL_GPIO_Init+0x308>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d025      	beq.n	800479e <HAL_GPIO_Init+0x21a>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4e      	ldr	r2, [pc, #312]	@ (8004890 <HAL_GPIO_Init+0x30c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01f      	beq.n	800479a <HAL_GPIO_Init+0x216>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4d      	ldr	r2, [pc, #308]	@ (8004894 <HAL_GPIO_Init+0x310>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d019      	beq.n	8004796 <HAL_GPIO_Init+0x212>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a4c      	ldr	r2, [pc, #304]	@ (8004898 <HAL_GPIO_Init+0x314>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d013      	beq.n	8004792 <HAL_GPIO_Init+0x20e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a4b      	ldr	r2, [pc, #300]	@ (800489c <HAL_GPIO_Init+0x318>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00d      	beq.n	800478e <HAL_GPIO_Init+0x20a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a4a      	ldr	r2, [pc, #296]	@ (80048a0 <HAL_GPIO_Init+0x31c>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d007      	beq.n	800478a <HAL_GPIO_Init+0x206>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a49      	ldr	r2, [pc, #292]	@ (80048a4 <HAL_GPIO_Init+0x320>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d101      	bne.n	8004786 <HAL_GPIO_Init+0x202>
 8004782:	2306      	movs	r3, #6
 8004784:	e00c      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 8004786:	2307      	movs	r3, #7
 8004788:	e00a      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 800478a:	2305      	movs	r3, #5
 800478c:	e008      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 800478e:	2304      	movs	r3, #4
 8004790:	e006      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 8004792:	2303      	movs	r3, #3
 8004794:	e004      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 8004796:	2302      	movs	r3, #2
 8004798:	e002      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <HAL_GPIO_Init+0x21c>
 800479e:	2300      	movs	r3, #0
 80047a0:	69fa      	ldr	r2, [r7, #28]
 80047a2:	f002 0203 	and.w	r2, r2, #3
 80047a6:	0092      	lsls	r2, r2, #2
 80047a8:	4093      	lsls	r3, r2
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047b0:	4935      	ldr	r1, [pc, #212]	@ (8004888 <HAL_GPIO_Init+0x304>)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	3302      	adds	r3, #2
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047be:	4b3a      	ldr	r3, [pc, #232]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	43db      	mvns	r3, r3
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	4013      	ands	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047e2:	4a31      	ldr	r2, [pc, #196]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047e8:	4b2f      	ldr	r3, [pc, #188]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	43db      	mvns	r3, r3
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4013      	ands	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800480c:	4a26      	ldr	r2, [pc, #152]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004812:	4b25      	ldr	r3, [pc, #148]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	43db      	mvns	r3, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4013      	ands	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004836:	4a1c      	ldr	r2, [pc, #112]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800483c:	4b1a      	ldr	r3, [pc, #104]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	43db      	mvns	r3, r3
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	4013      	ands	r3, r2
 800484a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004860:	4a11      	ldr	r2, [pc, #68]	@ (80048a8 <HAL_GPIO_Init+0x324>)
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	3301      	adds	r3, #1
 800486a:	61fb      	str	r3, [r7, #28]
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	2b0f      	cmp	r3, #15
 8004870:	f67f ae96 	bls.w	80045a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop
 8004878:	3724      	adds	r7, #36	@ 0x24
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40023800 	.word	0x40023800
 8004888:	40013800 	.word	0x40013800
 800488c:	40020000 	.word	0x40020000
 8004890:	40020400 	.word	0x40020400
 8004894:	40020800 	.word	0x40020800
 8004898:	40020c00 	.word	0x40020c00
 800489c:	40021000 	.word	0x40021000
 80048a0:	40021400 	.word	0x40021400
 80048a4:	40021800 	.word	0x40021800
 80048a8:	40013c00 	.word	0x40013c00

080048ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	460b      	mov	r3, r1
 80048b6:	807b      	strh	r3, [r7, #2]
 80048b8:	4613      	mov	r3, r2
 80048ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048bc:	787b      	ldrb	r3, [r7, #1]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048c2:	887a      	ldrh	r2, [r7, #2]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048c8:	e003      	b.n	80048d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ca:	887b      	ldrh	r3, [r7, #2]
 80048cc:	041a      	lsls	r2, r3, #16
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	619a      	str	r2, [r3, #24]
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
	...

080048e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	4603      	mov	r3, r0
 80048e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80048ea:	4b08      	ldr	r3, [pc, #32]	@ (800490c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048ec:	695a      	ldr	r2, [r3, #20]
 80048ee:	88fb      	ldrh	r3, [r7, #6]
 80048f0:	4013      	ands	r3, r2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d006      	beq.n	8004904 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048f6:	4a05      	ldr	r2, [pc, #20]	@ (800490c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048f8:	88fb      	ldrh	r3, [r7, #6]
 80048fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048fc:	88fb      	ldrh	r3, [r7, #6]
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fc fb9a 	bl	8001038 <HAL_GPIO_EXTI_Callback>
  }
}
 8004904:	bf00      	nop
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40013c00 	.word	0x40013c00

08004910 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e12b      	b.n	8004b7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7fe feea 	bl	8003710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2224      	movs	r2, #36	@ 0x24
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0201 	bic.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004962:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004972:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004974:	f002 f8de 	bl	8006b34 <HAL_RCC_GetPCLK1Freq>
 8004978:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	4a81      	ldr	r2, [pc, #516]	@ (8004b84 <HAL_I2C_Init+0x274>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d807      	bhi.n	8004994 <HAL_I2C_Init+0x84>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4a80      	ldr	r2, [pc, #512]	@ (8004b88 <HAL_I2C_Init+0x278>)
 8004988:	4293      	cmp	r3, r2
 800498a:	bf94      	ite	ls
 800498c:	2301      	movls	r3, #1
 800498e:	2300      	movhi	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	e006      	b.n	80049a2 <HAL_I2C_Init+0x92>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	4a7d      	ldr	r2, [pc, #500]	@ (8004b8c <HAL_I2C_Init+0x27c>)
 8004998:	4293      	cmp	r3, r2
 800499a:	bf94      	ite	ls
 800499c:	2301      	movls	r3, #1
 800499e:	2300      	movhi	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e0e7      	b.n	8004b7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	4a78      	ldr	r2, [pc, #480]	@ (8004b90 <HAL_I2C_Init+0x280>)
 80049ae:	fba2 2303 	umull	r2, r3, r2, r3
 80049b2:	0c9b      	lsrs	r3, r3, #18
 80049b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	4a6a      	ldr	r2, [pc, #424]	@ (8004b84 <HAL_I2C_Init+0x274>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d802      	bhi.n	80049e4 <HAL_I2C_Init+0xd4>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	3301      	adds	r3, #1
 80049e2:	e009      	b.n	80049f8 <HAL_I2C_Init+0xe8>
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049ea:	fb02 f303 	mul.w	r3, r2, r3
 80049ee:	4a69      	ldr	r2, [pc, #420]	@ (8004b94 <HAL_I2C_Init+0x284>)
 80049f0:	fba2 2303 	umull	r2, r3, r2, r3
 80049f4:	099b      	lsrs	r3, r3, #6
 80049f6:	3301      	adds	r3, #1
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	430b      	orrs	r3, r1
 80049fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	495c      	ldr	r1, [pc, #368]	@ (8004b84 <HAL_I2C_Init+0x274>)
 8004a14:	428b      	cmp	r3, r1
 8004a16:	d819      	bhi.n	8004a4c <HAL_I2C_Init+0x13c>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	1e59      	subs	r1, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a26:	1c59      	adds	r1, r3, #1
 8004a28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a2c:	400b      	ands	r3, r1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_I2C_Init+0x138>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1e59      	subs	r1, r3, #1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a40:	3301      	adds	r3, #1
 8004a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a46:	e051      	b.n	8004aec <HAL_I2C_Init+0x1dc>
 8004a48:	2304      	movs	r3, #4
 8004a4a:	e04f      	b.n	8004aec <HAL_I2C_Init+0x1dc>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d111      	bne.n	8004a78 <HAL_I2C_Init+0x168>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	1e58      	subs	r0, r3, #1
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6859      	ldr	r1, [r3, #4]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	440b      	add	r3, r1
 8004a62:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a66:	3301      	adds	r3, #1
 8004a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	bf0c      	ite	eq
 8004a70:	2301      	moveq	r3, #1
 8004a72:	2300      	movne	r3, #0
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	e012      	b.n	8004a9e <HAL_I2C_Init+0x18e>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1e58      	subs	r0, r3, #1
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6859      	ldr	r1, [r3, #4]
 8004a80:	460b      	mov	r3, r1
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	0099      	lsls	r1, r3, #2
 8004a88:	440b      	add	r3, r1
 8004a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8e:	3301      	adds	r3, #1
 8004a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	bf0c      	ite	eq
 8004a98:	2301      	moveq	r3, #1
 8004a9a:	2300      	movne	r3, #0
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <HAL_I2C_Init+0x196>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e022      	b.n	8004aec <HAL_I2C_Init+0x1dc>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10e      	bne.n	8004acc <HAL_I2C_Init+0x1bc>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	1e58      	subs	r0, r3, #1
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6859      	ldr	r1, [r3, #4]
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	440b      	add	r3, r1
 8004abc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aca:	e00f      	b.n	8004aec <HAL_I2C_Init+0x1dc>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	1e58      	subs	r0, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6859      	ldr	r1, [r3, #4]
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	0099      	lsls	r1, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	6809      	ldr	r1, [r1, #0]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	69da      	ldr	r2, [r3, #28]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6911      	ldr	r1, [r2, #16]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	68d2      	ldr	r2, [r2, #12]
 8004b26:	4311      	orrs	r1, r2
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695a      	ldr	r2, [r3, #20]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0201 	orr.w	r2, r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	000186a0 	.word	0x000186a0
 8004b88:	001e847f 	.word	0x001e847f
 8004b8c:	003d08ff 	.word	0x003d08ff
 8004b90:	431bde83 	.word	0x431bde83
 8004b94:	10624dd3 	.word	0x10624dd3

08004b98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	817b      	strh	r3, [r7, #10]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bac:	f7ff f908 	bl	8003dc0 <HAL_GetTick>
 8004bb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b20      	cmp	r3, #32
 8004bbc:	f040 80e0 	bne.w	8004d80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	2319      	movs	r3, #25
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	4970      	ldr	r1, [pc, #448]	@ (8004d8c <HAL_I2C_Master_Transmit+0x1f4>)
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f001 fa4a 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e0d3      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_I2C_Master_Transmit+0x50>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e0cc      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d007      	beq.n	8004c0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f042 0201 	orr.w	r2, r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2221      	movs	r2, #33	@ 0x21
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2210      	movs	r2, #16
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	893a      	ldrh	r2, [r7, #8]
 8004c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	4a50      	ldr	r2, [pc, #320]	@ (8004d90 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c50:	8979      	ldrh	r1, [r7, #10]
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 ff36 	bl	8005ac8 <I2C_MasterRequestWrite>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e08d      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c66:	2300      	movs	r3, #0
 8004c68:	613b      	str	r3, [r7, #16]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	613b      	str	r3, [r7, #16]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	613b      	str	r3, [r7, #16]
 8004c7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c7c:	e066      	b.n	8004d4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	6a39      	ldr	r1, [r7, #32]
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f001 fb08 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00d      	beq.n	8004caa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d107      	bne.n	8004ca6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e06b      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cae:	781a      	ldrb	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	f003 0304 	and.w	r3, r3, #4
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d11b      	bne.n	8004d20 <HAL_I2C_Master_Transmit+0x188>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d017      	beq.n	8004d20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf4:	781a      	ldrb	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	6a39      	ldr	r1, [r7, #32]
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f001 faff 	bl	8006328 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00d      	beq.n	8004d4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	2b04      	cmp	r3, #4
 8004d36:	d107      	bne.n	8004d48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e01a      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d194      	bne.n	8004c7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e000      	b.n	8004d82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d80:	2302      	movs	r3, #2
  }
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	00100002 	.word	0x00100002
 8004d90:	ffff0000 	.word	0xffff0000

08004d94 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b08c      	sub	sp, #48	@ 0x30
 8004d98:	af02      	add	r7, sp, #8
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	460b      	mov	r3, r1
 8004da2:	817b      	strh	r3, [r7, #10]
 8004da4:	4613      	mov	r3, r2
 8004da6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004da8:	f7ff f80a 	bl	8003dc0 <HAL_GetTick>
 8004dac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	f040 8217 	bne.w	80051ea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	2319      	movs	r3, #25
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	497c      	ldr	r1, [pc, #496]	@ (8004fb8 <HAL_I2C_Master_Receive+0x224>)
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f001 f94c 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	e20a      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_I2C_Master_Receive+0x50>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e203      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d007      	beq.n	8004e0a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f042 0201 	orr.w	r2, r2, #1
 8004e08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2222      	movs	r2, #34	@ 0x22
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2210      	movs	r2, #16
 8004e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	893a      	ldrh	r2, [r7, #8]
 8004e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	4a5c      	ldr	r2, [pc, #368]	@ (8004fbc <HAL_I2C_Master_Receive+0x228>)
 8004e4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e4c:	8979      	ldrh	r1, [r7, #10]
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e52:	68f8      	ldr	r0, [r7, #12]
 8004e54:	f000 feba 	bl	8005bcc <I2C_MasterRequestRead>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e1c4      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d113      	bne.n	8004e92 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	623b      	str	r3, [r7, #32]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	623b      	str	r3, [r7, #32]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	623b      	str	r3, [r7, #32]
 8004e7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	e198      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d11b      	bne.n	8004ed2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eaa:	2300      	movs	r3, #0
 8004eac:	61fb      	str	r3, [r7, #28]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	61fb      	str	r3, [r7, #28]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	61fb      	str	r3, [r7, #28]
 8004ebe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ece:	601a      	str	r2, [r3, #0]
 8004ed0:	e178      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d11b      	bne.n	8004f12 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ef8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	61bb      	str	r3, [r7, #24]
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	e158      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	617b      	str	r3, [r7, #20]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	617b      	str	r3, [r7, #20]
 8004f36:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f38:	e144      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3e:	2b03      	cmp	r3, #3
 8004f40:	f200 80f1 	bhi.w	8005126 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d123      	bne.n	8004f94 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f001 fa31 	bl	80063b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e145      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	691a      	ldr	r2, [r3, #16]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	b2d2      	uxtb	r2, r2
 8004f6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f92:	e117      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d14e      	bne.n	800503a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	9300      	str	r3, [sp, #0]
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	4906      	ldr	r1, [pc, #24]	@ (8004fc0 <HAL_I2C_Master_Receive+0x22c>)
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f001 f85c 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d008      	beq.n	8004fc4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e11a      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
 8004fb6:	bf00      	nop
 8004fb8:	00100002 	.word	0x00100002
 8004fbc:	ffff0000 	.word	0xffff0000
 8004fc0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691a      	ldr	r2, [r3, #16]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005038:	e0c4      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005040:	2200      	movs	r2, #0
 8005042:	496c      	ldr	r1, [pc, #432]	@ (80051f4 <HAL_I2C_Master_Receive+0x460>)
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f001 f80d 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e0cb      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	691a      	ldr	r2, [r3, #16]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509c:	2200      	movs	r2, #0
 800509e:	4955      	ldr	r1, [pc, #340]	@ (80051f4 <HAL_I2C_Master_Receive+0x460>)
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 ffdf 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e09d      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	691a      	ldr	r2, [r3, #16]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	b2d2      	uxtb	r2, r2
 80050cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	1c5a      	adds	r2, r3, #1
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	3b01      	subs	r3, #1
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	691a      	ldr	r2, [r3, #16]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510e:	3b01      	subs	r3, #1
 8005110:	b29a      	uxth	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005124:	e04e      	b.n	80051c4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005128:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f001 f944 	bl	80063b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d001      	beq.n	800513a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e058      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514c:	1c5a      	adds	r2, r3, #1
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005156:	3b01      	subs	r3, #1
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	f003 0304 	and.w	r3, r3, #4
 8005176:	2b04      	cmp	r3, #4
 8005178:	d124      	bne.n	80051c4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517e:	2b03      	cmp	r3, #3
 8005180:	d107      	bne.n	8005192 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005190:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f47f aeb6 	bne.w	8004f3a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051e6:	2300      	movs	r3, #0
 80051e8:	e000      	b.n	80051ec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80051ea:	2302      	movs	r3, #2
  }
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3728      	adds	r7, #40	@ 0x28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	00010004 	.word	0x00010004

080051f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b088      	sub	sp, #32
 80051fc:	af02      	add	r7, sp, #8
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	4608      	mov	r0, r1
 8005202:	4611      	mov	r1, r2
 8005204:	461a      	mov	r2, r3
 8005206:	4603      	mov	r3, r0
 8005208:	817b      	strh	r3, [r7, #10]
 800520a:	460b      	mov	r3, r1
 800520c:	813b      	strh	r3, [r7, #8]
 800520e:	4613      	mov	r3, r2
 8005210:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005212:	f7fe fdd5 	bl	8003dc0 <HAL_GetTick>
 8005216:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b20      	cmp	r3, #32
 8005222:	f040 80d9 	bne.w	80053d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	2319      	movs	r3, #25
 800522c:	2201      	movs	r2, #1
 800522e:	496d      	ldr	r1, [pc, #436]	@ (80053e4 <HAL_I2C_Mem_Write+0x1ec>)
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 ff17 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d001      	beq.n	8005240 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800523c:	2302      	movs	r3, #2
 800523e:	e0cc      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_I2C_Mem_Write+0x56>
 800524a:	2302      	movs	r3, #2
 800524c:	e0c5      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b01      	cmp	r3, #1
 8005262:	d007      	beq.n	8005274 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 0201 	orr.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005282:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2221      	movs	r2, #33	@ 0x21
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2240      	movs	r2, #64	@ 0x40
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a3a      	ldr	r2, [r7, #32]
 800529e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4a4d      	ldr	r2, [pc, #308]	@ (80053e8 <HAL_I2C_Mem_Write+0x1f0>)
 80052b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052b6:	88f8      	ldrh	r0, [r7, #6]
 80052b8:	893a      	ldrh	r2, [r7, #8]
 80052ba:	8979      	ldrh	r1, [r7, #10]
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	4603      	mov	r3, r0
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 fd4e 	bl	8005d68 <I2C_RequestMemoryWrite>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d052      	beq.n	8005378 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e081      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 ffdc 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00d      	beq.n	8005302 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d107      	bne.n	80052fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e06b      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	781a      	ldrb	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b04      	cmp	r3, #4
 800533e:	d11b      	bne.n	8005378 <HAL_I2C_Mem_Write+0x180>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005344:	2b00      	cmp	r3, #0
 8005346:	d017      	beq.n	8005378 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534c:	781a      	ldrb	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	1c5a      	adds	r2, r3, #1
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1aa      	bne.n	80052d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 ffcf 	bl	8006328 <I2C_WaitOnBTFFlagUntilTimeout>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00d      	beq.n	80053ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005394:	2b04      	cmp	r3, #4
 8005396:	d107      	bne.n	80053a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e016      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	e000      	b.n	80053da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053d8:	2302      	movs	r3, #2
  }
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	00100002 	.word	0x00100002
 80053e8:	ffff0000 	.word	0xffff0000

080053ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b08c      	sub	sp, #48	@ 0x30
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	4608      	mov	r0, r1
 80053f6:	4611      	mov	r1, r2
 80053f8:	461a      	mov	r2, r3
 80053fa:	4603      	mov	r3, r0
 80053fc:	817b      	strh	r3, [r7, #10]
 80053fe:	460b      	mov	r3, r1
 8005400:	813b      	strh	r3, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005406:	f7fe fcdb 	bl	8003dc0 <HAL_GetTick>
 800540a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b20      	cmp	r3, #32
 8005416:	f040 8214 	bne.w	8005842 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800541a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	2319      	movs	r3, #25
 8005420:	2201      	movs	r2, #1
 8005422:	497b      	ldr	r1, [pc, #492]	@ (8005610 <HAL_I2C_Mem_Read+0x224>)
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 fe1d 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005430:	2302      	movs	r3, #2
 8005432:	e207      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800543a:	2b01      	cmp	r3, #1
 800543c:	d101      	bne.n	8005442 <HAL_I2C_Mem_Read+0x56>
 800543e:	2302      	movs	r3, #2
 8005440:	e200      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b01      	cmp	r3, #1
 8005456:	d007      	beq.n	8005468 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0201 	orr.w	r2, r2, #1
 8005466:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005476:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2222      	movs	r2, #34	@ 0x22
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2240      	movs	r2, #64	@ 0x40
 8005484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005492:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005498:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4a5b      	ldr	r2, [pc, #364]	@ (8005614 <HAL_I2C_Mem_Read+0x228>)
 80054a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054aa:	88f8      	ldrh	r0, [r7, #6]
 80054ac:	893a      	ldrh	r2, [r7, #8]
 80054ae:	8979      	ldrh	r1, [r7, #10]
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	9301      	str	r3, [sp, #4]
 80054b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	4603      	mov	r3, r0
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 fcea 	bl	8005e94 <I2C_RequestMemoryRead>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e1bc      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d113      	bne.n	80054fa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d2:	2300      	movs	r3, #0
 80054d4:	623b      	str	r3, [r7, #32]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	623b      	str	r3, [r7, #32]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	623b      	str	r3, [r7, #32]
 80054e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	e190      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d11b      	bne.n	800553a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005510:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005512:	2300      	movs	r3, #0
 8005514:	61fb      	str	r3, [r7, #28]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	61fb      	str	r3, [r7, #28]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	61fb      	str	r3, [r7, #28]
 8005526:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	e170      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553e:	2b02      	cmp	r3, #2
 8005540:	d11b      	bne.n	800557a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005550:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005560:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005562:	2300      	movs	r3, #0
 8005564:	61bb      	str	r3, [r7, #24]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	61bb      	str	r3, [r7, #24]
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	e150      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557a:	2300      	movs	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	617b      	str	r3, [r7, #20]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005590:	e144      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005596:	2b03      	cmp	r3, #3
 8005598:	f200 80f1 	bhi.w	800577e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d123      	bne.n	80055ec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 ff05 	bl	80063b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e145      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691a      	ldr	r2, [r3, #16]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ca:	1c5a      	adds	r2, r3, #1
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055ea:	e117      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d14e      	bne.n	8005692 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fa:	2200      	movs	r2, #0
 80055fc:	4906      	ldr	r1, [pc, #24]	@ (8005618 <HAL_I2C_Mem_Read+0x22c>)
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 fd30 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d008      	beq.n	800561c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e11a      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
 800560e:	bf00      	nop
 8005610:	00100002 	.word	0x00100002
 8005614:	ffff0000 	.word	0xffff0000
 8005618:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800562a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691a      	ldr	r2, [r3, #16]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005648:	3b01      	subs	r3, #1
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	3b01      	subs	r3, #1
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691a      	ldr	r2, [r3, #16]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005668:	b2d2      	uxtb	r2, r2
 800566a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005670:	1c5a      	adds	r2, r3, #1
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800567a:	3b01      	subs	r3, #1
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005690:	e0c4      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005698:	2200      	movs	r2, #0
 800569a:	496c      	ldr	r1, [pc, #432]	@ (800584c <HAL_I2C_Mem_Read+0x460>)
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 fce1 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d001      	beq.n	80056ac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0cb      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691a      	ldr	r2, [r3, #16]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	3b01      	subs	r3, #1
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f4:	2200      	movs	r2, #0
 80056f6:	4955      	ldr	r1, [pc, #340]	@ (800584c <HAL_I2C_Mem_Read+0x460>)
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fcb3 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e09d      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005716:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691a      	ldr	r2, [r3, #16]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005722:	b2d2      	uxtb	r2, r2
 8005724:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572a:	1c5a      	adds	r2, r3, #1
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b01      	subs	r3, #1
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005754:	b2d2      	uxtb	r2, r2
 8005756:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005772:	b29b      	uxth	r3, r3
 8005774:	3b01      	subs	r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800577c:	e04e      	b.n	800581c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800577e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005780:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005782:	68f8      	ldr	r0, [r7, #12]
 8005784:	f000 fe18 	bl	80063b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e058      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ae:	3b01      	subs	r3, #1
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29a      	uxth	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d124      	bne.n	800581c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d6:	2b03      	cmp	r3, #3
 80057d8:	d107      	bne.n	80057ea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	691a      	ldr	r2, [r3, #16]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005806:	3b01      	subs	r3, #1
 8005808:	b29a      	uxth	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005812:	b29b      	uxth	r3, r3
 8005814:	3b01      	subs	r3, #1
 8005816:	b29a      	uxth	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005820:	2b00      	cmp	r3, #0
 8005822:	f47f aeb6 	bne.w	8005592 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	e000      	b.n	8005844 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005842:	2302      	movs	r3, #2
  }
}
 8005844:	4618      	mov	r0, r3
 8005846:	3728      	adds	r7, #40	@ 0x28
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	00010004 	.word	0x00010004

08005850 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b08a      	sub	sp, #40	@ 0x28
 8005854:	af02      	add	r7, sp, #8
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	607a      	str	r2, [r7, #4]
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	460b      	mov	r3, r1
 800585e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005860:	f7fe faae 	bl	8003dc0 <HAL_GetTick>
 8005864:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005866:	2300      	movs	r3, #0
 8005868:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b20      	cmp	r3, #32
 8005874:	f040 8111 	bne.w	8005a9a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	2319      	movs	r3, #25
 800587e:	2201      	movs	r2, #1
 8005880:	4988      	ldr	r1, [pc, #544]	@ (8005aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 fbee 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800588e:	2302      	movs	r3, #2
 8005890:	e104      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_I2C_IsDeviceReady+0x50>
 800589c:	2302      	movs	r3, #2
 800589e:	e0fd      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d007      	beq.n	80058c6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0201 	orr.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2224      	movs	r2, #36	@ 0x24
 80058da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	4a70      	ldr	r2, [pc, #448]	@ (8005aa8 <HAL_I2C_IsDeviceReady+0x258>)
 80058e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058f8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2200      	movs	r2, #0
 8005902:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 fbac 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00d      	beq.n	800592e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800591c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005920:	d103      	bne.n	800592a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005928:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e0b6      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800592e:	897b      	ldrh	r3, [r7, #10]
 8005930:	b2db      	uxtb	r3, r3
 8005932:	461a      	mov	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800593c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800593e:	f7fe fa3f 	bl	8003dc0 <HAL_GetTick>
 8005942:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b02      	cmp	r3, #2
 8005950:	bf0c      	ite	eq
 8005952:	2301      	moveq	r3, #1
 8005954:	2300      	movne	r3, #0
 8005956:	b2db      	uxtb	r3, r3
 8005958:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005968:	bf0c      	ite	eq
 800596a:	2301      	moveq	r3, #1
 800596c:	2300      	movne	r3, #0
 800596e:	b2db      	uxtb	r3, r3
 8005970:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005972:	e025      	b.n	80059c0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005974:	f7fe fa24 	bl	8003dc0 <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	683a      	ldr	r2, [r7, #0]
 8005980:	429a      	cmp	r2, r3
 8005982:	d302      	bcc.n	800598a <HAL_I2C_IsDeviceReady+0x13a>
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d103      	bne.n	8005992 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	22a0      	movs	r2, #160	@ 0xa0
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b02      	cmp	r3, #2
 800599e:	bf0c      	ite	eq
 80059a0:	2301      	moveq	r3, #1
 80059a2:	2300      	movne	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059b6:	bf0c      	ite	eq
 80059b8:	2301      	moveq	r3, #1
 80059ba:	2300      	movne	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80059ca:	d005      	beq.n	80059d8 <HAL_I2C_IsDeviceReady+0x188>
 80059cc:	7dfb      	ldrb	r3, [r7, #23]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d102      	bne.n	80059d8 <HAL_I2C_IsDeviceReady+0x188>
 80059d2:	7dbb      	ldrb	r3, [r7, #22]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d0cd      	beq.n	8005974 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2220      	movs	r2, #32
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d129      	bne.n	8005a42 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059fc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059fe:	2300      	movs	r3, #0
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	695b      	ldr	r3, [r3, #20]
 8005a08:	613b      	str	r3, [r7, #16]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	613b      	str	r3, [r7, #16]
 8005a12:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	2319      	movs	r3, #25
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4921      	ldr	r1, [pc, #132]	@ (8005aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fb20 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e036      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2220      	movs	r2, #32
 8005a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	e02c      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a50:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a5a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	2319      	movs	r3, #25
 8005a62:	2201      	movs	r2, #1
 8005a64:	490f      	ldr	r1, [pc, #60]	@ (8005aa4 <HAL_I2C_IsDeviceReady+0x254>)
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 fafc 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e012      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	f4ff af32 	bcc.w	80058ea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e000      	b.n	8005a9c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005a9a:	2302      	movs	r3, #2
  }
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3720      	adds	r7, #32
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	00100002 	.word	0x00100002
 8005aa8:	ffff0000 	.word	0xffff0000

08005aac <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aba:	b2db      	uxtb	r3, r3
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b088      	sub	sp, #32
 8005acc:	af02      	add	r7, sp, #8
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	2b08      	cmp	r3, #8
 8005ae2:	d006      	beq.n	8005af2 <I2C_MasterRequestWrite+0x2a>
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d003      	beq.n	8005af2 <I2C_MasterRequestWrite+0x2a>
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005af0:	d108      	bne.n	8005b04 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	e00b      	b.n	8005b1c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b08:	2b12      	cmp	r3, #18
 8005b0a:	d107      	bne.n	8005b1c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 fa9b 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00d      	beq.n	8005b50 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b42:	d103      	bne.n	8005b4c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e035      	b.n	8005bbc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b58:	d108      	bne.n	8005b6c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b5a:	897b      	ldrh	r3, [r7, #10]
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	461a      	mov	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b68:	611a      	str	r2, [r3, #16]
 8005b6a:	e01b      	b.n	8005ba4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b6c:	897b      	ldrh	r3, [r7, #10]
 8005b6e:	11db      	asrs	r3, r3, #7
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	f003 0306 	and.w	r3, r3, #6
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f063 030f 	orn	r3, r3, #15
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	490e      	ldr	r1, [pc, #56]	@ (8005bc4 <I2C_MasterRequestWrite+0xfc>)
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 fae4 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e010      	b.n	8005bbc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b9a:	897b      	ldrh	r3, [r7, #10]
 8005b9c:	b2da      	uxtb	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	4907      	ldr	r1, [pc, #28]	@ (8005bc8 <I2C_MasterRequestWrite+0x100>)
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fad4 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	00010008 	.word	0x00010008
 8005bc8:	00010002 	.word	0x00010002

08005bcc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b088      	sub	sp, #32
 8005bd0:	af02      	add	r7, sp, #8
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005bf0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b08      	cmp	r3, #8
 8005bf6:	d006      	beq.n	8005c06 <I2C_MasterRequestRead+0x3a>
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d003      	beq.n	8005c06 <I2C_MasterRequestRead+0x3a>
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c04:	d108      	bne.n	8005c18 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	e00b      	b.n	8005c30 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1c:	2b11      	cmp	r3, #17
 8005c1e:	d107      	bne.n	8005c30 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 fa11 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00d      	beq.n	8005c64 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c56:	d103      	bne.n	8005c60 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c5e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e079      	b.n	8005d58 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c6c:	d108      	bne.n	8005c80 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c6e:	897b      	ldrh	r3, [r7, #10]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	f043 0301 	orr.w	r3, r3, #1
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	611a      	str	r2, [r3, #16]
 8005c7e:	e05f      	b.n	8005d40 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c80:	897b      	ldrh	r3, [r7, #10]
 8005c82:	11db      	asrs	r3, r3, #7
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	f003 0306 	and.w	r3, r3, #6
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	f063 030f 	orn	r3, r3, #15
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	4930      	ldr	r1, [pc, #192]	@ (8005d60 <I2C_MasterRequestRead+0x194>)
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 fa5a 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e054      	b.n	8005d58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005cae:	897b      	ldrh	r3, [r7, #10]
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4929      	ldr	r1, [pc, #164]	@ (8005d64 <I2C_MasterRequestRead+0x198>)
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 fa4a 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e044      	b.n	8005d58 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	613b      	str	r3, [r7, #16]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cf2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f9af 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00d      	beq.n	8005d28 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d1a:	d103      	bne.n	8005d24 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d22:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e017      	b.n	8005d58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005d28:	897b      	ldrh	r3, [r7, #10]
 8005d2a:	11db      	asrs	r3, r3, #7
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	f003 0306 	and.w	r3, r3, #6
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f063 030e 	orn	r3, r3, #14
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	4907      	ldr	r1, [pc, #28]	@ (8005d64 <I2C_MasterRequestRead+0x198>)
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 fa06 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	00010008 	.word	0x00010008
 8005d64:	00010002 	.word	0x00010002

08005d68 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	4608      	mov	r0, r1
 8005d72:	4611      	mov	r1, r2
 8005d74:	461a      	mov	r2, r3
 8005d76:	4603      	mov	r3, r0
 8005d78:	817b      	strh	r3, [r7, #10]
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	813b      	strh	r3, [r7, #8]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	6a3b      	ldr	r3, [r7, #32]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f000 f960 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00d      	beq.n	8005dc6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005db8:	d103      	bne.n	8005dc2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dc0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e05f      	b.n	8005e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dc6:	897b      	ldrh	r3, [r7, #10]
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	461a      	mov	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005dd4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd8:	6a3a      	ldr	r2, [r7, #32]
 8005dda:	492d      	ldr	r1, [pc, #180]	@ (8005e90 <I2C_RequestMemoryWrite+0x128>)
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f000 f9bb 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e04c      	b.n	8005e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dec:	2300      	movs	r3, #0
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e04:	6a39      	ldr	r1, [r7, #32]
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 fa46 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00d      	beq.n	8005e2e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	d107      	bne.n	8005e2a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e28:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e02b      	b.n	8005e86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e2e:	88fb      	ldrh	r3, [r7, #6]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d105      	bne.n	8005e40 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e34:	893b      	ldrh	r3, [r7, #8]
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	611a      	str	r2, [r3, #16]
 8005e3e:	e021      	b.n	8005e84 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e40:	893b      	ldrh	r3, [r7, #8]
 8005e42:	0a1b      	lsrs	r3, r3, #8
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e50:	6a39      	ldr	r1, [r7, #32]
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f000 fa20 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00d      	beq.n	8005e7a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d107      	bne.n	8005e76 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e74:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e005      	b.n	8005e86 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e7a:	893b      	ldrh	r3, [r7, #8]
 8005e7c:	b2da      	uxtb	r2, r3
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	00010002 	.word	0x00010002

08005e94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b088      	sub	sp, #32
 8005e98:	af02      	add	r7, sp, #8
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	4608      	mov	r0, r1
 8005e9e:	4611      	mov	r1, r2
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	817b      	strh	r3, [r7, #10]
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	813b      	strh	r3, [r7, #8]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ebc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ecc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 f8c2 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00d      	beq.n	8005f02 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ef4:	d103      	bne.n	8005efe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005efc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e0aa      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f02:	897b      	ldrh	r3, [r7, #10]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	461a      	mov	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	6a3a      	ldr	r2, [r7, #32]
 8005f16:	4952      	ldr	r1, [pc, #328]	@ (8006060 <I2C_RequestMemoryRead+0x1cc>)
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 f91d 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e097      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f40:	6a39      	ldr	r1, [r7, #32]
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 f9a8 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00d      	beq.n	8005f6a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d107      	bne.n	8005f66 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e076      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f6a:	88fb      	ldrh	r3, [r7, #6]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d105      	bne.n	8005f7c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f70:	893b      	ldrh	r3, [r7, #8]
 8005f72:	b2da      	uxtb	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	611a      	str	r2, [r3, #16]
 8005f7a:	e021      	b.n	8005fc0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f7c:	893b      	ldrh	r3, [r7, #8]
 8005f7e:	0a1b      	lsrs	r3, r3, #8
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	b2da      	uxtb	r2, r3
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f8c:	6a39      	ldr	r1, [r7, #32]
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f982 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00d      	beq.n	8005fb6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d107      	bne.n	8005fb2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e050      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fb6:	893b      	ldrh	r3, [r7, #8]
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc2:	6a39      	ldr	r1, [r7, #32]
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 f967 	bl	8006298 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00d      	beq.n	8005fec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd4:	2b04      	cmp	r3, #4
 8005fd6:	d107      	bne.n	8005fe8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e035      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ffa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	6a3b      	ldr	r3, [r7, #32]
 8006002:	2200      	movs	r2, #0
 8006004:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 f82b 	bl	8006064 <I2C_WaitOnFlagUntilTimeout>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00d      	beq.n	8006030 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800601e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006022:	d103      	bne.n	800602c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800602a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e013      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006030:	897b      	ldrh	r3, [r7, #10]
 8006032:	b2db      	uxtb	r3, r3
 8006034:	f043 0301 	orr.w	r3, r3, #1
 8006038:	b2da      	uxtb	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	6a3a      	ldr	r2, [r7, #32]
 8006044:	4906      	ldr	r1, [pc, #24]	@ (8006060 <I2C_RequestMemoryRead+0x1cc>)
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 f886 	bl	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	00010002 	.word	0x00010002

08006064 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	4613      	mov	r3, r2
 8006072:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006074:	e048      	b.n	8006108 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607c:	d044      	beq.n	8006108 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800607e:	f7fd fe9f 	bl	8003dc0 <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	69bb      	ldr	r3, [r7, #24]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d302      	bcc.n	8006094 <I2C_WaitOnFlagUntilTimeout+0x30>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d139      	bne.n	8006108 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	0c1b      	lsrs	r3, r3, #16
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b01      	cmp	r3, #1
 800609c:	d10d      	bne.n	80060ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	43da      	mvns	r2, r3
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	4013      	ands	r3, r2
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	bf0c      	ite	eq
 80060b0:	2301      	moveq	r3, #1
 80060b2:	2300      	movne	r3, #0
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	461a      	mov	r2, r3
 80060b8:	e00c      	b.n	80060d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	43da      	mvns	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	4013      	ands	r3, r2
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf0c      	ite	eq
 80060cc:	2301      	moveq	r3, #1
 80060ce:	2300      	movne	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	79fb      	ldrb	r3, [r7, #7]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d116      	bne.n	8006108 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2220      	movs	r2, #32
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f4:	f043 0220 	orr.w	r2, r3, #32
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e023      	b.n	8006150 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	0c1b      	lsrs	r3, r3, #16
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b01      	cmp	r3, #1
 8006110:	d10d      	bne.n	800612e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	695b      	ldr	r3, [r3, #20]
 8006118:	43da      	mvns	r2, r3
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	4013      	ands	r3, r2
 800611e:	b29b      	uxth	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	bf0c      	ite	eq
 8006124:	2301      	moveq	r3, #1
 8006126:	2300      	movne	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	461a      	mov	r2, r3
 800612c:	e00c      	b.n	8006148 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	43da      	mvns	r2, r3
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	4013      	ands	r3, r2
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	bf0c      	ite	eq
 8006140:	2301      	moveq	r3, #1
 8006142:	2300      	movne	r3, #0
 8006144:	b2db      	uxtb	r3, r3
 8006146:	461a      	mov	r2, r3
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	429a      	cmp	r2, r3
 800614c:	d093      	beq.n	8006076 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006166:	e071      	b.n	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006176:	d123      	bne.n	80061c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006186:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006190:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2220      	movs	r2, #32
 800619c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	f043 0204 	orr.w	r2, r3, #4
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e067      	b.n	8006290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c6:	d041      	beq.n	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061c8:	f7fd fdfa 	bl	8003dc0 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d302      	bcc.n	80061de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d136      	bne.n	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	0c1b      	lsrs	r3, r3, #16
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d10c      	bne.n	8006202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	43da      	mvns	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4013      	ands	r3, r2
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	bf14      	ite	ne
 80061fa:	2301      	movne	r3, #1
 80061fc:	2300      	moveq	r3, #0
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	e00b      	b.n	800621a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	43da      	mvns	r2, r3
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	4013      	ands	r3, r2
 800620e:	b29b      	uxth	r3, r3
 8006210:	2b00      	cmp	r3, #0
 8006212:	bf14      	ite	ne
 8006214:	2301      	movne	r3, #1
 8006216:	2300      	moveq	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d016      	beq.n	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2220      	movs	r2, #32
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	f043 0220 	orr.w	r2, r3, #32
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e021      	b.n	8006290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	0c1b      	lsrs	r3, r3, #16
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b01      	cmp	r3, #1
 8006254:	d10c      	bne.n	8006270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	43da      	mvns	r2, r3
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	4013      	ands	r3, r2
 8006262:	b29b      	uxth	r3, r3
 8006264:	2b00      	cmp	r3, #0
 8006266:	bf14      	ite	ne
 8006268:	2301      	movne	r3, #1
 800626a:	2300      	moveq	r3, #0
 800626c:	b2db      	uxtb	r3, r3
 800626e:	e00b      	b.n	8006288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	43da      	mvns	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4013      	ands	r3, r2
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	bf14      	ite	ne
 8006282:	2301      	movne	r3, #1
 8006284:	2300      	moveq	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	f47f af6d 	bne.w	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062a4:	e034      	b.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 f8e3 	bl	8006472 <I2C_IsAcknowledgeFailed>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e034      	b.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062bc:	d028      	beq.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062be:	f7fd fd7f 	bl	8003dc0 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d302      	bcc.n	80062d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d11d      	bne.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062de:	2b80      	cmp	r3, #128	@ 0x80
 80062e0:	d016      	beq.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	f043 0220 	orr.w	r2, r3, #32
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e007      	b.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800631a:	2b80      	cmp	r3, #128	@ 0x80
 800631c:	d1c3      	bne.n	80062a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006334:	e034      	b.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f000 f89b 	bl	8006472 <I2C_IsAcknowledgeFailed>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e034      	b.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800634c:	d028      	beq.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800634e:	f7fd fd37 	bl	8003dc0 <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	429a      	cmp	r2, r3
 800635c:	d302      	bcc.n	8006364 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d11d      	bne.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	f003 0304 	and.w	r3, r3, #4
 800636e:	2b04      	cmp	r3, #4
 8006370:	d016      	beq.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2220      	movs	r2, #32
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638c:	f043 0220 	orr.w	r2, r3, #32
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e007      	b.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	f003 0304 	and.w	r3, r3, #4
 80063aa:	2b04      	cmp	r3, #4
 80063ac:	d1c3      	bne.n	8006336 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063c4:	e049      	b.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	f003 0310 	and.w	r3, r3, #16
 80063d0:	2b10      	cmp	r3, #16
 80063d2:	d119      	bne.n	8006408 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f06f 0210 	mvn.w	r2, #16
 80063dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e030      	b.n	800646a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006408:	f7fd fcda 	bl	8003dc0 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	429a      	cmp	r2, r3
 8006416:	d302      	bcc.n	800641e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d11d      	bne.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006428:	2b40      	cmp	r3, #64	@ 0x40
 800642a:	d016      	beq.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2220      	movs	r2, #32
 8006436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	f043 0220 	orr.w	r2, r3, #32
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e007      	b.n	800646a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006464:	2b40      	cmp	r3, #64	@ 0x40
 8006466:	d1ae      	bne.n	80063c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3710      	adds	r7, #16
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006488:	d11b      	bne.n	80064c2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006492:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ae:	f043 0204 	orr.w	r2, r3, #4
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e000      	b.n	80064c4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af02      	add	r7, sp, #8
 80064d6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e108      	b.n	80066f4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d106      	bne.n	8006502 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f7fd fa3f 	bl	8003980 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2203      	movs	r2, #3
 8006506:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006510:	d102      	bne.n	8006518 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4618      	mov	r0, r3
 800651e:	f003 f831 	bl	8009584 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	7c1a      	ldrb	r2, [r3, #16]
 800652a:	f88d 2000 	strb.w	r2, [sp]
 800652e:	3304      	adds	r3, #4
 8006530:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006532:	f002 ffc3 	bl	80094bc <USB_CoreInit>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d005      	beq.n	8006548 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e0d5      	b.n	80066f4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2100      	movs	r1, #0
 800654e:	4618      	mov	r0, r3
 8006550:	f003 f829 	bl	80095a6 <USB_SetCurrentMode>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2202      	movs	r2, #2
 800655e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e0c6      	b.n	80066f4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006566:	2300      	movs	r3, #0
 8006568:	73fb      	strb	r3, [r7, #15]
 800656a:	e04a      	b.n	8006602 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800656c:	7bfa      	ldrb	r2, [r7, #15]
 800656e:	6879      	ldr	r1, [r7, #4]
 8006570:	4613      	mov	r3, r2
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	4413      	add	r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	440b      	add	r3, r1
 800657a:	3315      	adds	r3, #21
 800657c:	2201      	movs	r2, #1
 800657e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006580:	7bfa      	ldrb	r2, [r7, #15]
 8006582:	6879      	ldr	r1, [r7, #4]
 8006584:	4613      	mov	r3, r2
 8006586:	00db      	lsls	r3, r3, #3
 8006588:	4413      	add	r3, r2
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	440b      	add	r3, r1
 800658e:	3314      	adds	r3, #20
 8006590:	7bfa      	ldrb	r2, [r7, #15]
 8006592:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006594:	7bfa      	ldrb	r2, [r7, #15]
 8006596:	7bfb      	ldrb	r3, [r7, #15]
 8006598:	b298      	uxth	r0, r3
 800659a:	6879      	ldr	r1, [r7, #4]
 800659c:	4613      	mov	r3, r2
 800659e:	00db      	lsls	r3, r3, #3
 80065a0:	4413      	add	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	440b      	add	r3, r1
 80065a6:	332e      	adds	r3, #46	@ 0x2e
 80065a8:	4602      	mov	r2, r0
 80065aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065ac:	7bfa      	ldrb	r2, [r7, #15]
 80065ae:	6879      	ldr	r1, [r7, #4]
 80065b0:	4613      	mov	r3, r2
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	4413      	add	r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	440b      	add	r3, r1
 80065ba:	3318      	adds	r3, #24
 80065bc:	2200      	movs	r2, #0
 80065be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80065c0:	7bfa      	ldrb	r2, [r7, #15]
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	4613      	mov	r3, r2
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	4413      	add	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	440b      	add	r3, r1
 80065ce:	331c      	adds	r3, #28
 80065d0:	2200      	movs	r2, #0
 80065d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80065d4:	7bfa      	ldrb	r2, [r7, #15]
 80065d6:	6879      	ldr	r1, [r7, #4]
 80065d8:	4613      	mov	r3, r2
 80065da:	00db      	lsls	r3, r3, #3
 80065dc:	4413      	add	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	440b      	add	r3, r1
 80065e2:	3320      	adds	r3, #32
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80065e8:	7bfa      	ldrb	r2, [r7, #15]
 80065ea:	6879      	ldr	r1, [r7, #4]
 80065ec:	4613      	mov	r3, r2
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	4413      	add	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	440b      	add	r3, r1
 80065f6:	3324      	adds	r3, #36	@ 0x24
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
 80065fe:	3301      	adds	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	791b      	ldrb	r3, [r3, #4]
 8006606:	7bfa      	ldrb	r2, [r7, #15]
 8006608:	429a      	cmp	r2, r3
 800660a:	d3af      	bcc.n	800656c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800660c:	2300      	movs	r3, #0
 800660e:	73fb      	strb	r3, [r7, #15]
 8006610:	e044      	b.n	800669c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006612:	7bfa      	ldrb	r2, [r7, #15]
 8006614:	6879      	ldr	r1, [r7, #4]
 8006616:	4613      	mov	r3, r2
 8006618:	00db      	lsls	r3, r3, #3
 800661a:	4413      	add	r3, r2
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	440b      	add	r3, r1
 8006620:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006624:	2200      	movs	r2, #0
 8006626:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006628:	7bfa      	ldrb	r2, [r7, #15]
 800662a:	6879      	ldr	r1, [r7, #4]
 800662c:	4613      	mov	r3, r2
 800662e:	00db      	lsls	r3, r3, #3
 8006630:	4413      	add	r3, r2
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800663a:	7bfa      	ldrb	r2, [r7, #15]
 800663c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800663e:	7bfa      	ldrb	r2, [r7, #15]
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4413      	add	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	440b      	add	r3, r1
 800664c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006650:	2200      	movs	r2, #0
 8006652:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006654:	7bfa      	ldrb	r2, [r7, #15]
 8006656:	6879      	ldr	r1, [r7, #4]
 8006658:	4613      	mov	r3, r2
 800665a:	00db      	lsls	r3, r3, #3
 800665c:	4413      	add	r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	440b      	add	r3, r1
 8006662:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006666:	2200      	movs	r2, #0
 8006668:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800666a:	7bfa      	ldrb	r2, [r7, #15]
 800666c:	6879      	ldr	r1, [r7, #4]
 800666e:	4613      	mov	r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	4413      	add	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	440b      	add	r3, r1
 8006678:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800667c:	2200      	movs	r2, #0
 800667e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006680:	7bfa      	ldrb	r2, [r7, #15]
 8006682:	6879      	ldr	r1, [r7, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	00db      	lsls	r3, r3, #3
 8006688:	4413      	add	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	440b      	add	r3, r1
 800668e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006692:	2200      	movs	r2, #0
 8006694:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006696:	7bfb      	ldrb	r3, [r7, #15]
 8006698:	3301      	adds	r3, #1
 800669a:	73fb      	strb	r3, [r7, #15]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	791b      	ldrb	r3, [r3, #4]
 80066a0:	7bfa      	ldrb	r2, [r7, #15]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d3b5      	bcc.n	8006612 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	7c1a      	ldrb	r2, [r3, #16]
 80066ae:	f88d 2000 	strb.w	r2, [sp]
 80066b2:	3304      	adds	r3, #4
 80066b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066b6:	f002 ffc3 	bl	8009640 <USB_DevInit>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e013      	b.n	80066f4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	7b1b      	ldrb	r3, [r3, #12]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d102      	bne.n	80066e8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f80a 	bl	80066fc <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4618      	mov	r0, r3
 80066ee:	f003 f97e 	bl	80099ee <USB_DevDisconnect>

  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800672a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800672e:	f043 0303 	orr.w	r3, r3, #3
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3714      	adds	r7, #20
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e0cc      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006758:	4b68      	ldr	r3, [pc, #416]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d90c      	bls.n	8006780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006766:	4b65      	ldr	r3, [pc, #404]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	b2d2      	uxtb	r2, r2
 800676c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800676e:	4b63      	ldr	r3, [pc, #396]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0307 	and.w	r3, r3, #7
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	429a      	cmp	r2, r3
 800677a:	d001      	beq.n	8006780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e0b8      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d020      	beq.n	80067ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b00      	cmp	r3, #0
 8006796:	d005      	beq.n	80067a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006798:	4b59      	ldr	r3, [pc, #356]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	4a58      	ldr	r2, [pc, #352]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 800679e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80067a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d005      	beq.n	80067bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067b0:	4b53      	ldr	r3, [pc, #332]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	4a52      	ldr	r2, [pc, #328]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80067b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80067ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067bc:	4b50      	ldr	r3, [pc, #320]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	494d      	ldr	r1, [pc, #308]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80067ca:	4313      	orrs	r3, r2
 80067cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d044      	beq.n	8006864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d107      	bne.n	80067f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067e2:	4b47      	ldr	r3, [pc, #284]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d119      	bne.n	8006822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e07f      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d003      	beq.n	8006802 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067fe:	2b03      	cmp	r3, #3
 8006800:	d107      	bne.n	8006812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006802:	4b3f      	ldr	r3, [pc, #252]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d109      	bne.n	8006822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e06f      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006812:	4b3b      	ldr	r3, [pc, #236]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0302 	and.w	r3, r3, #2
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e067      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006822:	4b37      	ldr	r3, [pc, #220]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f023 0203 	bic.w	r2, r3, #3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	4934      	ldr	r1, [pc, #208]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 8006830:	4313      	orrs	r3, r2
 8006832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006834:	f7fd fac4 	bl	8003dc0 <HAL_GetTick>
 8006838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800683a:	e00a      	b.n	8006852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800683c:	f7fd fac0 	bl	8003dc0 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800684a:	4293      	cmp	r3, r2
 800684c:	d901      	bls.n	8006852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e04f      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006852:	4b2b      	ldr	r3, [pc, #172]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 020c 	and.w	r2, r3, #12
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	429a      	cmp	r2, r3
 8006862:	d1eb      	bne.n	800683c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006864:	4b25      	ldr	r3, [pc, #148]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	429a      	cmp	r2, r3
 8006870:	d20c      	bcs.n	800688c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006872:	4b22      	ldr	r3, [pc, #136]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800687a:	4b20      	ldr	r3, [pc, #128]	@ (80068fc <HAL_RCC_ClockConfig+0x1b8>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d001      	beq.n	800688c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e032      	b.n	80068f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0304 	and.w	r3, r3, #4
 8006894:	2b00      	cmp	r3, #0
 8006896:	d008      	beq.n	80068aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006898:	4b19      	ldr	r3, [pc, #100]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	4916      	ldr	r1, [pc, #88]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d009      	beq.n	80068ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068b6:	4b12      	ldr	r3, [pc, #72]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	490e      	ldr	r1, [pc, #56]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068ca:	f000 f821 	bl	8006910 <HAL_RCC_GetSysClockFreq>
 80068ce:	4602      	mov	r2, r0
 80068d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006900 <HAL_RCC_ClockConfig+0x1bc>)
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	091b      	lsrs	r3, r3, #4
 80068d6:	f003 030f 	and.w	r3, r3, #15
 80068da:	490a      	ldr	r1, [pc, #40]	@ (8006904 <HAL_RCC_ClockConfig+0x1c0>)
 80068dc:	5ccb      	ldrb	r3, [r1, r3]
 80068de:	fa22 f303 	lsr.w	r3, r2, r3
 80068e2:	4a09      	ldr	r2, [pc, #36]	@ (8006908 <HAL_RCC_ClockConfig+0x1c4>)
 80068e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80068e6:	4b09      	ldr	r3, [pc, #36]	@ (800690c <HAL_RCC_ClockConfig+0x1c8>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7fd fa24 	bl	8003d38 <HAL_InitTick>

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	40023c00 	.word	0x40023c00
 8006900:	40023800 	.word	0x40023800
 8006904:	0800ed24 	.word	0x0800ed24
 8006908:	200000cc 	.word	0x200000cc
 800690c:	200000d0 	.word	0x200000d0

08006910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006914:	b094      	sub	sp, #80	@ 0x50
 8006916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006918:	2300      	movs	r3, #0
 800691a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800691c:	2300      	movs	r3, #0
 800691e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006920:	2300      	movs	r3, #0
 8006922:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006924:	2300      	movs	r3, #0
 8006926:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006928:	4b79      	ldr	r3, [pc, #484]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 030c 	and.w	r3, r3, #12
 8006930:	2b08      	cmp	r3, #8
 8006932:	d00d      	beq.n	8006950 <HAL_RCC_GetSysClockFreq+0x40>
 8006934:	2b08      	cmp	r3, #8
 8006936:	f200 80e1 	bhi.w	8006afc <HAL_RCC_GetSysClockFreq+0x1ec>
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <HAL_RCC_GetSysClockFreq+0x34>
 800693e:	2b04      	cmp	r3, #4
 8006940:	d003      	beq.n	800694a <HAL_RCC_GetSysClockFreq+0x3a>
 8006942:	e0db      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006944:	4b73      	ldr	r3, [pc, #460]	@ (8006b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8006946:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006948:	e0db      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800694a:	4b73      	ldr	r3, [pc, #460]	@ (8006b18 <HAL_RCC_GetSysClockFreq+0x208>)
 800694c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800694e:	e0d8      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006950:	4b6f      	ldr	r3, [pc, #444]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006958:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800695a:	4b6d      	ldr	r3, [pc, #436]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d063      	beq.n	8006a2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006966:	4b6a      	ldr	r3, [pc, #424]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	099b      	lsrs	r3, r3, #6
 800696c:	2200      	movs	r2, #0
 800696e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006970:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006978:	633b      	str	r3, [r7, #48]	@ 0x30
 800697a:	2300      	movs	r3, #0
 800697c:	637b      	str	r3, [r7, #52]	@ 0x34
 800697e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006982:	4622      	mov	r2, r4
 8006984:	462b      	mov	r3, r5
 8006986:	f04f 0000 	mov.w	r0, #0
 800698a:	f04f 0100 	mov.w	r1, #0
 800698e:	0159      	lsls	r1, r3, #5
 8006990:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006994:	0150      	lsls	r0, r2, #5
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	4621      	mov	r1, r4
 800699c:	1a51      	subs	r1, r2, r1
 800699e:	6139      	str	r1, [r7, #16]
 80069a0:	4629      	mov	r1, r5
 80069a2:	eb63 0301 	sbc.w	r3, r3, r1
 80069a6:	617b      	str	r3, [r7, #20]
 80069a8:	f04f 0200 	mov.w	r2, #0
 80069ac:	f04f 0300 	mov.w	r3, #0
 80069b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069b4:	4659      	mov	r1, fp
 80069b6:	018b      	lsls	r3, r1, #6
 80069b8:	4651      	mov	r1, sl
 80069ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069be:	4651      	mov	r1, sl
 80069c0:	018a      	lsls	r2, r1, #6
 80069c2:	4651      	mov	r1, sl
 80069c4:	ebb2 0801 	subs.w	r8, r2, r1
 80069c8:	4659      	mov	r1, fp
 80069ca:	eb63 0901 	sbc.w	r9, r3, r1
 80069ce:	f04f 0200 	mov.w	r2, #0
 80069d2:	f04f 0300 	mov.w	r3, #0
 80069d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069e2:	4690      	mov	r8, r2
 80069e4:	4699      	mov	r9, r3
 80069e6:	4623      	mov	r3, r4
 80069e8:	eb18 0303 	adds.w	r3, r8, r3
 80069ec:	60bb      	str	r3, [r7, #8]
 80069ee:	462b      	mov	r3, r5
 80069f0:	eb49 0303 	adc.w	r3, r9, r3
 80069f4:	60fb      	str	r3, [r7, #12]
 80069f6:	f04f 0200 	mov.w	r2, #0
 80069fa:	f04f 0300 	mov.w	r3, #0
 80069fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a02:	4629      	mov	r1, r5
 8006a04:	024b      	lsls	r3, r1, #9
 8006a06:	4621      	mov	r1, r4
 8006a08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	024a      	lsls	r2, r1, #9
 8006a10:	4610      	mov	r0, r2
 8006a12:	4619      	mov	r1, r3
 8006a14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a16:	2200      	movs	r2, #0
 8006a18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a20:	f7fa f952 	bl	8000cc8 <__aeabi_uldivmod>
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	4613      	mov	r3, r2
 8006a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a2c:	e058      	b.n	8006ae0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a2e:	4b38      	ldr	r3, [pc, #224]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	099b      	lsrs	r3, r3, #6
 8006a34:	2200      	movs	r2, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	4611      	mov	r1, r2
 8006a3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a3e:	623b      	str	r3, [r7, #32]
 8006a40:	2300      	movs	r3, #0
 8006a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a48:	4642      	mov	r2, r8
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	f04f 0000 	mov.w	r0, #0
 8006a50:	f04f 0100 	mov.w	r1, #0
 8006a54:	0159      	lsls	r1, r3, #5
 8006a56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a5a:	0150      	lsls	r0, r2, #5
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4641      	mov	r1, r8
 8006a62:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a66:	4649      	mov	r1, r9
 8006a68:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a6c:	f04f 0200 	mov.w	r2, #0
 8006a70:	f04f 0300 	mov.w	r3, #0
 8006a74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a80:	ebb2 040a 	subs.w	r4, r2, sl
 8006a84:	eb63 050b 	sbc.w	r5, r3, fp
 8006a88:	f04f 0200 	mov.w	r2, #0
 8006a8c:	f04f 0300 	mov.w	r3, #0
 8006a90:	00eb      	lsls	r3, r5, #3
 8006a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a96:	00e2      	lsls	r2, r4, #3
 8006a98:	4614      	mov	r4, r2
 8006a9a:	461d      	mov	r5, r3
 8006a9c:	4643      	mov	r3, r8
 8006a9e:	18e3      	adds	r3, r4, r3
 8006aa0:	603b      	str	r3, [r7, #0]
 8006aa2:	464b      	mov	r3, r9
 8006aa4:	eb45 0303 	adc.w	r3, r5, r3
 8006aa8:	607b      	str	r3, [r7, #4]
 8006aaa:	f04f 0200 	mov.w	r2, #0
 8006aae:	f04f 0300 	mov.w	r3, #0
 8006ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	028b      	lsls	r3, r1, #10
 8006aba:	4621      	mov	r1, r4
 8006abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ac0:	4621      	mov	r1, r4
 8006ac2:	028a      	lsls	r2, r1, #10
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aca:	2200      	movs	r2, #0
 8006acc:	61bb      	str	r3, [r7, #24]
 8006ace:	61fa      	str	r2, [r7, #28]
 8006ad0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ad4:	f7fa f8f8 	bl	8000cc8 <__aeabi_uldivmod>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4613      	mov	r3, r2
 8006ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	0c1b      	lsrs	r3, r3, #16
 8006ae6:	f003 0303 	and.w	r3, r3, #3
 8006aea:	3301      	adds	r3, #1
 8006aec:	005b      	lsls	r3, r3, #1
 8006aee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006af0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006af2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006afa:	e002      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006afc:	4b05      	ldr	r3, [pc, #20]	@ (8006b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8006afe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3750      	adds	r7, #80	@ 0x50
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b0e:	bf00      	nop
 8006b10:	40023800 	.word	0x40023800
 8006b14:	00f42400 	.word	0x00f42400
 8006b18:	007a1200 	.word	0x007a1200

08006b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b20:	4b03      	ldr	r3, [pc, #12]	@ (8006b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b22:	681b      	ldr	r3, [r3, #0]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	200000cc 	.word	0x200000cc

08006b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b38:	f7ff fff0 	bl	8006b1c <HAL_RCC_GetHCLKFreq>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	4b05      	ldr	r3, [pc, #20]	@ (8006b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	0a9b      	lsrs	r3, r3, #10
 8006b44:	f003 0307 	and.w	r3, r3, #7
 8006b48:	4903      	ldr	r1, [pc, #12]	@ (8006b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b4a:	5ccb      	ldrb	r3, [r1, r3]
 8006b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	40023800 	.word	0x40023800
 8006b58:	0800ed34 	.word	0x0800ed34

08006b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b60:	f7ff ffdc 	bl	8006b1c <HAL_RCC_GetHCLKFreq>
 8006b64:	4602      	mov	r2, r0
 8006b66:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	0b5b      	lsrs	r3, r3, #13
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	4903      	ldr	r1, [pc, #12]	@ (8006b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b72:	5ccb      	ldrb	r3, [r1, r3]
 8006b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	0800ed34 	.word	0x0800ed34

08006b84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0301 	and.w	r3, r3, #1
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d010      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006ba4:	4b87      	ldr	r3, [pc, #540]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006baa:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	4984      	ldr	r1, [pc, #528]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f003 0302 	and.w	r3, r3, #2
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d010      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006bd2:	4b7c      	ldr	r3, [pc, #496]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bd8:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	4978      	ldr	r1, [pc, #480]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0308 	and.w	r3, r3, #8
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 8083 	beq.w	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c02:	2300      	movs	r3, #0
 8006c04:	60bb      	str	r3, [r7, #8]
 8006c06:	4b6f      	ldr	r3, [pc, #444]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c12:	4b6c      	ldr	r3, [pc, #432]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c1a:	60bb      	str	r3, [r7, #8]
 8006c1c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a69      	ldr	r2, [pc, #420]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c28:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c2a:	f7fd f8c9 	bl	8003dc0 <HAL_GetTick>
 8006c2e:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c30:	e008      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c32:	f7fd f8c5 	bl	8003dc0 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e162      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c44:	4b60      	ldr	r3, [pc, #384]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c50:	4b5c      	ldr	r3, [pc, #368]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c58:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d02f      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d028      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c6e:	4b55      	ldr	r3, [pc, #340]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c76:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c78:	4b54      	ldr	r3, [pc, #336]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c7e:	4b53      	ldr	r3, [pc, #332]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c84:	4a4f      	ldr	r2, [pc, #316]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c8a:	4b4e      	ldr	r3, [pc, #312]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d114      	bne.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c96:	f7fd f893 	bl	8003dc0 <HAL_GetTick>
 8006c9a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c9c:	e00a      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c9e:	f7fd f88f 	bl	8003dc0 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d901      	bls.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e12a      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cb4:	4b43      	ldr	r3, [pc, #268]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d0ee      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ccc:	d10d      	bne.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006cce:	4b3d      	ldr	r3, [pc, #244]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006cde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce2:	4938      	ldr	r1, [pc, #224]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	608b      	str	r3, [r1, #8]
 8006ce8:	e005      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006cea:	4b36      	ldr	r3, [pc, #216]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	4a35      	ldr	r2, [pc, #212]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cf0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006cf4:	6093      	str	r3, [r2, #8]
 8006cf6:	4b33      	ldr	r3, [pc, #204]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cf8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	69db      	ldr	r3, [r3, #28]
 8006cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d02:	4930      	ldr	r1, [pc, #192]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0304 	and.w	r3, r3, #4
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d004      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8006d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006d1c:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0310 	and.w	r3, r3, #16
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00a      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006d2a:	4b26      	ldr	r3, [pc, #152]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d30:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d38:	4922      	ldr	r1, [pc, #136]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0320 	and.w	r3, r3, #32
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d011      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d52:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5a:	491a      	ldr	r1, [pc, #104]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d6a:	d101      	bne.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d00a      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006d7c:	4b11      	ldr	r3, [pc, #68]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d82:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	490e      	ldr	r1, [pc, #56]	@ (8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d004      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2b80      	cmp	r3, #128	@ 0x80
 8006d9e:	f040 8091 	bne.w	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006da2:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006da8:	f7fd f80a 	bl	8003dc0 <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dae:	e013      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006db0:	f7fd f806 	bl	8003dc0 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d90c      	bls.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e0a3      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x386>
 8006dc2:	bf00      	nop
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	40007000 	.word	0x40007000
 8006dcc:	42470e40 	.word	0x42470e40
 8006dd0:	424711e0 	.word	0x424711e0
 8006dd4:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dd8:	4b4e      	ldr	r3, [pc, #312]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e5      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8006de4:	4a4c      	ldr	r2, [pc, #304]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dea:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d003      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d023      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d019      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d004      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e28:	d00e      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d019      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d115      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e46:	d110      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	019b      	lsls	r3, r3, #6
 8006e52:	431a      	orrs	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	061b      	lsls	r3, r3, #24
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	071b      	lsls	r3, r3, #28
 8006e62:	492c      	ldr	r1, [pc, #176]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d010      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685a      	ldr	r2, [r3, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	019b      	lsls	r3, r3, #6
 8006e80:	431a      	orrs	r2, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	061b      	lsls	r3, r3, #24
 8006e88:	431a      	orrs	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	071b      	lsls	r3, r3, #28
 8006e90:	4920      	ldr	r1, [pc, #128]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e98:	4b20      	ldr	r3, [pc, #128]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e9e:	f7fc ff8f 	bl	8003dc0 <HAL_GetTick>
 8006ea2:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ea4:	e008      	b.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ea6:	f7fc ff8b 	bl	8003dc0 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d901      	bls.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e028      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006eb8:	4b16      	ldr	r3, [pc, #88]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d0f0      	beq.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00a      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006ed0:	4b10      	ldr	r3, [pc, #64]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006ed2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ed6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ede:	490d      	ldr	r1, [pc, #52]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00a      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006ef2:	4b08      	ldr	r3, [pc, #32]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f00:	4904      	ldr	r1, [pc, #16]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	40023800 	.word	0x40023800
 8006f18:	424710d8 	.word	0x424710d8
 8006f1c:	42470068 	.word	0x42470068

08006f20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e273      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d075      	beq.n	800702a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006f3e:	4b88      	ldr	r3, [pc, #544]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f003 030c 	and.w	r3, r3, #12
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	d00c      	beq.n	8006f64 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f4a:	4b85      	ldr	r3, [pc, #532]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 030c 	and.w	r3, r3, #12
        || \
 8006f52:	2b08      	cmp	r3, #8
 8006f54:	d112      	bne.n	8006f7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f56:	4b82      	ldr	r3, [pc, #520]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f62:	d10b      	bne.n	8006f7c <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f64:	4b7e      	ldr	r3, [pc, #504]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d05b      	beq.n	8007028 <HAL_RCC_OscConfig+0x108>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d157      	bne.n	8007028 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e24e      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f84:	d106      	bne.n	8006f94 <HAL_RCC_OscConfig+0x74>
 8006f86:	4b76      	ldr	r3, [pc, #472]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a75      	ldr	r2, [pc, #468]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	e01d      	b.n	8006fd0 <HAL_RCC_OscConfig+0xb0>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f9c:	d10c      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x98>
 8006f9e:	4b70      	ldr	r3, [pc, #448]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a6f      	ldr	r2, [pc, #444]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	4b6d      	ldr	r3, [pc, #436]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a6c      	ldr	r2, [pc, #432]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fb4:	6013      	str	r3, [r2, #0]
 8006fb6:	e00b      	b.n	8006fd0 <HAL_RCC_OscConfig+0xb0>
 8006fb8:	4b69      	ldr	r3, [pc, #420]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a68      	ldr	r2, [pc, #416]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	4b66      	ldr	r3, [pc, #408]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a65      	ldr	r2, [pc, #404]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006fca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d013      	beq.n	8007000 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd8:	f7fc fef2 	bl	8003dc0 <HAL_GetTick>
 8006fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fde:	e008      	b.n	8006ff2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fe0:	f7fc feee 	bl	8003dc0 <HAL_GetTick>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2b64      	cmp	r3, #100	@ 0x64
 8006fec:	d901      	bls.n	8006ff2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e213      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ff2:	4b5b      	ldr	r3, [pc, #364]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d0f0      	beq.n	8006fe0 <HAL_RCC_OscConfig+0xc0>
 8006ffe:	e014      	b.n	800702a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007000:	f7fc fede 	bl	8003dc0 <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007006:	e008      	b.n	800701a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007008:	f7fc feda 	bl	8003dc0 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	2b64      	cmp	r3, #100	@ 0x64
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e1ff      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800701a:	4b51      	ldr	r3, [pc, #324]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1f0      	bne.n	8007008 <HAL_RCC_OscConfig+0xe8>
 8007026:	e000      	b.n	800702a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0302 	and.w	r3, r3, #2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d063      	beq.n	80070fe <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007036:	4b4a      	ldr	r3, [pc, #296]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f003 030c 	and.w	r3, r3, #12
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00b      	beq.n	800705a <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007042:	4b47      	ldr	r3, [pc, #284]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 030c 	and.w	r3, r3, #12
        || \
 800704a:	2b08      	cmp	r3, #8
 800704c:	d11c      	bne.n	8007088 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800704e:	4b44      	ldr	r3, [pc, #272]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d116      	bne.n	8007088 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800705a:	4b41      	ldr	r3, [pc, #260]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0302 	and.w	r3, r3, #2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d005      	beq.n	8007072 <HAL_RCC_OscConfig+0x152>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	2b01      	cmp	r3, #1
 800706c:	d001      	beq.n	8007072 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e1d3      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007072:	4b3b      	ldr	r3, [pc, #236]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	00db      	lsls	r3, r3, #3
 8007080:	4937      	ldr	r1, [pc, #220]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007082:	4313      	orrs	r3, r2
 8007084:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007086:	e03a      	b.n	80070fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d020      	beq.n	80070d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007090:	4b34      	ldr	r3, [pc, #208]	@ (8007164 <HAL_RCC_OscConfig+0x244>)
 8007092:	2201      	movs	r2, #1
 8007094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007096:	f7fc fe93 	bl	8003dc0 <HAL_GetTick>
 800709a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800709c:	e008      	b.n	80070b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800709e:	f7fc fe8f 	bl	8003dc0 <HAL_GetTick>
 80070a2:	4602      	mov	r2, r0
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	2b02      	cmp	r3, #2
 80070aa:	d901      	bls.n	80070b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80070ac:	2303      	movs	r3, #3
 80070ae:	e1b4      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070b0:	4b2b      	ldr	r3, [pc, #172]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d0f0      	beq.n	800709e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070bc:	4b28      	ldr	r3, [pc, #160]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	00db      	lsls	r3, r3, #3
 80070ca:	4925      	ldr	r1, [pc, #148]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	600b      	str	r3, [r1, #0]
 80070d0:	e015      	b.n	80070fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070d2:	4b24      	ldr	r3, [pc, #144]	@ (8007164 <HAL_RCC_OscConfig+0x244>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070d8:	f7fc fe72 	bl	8003dc0 <HAL_GetTick>
 80070dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070de:	e008      	b.n	80070f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070e0:	f7fc fe6e 	bl	8003dc0 <HAL_GetTick>
 80070e4:	4602      	mov	r2, r0
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d901      	bls.n	80070f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e193      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1f0      	bne.n	80070e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0308 	and.w	r3, r3, #8
 8007106:	2b00      	cmp	r3, #0
 8007108:	d036      	beq.n	8007178 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d016      	beq.n	8007140 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007112:	4b15      	ldr	r3, [pc, #84]	@ (8007168 <HAL_RCC_OscConfig+0x248>)
 8007114:	2201      	movs	r2, #1
 8007116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007118:	f7fc fe52 	bl	8003dc0 <HAL_GetTick>
 800711c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800711e:	e008      	b.n	8007132 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007120:	f7fc fe4e 	bl	8003dc0 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	2b02      	cmp	r3, #2
 800712c:	d901      	bls.n	8007132 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e173      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007132:	4b0b      	ldr	r3, [pc, #44]	@ (8007160 <HAL_RCC_OscConfig+0x240>)
 8007134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b00      	cmp	r3, #0
 800713c:	d0f0      	beq.n	8007120 <HAL_RCC_OscConfig+0x200>
 800713e:	e01b      	b.n	8007178 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007140:	4b09      	ldr	r3, [pc, #36]	@ (8007168 <HAL_RCC_OscConfig+0x248>)
 8007142:	2200      	movs	r2, #0
 8007144:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007146:	f7fc fe3b 	bl	8003dc0 <HAL_GetTick>
 800714a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800714c:	e00e      	b.n	800716c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800714e:	f7fc fe37 	bl	8003dc0 <HAL_GetTick>
 8007152:	4602      	mov	r2, r0
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	2b02      	cmp	r3, #2
 800715a:	d907      	bls.n	800716c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e15c      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
 8007160:	40023800 	.word	0x40023800
 8007164:	42470000 	.word	0x42470000
 8007168:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800716c:	4b8a      	ldr	r3, [pc, #552]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800716e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007170:	f003 0302 	and.w	r3, r3, #2
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1ea      	bne.n	800714e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0304 	and.w	r3, r3, #4
 8007180:	2b00      	cmp	r3, #0
 8007182:	f000 8097 	beq.w	80072b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007186:	2300      	movs	r3, #0
 8007188:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800718a:	4b83      	ldr	r3, [pc, #524]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800718c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d10f      	bne.n	80071b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007196:	2300      	movs	r3, #0
 8007198:	60bb      	str	r3, [r7, #8]
 800719a:	4b7f      	ldr	r3, [pc, #508]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800719c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719e:	4a7e      	ldr	r2, [pc, #504]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80071a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80071a6:	4b7c      	ldr	r3, [pc, #496]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80071a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071ae:	60bb      	str	r3, [r7, #8]
 80071b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071b2:	2301      	movs	r3, #1
 80071b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071b6:	4b79      	ldr	r3, [pc, #484]	@ (800739c <HAL_RCC_OscConfig+0x47c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d118      	bne.n	80071f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071c2:	4b76      	ldr	r3, [pc, #472]	@ (800739c <HAL_RCC_OscConfig+0x47c>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a75      	ldr	r2, [pc, #468]	@ (800739c <HAL_RCC_OscConfig+0x47c>)
 80071c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071ce:	f7fc fdf7 	bl	8003dc0 <HAL_GetTick>
 80071d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071d4:	e008      	b.n	80071e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071d6:	f7fc fdf3 	bl	8003dc0 <HAL_GetTick>
 80071da:	4602      	mov	r2, r0
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d901      	bls.n	80071e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e118      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071e8:	4b6c      	ldr	r3, [pc, #432]	@ (800739c <HAL_RCC_OscConfig+0x47c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d0f0      	beq.n	80071d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d106      	bne.n	800720a <HAL_RCC_OscConfig+0x2ea>
 80071fc:	4b66      	ldr	r3, [pc, #408]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80071fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007200:	4a65      	ldr	r2, [pc, #404]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007202:	f043 0301 	orr.w	r3, r3, #1
 8007206:	6713      	str	r3, [r2, #112]	@ 0x70
 8007208:	e01c      	b.n	8007244 <HAL_RCC_OscConfig+0x324>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	2b05      	cmp	r3, #5
 8007210:	d10c      	bne.n	800722c <HAL_RCC_OscConfig+0x30c>
 8007212:	4b61      	ldr	r3, [pc, #388]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007216:	4a60      	ldr	r2, [pc, #384]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007218:	f043 0304 	orr.w	r3, r3, #4
 800721c:	6713      	str	r3, [r2, #112]	@ 0x70
 800721e:	4b5e      	ldr	r3, [pc, #376]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007222:	4a5d      	ldr	r2, [pc, #372]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	6713      	str	r3, [r2, #112]	@ 0x70
 800722a:	e00b      	b.n	8007244 <HAL_RCC_OscConfig+0x324>
 800722c:	4b5a      	ldr	r3, [pc, #360]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800722e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007230:	4a59      	ldr	r2, [pc, #356]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007232:	f023 0301 	bic.w	r3, r3, #1
 8007236:	6713      	str	r3, [r2, #112]	@ 0x70
 8007238:	4b57      	ldr	r3, [pc, #348]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800723a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800723c:	4a56      	ldr	r2, [pc, #344]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800723e:	f023 0304 	bic.w	r3, r3, #4
 8007242:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d015      	beq.n	8007278 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724c:	f7fc fdb8 	bl	8003dc0 <HAL_GetTick>
 8007250:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007252:	e00a      	b.n	800726a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007254:	f7fc fdb4 	bl	8003dc0 <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007262:	4293      	cmp	r3, r2
 8007264:	d901      	bls.n	800726a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e0d7      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800726a:	4b4b      	ldr	r3, [pc, #300]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800726c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d0ee      	beq.n	8007254 <HAL_RCC_OscConfig+0x334>
 8007276:	e014      	b.n	80072a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007278:	f7fc fda2 	bl	8003dc0 <HAL_GetTick>
 800727c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800727e:	e00a      	b.n	8007296 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007280:	f7fc fd9e 	bl	8003dc0 <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800728e:	4293      	cmp	r3, r2
 8007290:	d901      	bls.n	8007296 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e0c1      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007296:	4b40      	ldr	r3, [pc, #256]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800729a:	f003 0302 	and.w	r3, r3, #2
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1ee      	bne.n	8007280 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d105      	bne.n	80072b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80072aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ac:	4a3a      	ldr	r2, [pc, #232]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80072ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 80ad 	beq.w	8007418 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072be:	4b36      	ldr	r3, [pc, #216]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f003 030c 	and.w	r3, r3, #12
 80072c6:	2b08      	cmp	r3, #8
 80072c8:	d060      	beq.n	800738c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d145      	bne.n	800735e <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072d2:	4b33      	ldr	r3, [pc, #204]	@ (80073a0 <HAL_RCC_OscConfig+0x480>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d8:	f7fc fd72 	bl	8003dc0 <HAL_GetTick>
 80072dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072de:	e008      	b.n	80072f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072e0:	f7fc fd6e 	bl	8003dc0 <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d901      	bls.n	80072f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e093      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072f2:	4b29      	ldr	r3, [pc, #164]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1f0      	bne.n	80072e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	69da      	ldr	r2, [r3, #28]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	431a      	orrs	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730c:	019b      	lsls	r3, r3, #6
 800730e:	431a      	orrs	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007314:	085b      	lsrs	r3, r3, #1
 8007316:	3b01      	subs	r3, #1
 8007318:	041b      	lsls	r3, r3, #16
 800731a:	431a      	orrs	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007320:	061b      	lsls	r3, r3, #24
 8007322:	431a      	orrs	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007328:	071b      	lsls	r3, r3, #28
 800732a:	491b      	ldr	r1, [pc, #108]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 800732c:	4313      	orrs	r3, r2
 800732e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007330:	4b1b      	ldr	r3, [pc, #108]	@ (80073a0 <HAL_RCC_OscConfig+0x480>)
 8007332:	2201      	movs	r2, #1
 8007334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007336:	f7fc fd43 	bl	8003dc0 <HAL_GetTick>
 800733a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800733c:	e008      	b.n	8007350 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800733e:	f7fc fd3f 	bl	8003dc0 <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	2b02      	cmp	r3, #2
 800734a:	d901      	bls.n	8007350 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e064      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007350:	4b11      	ldr	r3, [pc, #68]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d0f0      	beq.n	800733e <HAL_RCC_OscConfig+0x41e>
 800735c:	e05c      	b.n	8007418 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800735e:	4b10      	ldr	r3, [pc, #64]	@ (80073a0 <HAL_RCC_OscConfig+0x480>)
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007364:	f7fc fd2c 	bl	8003dc0 <HAL_GetTick>
 8007368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800736a:	e008      	b.n	800737e <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800736c:	f7fc fd28 	bl	8003dc0 <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	2b02      	cmp	r3, #2
 8007378:	d901      	bls.n	800737e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e04d      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800737e:	4b06      	ldr	r3, [pc, #24]	@ (8007398 <HAL_RCC_OscConfig+0x478>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1f0      	bne.n	800736c <HAL_RCC_OscConfig+0x44c>
 800738a:	e045      	b.n	8007418 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	699b      	ldr	r3, [r3, #24]
 8007390:	2b01      	cmp	r3, #1
 8007392:	d107      	bne.n	80073a4 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e040      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
 8007398:	40023800 	.word	0x40023800
 800739c:	40007000 	.word	0x40007000
 80073a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073a4:	4b1f      	ldr	r3, [pc, #124]	@ (8007424 <HAL_RCC_OscConfig+0x504>)
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d030      	beq.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073bc:	429a      	cmp	r2, r3
 80073be:	d129      	bne.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d122      	bne.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80073d4:	4013      	ands	r3, r2
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80073da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073dc:	4293      	cmp	r3, r2
 80073de:	d119      	bne.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ea:	085b      	lsrs	r3, r3, #1
 80073ec:	3b01      	subs	r3, #1
 80073ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d10f      	bne.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007400:	429a      	cmp	r2, r3
 8007402:	d107      	bne.n	8007414 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007410:	429a      	cmp	r2, r3
 8007412:	d001      	beq.n	8007418 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e000      	b.n	800741a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3718      	adds	r7, #24
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	40023800 	.word	0x40023800

08007428 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e041      	b.n	80074be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d106      	bne.n	8007454 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7fc f9a6 	bl	80037a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2202      	movs	r2, #2
 8007458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	3304      	adds	r3, #4
 8007464:	4619      	mov	r1, r3
 8007466:	4610      	mov	r0, r2
 8007468:	f000 fbf0 	bl	8007c4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3708      	adds	r7, #8
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b082      	sub	sp, #8
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e041      	b.n	800755c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d106      	bne.n	80074f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f839 	bl	8007564 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2202      	movs	r2, #2
 80074f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3304      	adds	r3, #4
 8007502:	4619      	mov	r1, r3
 8007504:	4610      	mov	r0, r2
 8007506:	f000 fba1 	bl	8007c4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	4618      	mov	r0, r3
 800755e:	3708      	adds	r7, #8
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d109      	bne.n	800759c <HAL_TIM_PWM_Start+0x24>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b01      	cmp	r3, #1
 8007592:	bf14      	ite	ne
 8007594:	2301      	movne	r3, #1
 8007596:	2300      	moveq	r3, #0
 8007598:	b2db      	uxtb	r3, r3
 800759a:	e022      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d109      	bne.n	80075b6 <HAL_TIM_PWM_Start+0x3e>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	bf14      	ite	ne
 80075ae:	2301      	movne	r3, #1
 80075b0:	2300      	moveq	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	e015      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d109      	bne.n	80075d0 <HAL_TIM_PWM_Start+0x58>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	bf14      	ite	ne
 80075c8:	2301      	movne	r3, #1
 80075ca:	2300      	moveq	r3, #0
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	e008      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b01      	cmp	r3, #1
 80075da:	bf14      	ite	ne
 80075dc:	2301      	movne	r3, #1
 80075de:	2300      	moveq	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e07c      	b.n	80076e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d104      	bne.n	80075fa <HAL_TIM_PWM_Start+0x82>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2202      	movs	r2, #2
 80075f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075f8:	e013      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	d104      	bne.n	800760a <HAL_TIM_PWM_Start+0x92>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007608:	e00b      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	2b08      	cmp	r3, #8
 800760e:	d104      	bne.n	800761a <HAL_TIM_PWM_Start+0xa2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007618:	e003      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2202      	movs	r2, #2
 800761e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2201      	movs	r2, #1
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fe04 	bl	8008238 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a2d      	ldr	r2, [pc, #180]	@ (80076ec <HAL_TIM_PWM_Start+0x174>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d004      	beq.n	8007644 <HAL_TIM_PWM_Start+0xcc>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a2c      	ldr	r2, [pc, #176]	@ (80076f0 <HAL_TIM_PWM_Start+0x178>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d101      	bne.n	8007648 <HAL_TIM_PWM_Start+0xd0>
 8007644:	2301      	movs	r3, #1
 8007646:	e000      	b.n	800764a <HAL_TIM_PWM_Start+0xd2>
 8007648:	2300      	movs	r3, #0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d007      	beq.n	800765e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800765c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a22      	ldr	r2, [pc, #136]	@ (80076ec <HAL_TIM_PWM_Start+0x174>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d022      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007670:	d01d      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a1f      	ldr	r2, [pc, #124]	@ (80076f4 <HAL_TIM_PWM_Start+0x17c>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d018      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a1d      	ldr	r2, [pc, #116]	@ (80076f8 <HAL_TIM_PWM_Start+0x180>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d013      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a1c      	ldr	r2, [pc, #112]	@ (80076fc <HAL_TIM_PWM_Start+0x184>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00e      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a16      	ldr	r2, [pc, #88]	@ (80076f0 <HAL_TIM_PWM_Start+0x178>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d009      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a18      	ldr	r2, [pc, #96]	@ (8007700 <HAL_TIM_PWM_Start+0x188>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d004      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a16      	ldr	r2, [pc, #88]	@ (8007704 <HAL_TIM_PWM_Start+0x18c>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d111      	bne.n	80076d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f003 0307 	and.w	r3, r3, #7
 80076b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2b06      	cmp	r3, #6
 80076be:	d010      	beq.n	80076e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f042 0201 	orr.w	r2, r2, #1
 80076ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d0:	e007      	b.n	80076e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f042 0201 	orr.w	r2, r2, #1
 80076e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40010400 	.word	0x40010400
 80076f4:	40000400 	.word	0x40000400
 80076f8:	40000800 	.word	0x40000800
 80076fc:	40000c00 	.word	0x40000c00
 8007700:	40014000 	.word	0x40014000
 8007704:	40001800 	.word	0x40001800

08007708 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b00      	cmp	r3, #0
 8007728:	d020      	beq.n	800776c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d01b      	beq.n	800776c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0202 	mvn.w	r2, #2
 800773c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	f003 0303 	and.w	r3, r3, #3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d003      	beq.n	800775a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fa5b 	bl	8007c0e <HAL_TIM_IC_CaptureCallback>
 8007758:	e005      	b.n	8007766 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fa4d 	bl	8007bfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 fa5e 	bl	8007c22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	f003 0304 	and.w	r3, r3, #4
 8007772:	2b00      	cmp	r3, #0
 8007774:	d020      	beq.n	80077b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f003 0304 	and.w	r3, r3, #4
 800777c:	2b00      	cmp	r3, #0
 800777e:	d01b      	beq.n	80077b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f06f 0204 	mvn.w	r2, #4
 8007788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2202      	movs	r2, #2
 800778e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	699b      	ldr	r3, [r3, #24]
 8007796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 fa35 	bl	8007c0e <HAL_TIM_IC_CaptureCallback>
 80077a4:	e005      	b.n	80077b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fa27 	bl	8007bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fa38 	bl	8007c22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f003 0308 	and.w	r3, r3, #8
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d020      	beq.n	8007804 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f003 0308 	and.w	r3, r3, #8
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d01b      	beq.n	8007804 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f06f 0208 	mvn.w	r2, #8
 80077d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2204      	movs	r2, #4
 80077da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69db      	ldr	r3, [r3, #28]
 80077e2:	f003 0303 	and.w	r3, r3, #3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fa0f 	bl	8007c0e <HAL_TIM_IC_CaptureCallback>
 80077f0:	e005      	b.n	80077fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fa01 	bl	8007bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 fa12 	bl	8007c22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f003 0310 	and.w	r3, r3, #16
 800780a:	2b00      	cmp	r3, #0
 800780c:	d020      	beq.n	8007850 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b00      	cmp	r3, #0
 8007816:	d01b      	beq.n	8007850 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f06f 0210 	mvn.w	r2, #16
 8007820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2208      	movs	r2, #8
 8007826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	69db      	ldr	r3, [r3, #28]
 800782e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f9e9 	bl	8007c0e <HAL_TIM_IC_CaptureCallback>
 800783c:	e005      	b.n	800784a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f9db 	bl	8007bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f9ec 	bl	8007c22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	f003 0301 	and.w	r3, r3, #1
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00c      	beq.n	8007874 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	d007      	beq.n	8007874 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0201 	mvn.w	r2, #1
 800786c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7f9 fbf8 	bl	8001064 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00c      	beq.n	8007898 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007884:	2b00      	cmp	r3, #0
 8007886:	d007      	beq.n	8007898 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 fd7c 	bl	8008390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00c      	beq.n	80078bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d007      	beq.n	80078bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 f9bd 	bl	8007c36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	f003 0320 	and.w	r3, r3, #32
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00c      	beq.n	80078e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f003 0320 	and.w	r3, r3, #32
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d007      	beq.n	80078e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f06f 0220 	mvn.w	r2, #32
 80078d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fd4e 	bl	800837c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078e0:	bf00      	nop
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d101      	bne.n	8007906 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007902:	2302      	movs	r3, #2
 8007904:	e0ae      	b.n	8007a64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2201      	movs	r2, #1
 800790a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b0c      	cmp	r3, #12
 8007912:	f200 809f 	bhi.w	8007a54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007916:	a201      	add	r2, pc, #4	@ (adr r2, 800791c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800791c:	08007951 	.word	0x08007951
 8007920:	08007a55 	.word	0x08007a55
 8007924:	08007a55 	.word	0x08007a55
 8007928:	08007a55 	.word	0x08007a55
 800792c:	08007991 	.word	0x08007991
 8007930:	08007a55 	.word	0x08007a55
 8007934:	08007a55 	.word	0x08007a55
 8007938:	08007a55 	.word	0x08007a55
 800793c:	080079d3 	.word	0x080079d3
 8007940:	08007a55 	.word	0x08007a55
 8007944:	08007a55 	.word	0x08007a55
 8007948:	08007a55 	.word	0x08007a55
 800794c:	08007a13 	.word	0x08007a13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	68b9      	ldr	r1, [r7, #8]
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fa24 	bl	8007da4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	699a      	ldr	r2, [r3, #24]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f042 0208 	orr.w	r2, r2, #8
 800796a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	699a      	ldr	r2, [r3, #24]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f022 0204 	bic.w	r2, r2, #4
 800797a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6999      	ldr	r1, [r3, #24]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	691a      	ldr	r2, [r3, #16]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	619a      	str	r2, [r3, #24]
      break;
 800798e:	e064      	b.n	8007a5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68b9      	ldr	r1, [r7, #8]
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fa74 	bl	8007e84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	699a      	ldr	r2, [r3, #24]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	699a      	ldr	r2, [r3, #24]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6999      	ldr	r1, [r3, #24]
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	021a      	lsls	r2, r3, #8
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	619a      	str	r2, [r3, #24]
      break;
 80079d0:	e043      	b.n	8007a5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68b9      	ldr	r1, [r7, #8]
 80079d8:	4618      	mov	r0, r3
 80079da:	f000 fac9 	bl	8007f70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	69da      	ldr	r2, [r3, #28]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f042 0208 	orr.w	r2, r2, #8
 80079ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	69da      	ldr	r2, [r3, #28]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f022 0204 	bic.w	r2, r2, #4
 80079fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	69d9      	ldr	r1, [r3, #28]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	691a      	ldr	r2, [r3, #16]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	61da      	str	r2, [r3, #28]
      break;
 8007a10:	e023      	b.n	8007a5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68b9      	ldr	r1, [r7, #8]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f000 fb1d 	bl	8008058 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	69da      	ldr	r2, [r3, #28]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	69da      	ldr	r2, [r3, #28]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	69d9      	ldr	r1, [r3, #28]
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	691b      	ldr	r3, [r3, #16]
 8007a48:	021a      	lsls	r2, r3, #8
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	61da      	str	r2, [r3, #28]
      break;
 8007a52:	e002      	b.n	8007a5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	75fb      	strb	r3, [r7, #23]
      break;
 8007a58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3718      	adds	r7, #24
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d101      	bne.n	8007a88 <HAL_TIM_ConfigClockSource+0x1c>
 8007a84:	2302      	movs	r3, #2
 8007a86:	e0b4      	b.n	8007bf2 <HAL_TIM_ConfigClockSource+0x186>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007aa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007aae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ac0:	d03e      	beq.n	8007b40 <HAL_TIM_ConfigClockSource+0xd4>
 8007ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ac6:	f200 8087 	bhi.w	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ace:	f000 8086 	beq.w	8007bde <HAL_TIM_ConfigClockSource+0x172>
 8007ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ad6:	d87f      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ad8:	2b70      	cmp	r3, #112	@ 0x70
 8007ada:	d01a      	beq.n	8007b12 <HAL_TIM_ConfigClockSource+0xa6>
 8007adc:	2b70      	cmp	r3, #112	@ 0x70
 8007ade:	d87b      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ae0:	2b60      	cmp	r3, #96	@ 0x60
 8007ae2:	d050      	beq.n	8007b86 <HAL_TIM_ConfigClockSource+0x11a>
 8007ae4:	2b60      	cmp	r3, #96	@ 0x60
 8007ae6:	d877      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ae8:	2b50      	cmp	r3, #80	@ 0x50
 8007aea:	d03c      	beq.n	8007b66 <HAL_TIM_ConfigClockSource+0xfa>
 8007aec:	2b50      	cmp	r3, #80	@ 0x50
 8007aee:	d873      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007af0:	2b40      	cmp	r3, #64	@ 0x40
 8007af2:	d058      	beq.n	8007ba6 <HAL_TIM_ConfigClockSource+0x13a>
 8007af4:	2b40      	cmp	r3, #64	@ 0x40
 8007af6:	d86f      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007af8:	2b30      	cmp	r3, #48	@ 0x30
 8007afa:	d064      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0x15a>
 8007afc:	2b30      	cmp	r3, #48	@ 0x30
 8007afe:	d86b      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007b00:	2b20      	cmp	r3, #32
 8007b02:	d060      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0x15a>
 8007b04:	2b20      	cmp	r3, #32
 8007b06:	d867      	bhi.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d05c      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0x15a>
 8007b0c:	2b10      	cmp	r3, #16
 8007b0e:	d05a      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0x15a>
 8007b10:	e062      	b.n	8007bd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b22:	f000 fb69 	bl	80081f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007b34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68ba      	ldr	r2, [r7, #8]
 8007b3c:	609a      	str	r2, [r3, #8]
      break;
 8007b3e:	e04f      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b50:	f000 fb52 	bl	80081f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689a      	ldr	r2, [r3, #8]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007b62:	609a      	str	r2, [r3, #8]
      break;
 8007b64:	e03c      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b72:	461a      	mov	r2, r3
 8007b74:	f000 fac6 	bl	8008104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2150      	movs	r1, #80	@ 0x50
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fb1f 	bl	80081c2 <TIM_ITRx_SetConfig>
      break;
 8007b84:	e02c      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b92:	461a      	mov	r2, r3
 8007b94:	f000 fae5 	bl	8008162 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2160      	movs	r1, #96	@ 0x60
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f000 fb0f 	bl	80081c2 <TIM_ITRx_SetConfig>
      break;
 8007ba4:	e01c      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	f000 faa6 	bl	8008104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2140      	movs	r1, #64	@ 0x40
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f000 faff 	bl	80081c2 <TIM_ITRx_SetConfig>
      break;
 8007bc4:	e00c      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f000 faf6 	bl	80081c2 <TIM_ITRx_SetConfig>
      break;
 8007bd6:	e003      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	73fb      	strb	r3, [r7, #15]
      break;
 8007bdc:	e000      	b.n	8007be0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007bde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b083      	sub	sp, #12
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b083      	sub	sp, #12
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c16:	bf00      	nop
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c2a:	bf00      	nop
 8007c2c:	370c      	adds	r7, #12
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr

08007c36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c3e:	bf00      	nop
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
	...

08007c4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a46      	ldr	r2, [pc, #280]	@ (8007d78 <TIM_Base_SetConfig+0x12c>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d013      	beq.n	8007c8c <TIM_Base_SetConfig+0x40>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c6a:	d00f      	beq.n	8007c8c <TIM_Base_SetConfig+0x40>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a43      	ldr	r2, [pc, #268]	@ (8007d7c <TIM_Base_SetConfig+0x130>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d00b      	beq.n	8007c8c <TIM_Base_SetConfig+0x40>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a42      	ldr	r2, [pc, #264]	@ (8007d80 <TIM_Base_SetConfig+0x134>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d007      	beq.n	8007c8c <TIM_Base_SetConfig+0x40>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a41      	ldr	r2, [pc, #260]	@ (8007d84 <TIM_Base_SetConfig+0x138>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d003      	beq.n	8007c8c <TIM_Base_SetConfig+0x40>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	4a40      	ldr	r2, [pc, #256]	@ (8007d88 <TIM_Base_SetConfig+0x13c>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d108      	bne.n	8007c9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4a35      	ldr	r2, [pc, #212]	@ (8007d78 <TIM_Base_SetConfig+0x12c>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d02b      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cac:	d027      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	4a32      	ldr	r2, [pc, #200]	@ (8007d7c <TIM_Base_SetConfig+0x130>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d023      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a31      	ldr	r2, [pc, #196]	@ (8007d80 <TIM_Base_SetConfig+0x134>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d01f      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	4a30      	ldr	r2, [pc, #192]	@ (8007d84 <TIM_Base_SetConfig+0x138>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d01b      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	4a2f      	ldr	r2, [pc, #188]	@ (8007d88 <TIM_Base_SetConfig+0x13c>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d017      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a2e      	ldr	r2, [pc, #184]	@ (8007d8c <TIM_Base_SetConfig+0x140>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d013      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a2d      	ldr	r2, [pc, #180]	@ (8007d90 <TIM_Base_SetConfig+0x144>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d00f      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a2c      	ldr	r2, [pc, #176]	@ (8007d94 <TIM_Base_SetConfig+0x148>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d00b      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a2b      	ldr	r2, [pc, #172]	@ (8007d98 <TIM_Base_SetConfig+0x14c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d007      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8007d9c <TIM_Base_SetConfig+0x150>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d003      	beq.n	8007cfe <TIM_Base_SetConfig+0xb2>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a29      	ldr	r2, [pc, #164]	@ (8007da0 <TIM_Base_SetConfig+0x154>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d108      	bne.n	8007d10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	695b      	ldr	r3, [r3, #20]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a10      	ldr	r2, [pc, #64]	@ (8007d78 <TIM_Base_SetConfig+0x12c>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d003      	beq.n	8007d44 <TIM_Base_SetConfig+0xf8>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a12      	ldr	r2, [pc, #72]	@ (8007d88 <TIM_Base_SetConfig+0x13c>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d103      	bne.n	8007d4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	691a      	ldr	r2, [r3, #16]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	691b      	ldr	r3, [r3, #16]
 8007d56:	f003 0301 	and.w	r3, r3, #1
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d105      	bne.n	8007d6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	f023 0201 	bic.w	r2, r3, #1
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	611a      	str	r2, [r3, #16]
  }
}
 8007d6a:	bf00      	nop
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	40010000 	.word	0x40010000
 8007d7c:	40000400 	.word	0x40000400
 8007d80:	40000800 	.word	0x40000800
 8007d84:	40000c00 	.word	0x40000c00
 8007d88:	40010400 	.word	0x40010400
 8007d8c:	40014000 	.word	0x40014000
 8007d90:	40014400 	.word	0x40014400
 8007d94:	40014800 	.word	0x40014800
 8007d98:	40001800 	.word	0x40001800
 8007d9c:	40001c00 	.word	0x40001c00
 8007da0:	40002000 	.word	0x40002000

08007da4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b087      	sub	sp, #28
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	f023 0201 	bic.w	r2, r3, #1
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f023 0303 	bic.w	r3, r3, #3
 8007dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f023 0302 	bic.w	r3, r3, #2
 8007dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a20      	ldr	r2, [pc, #128]	@ (8007e7c <TIM_OC1_SetConfig+0xd8>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d003      	beq.n	8007e08 <TIM_OC1_SetConfig+0x64>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a1f      	ldr	r2, [pc, #124]	@ (8007e80 <TIM_OC1_SetConfig+0xdc>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d10c      	bne.n	8007e22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	f023 0308 	bic.w	r3, r3, #8
 8007e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	697a      	ldr	r2, [r7, #20]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f023 0304 	bic.w	r3, r3, #4
 8007e20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a15      	ldr	r2, [pc, #84]	@ (8007e7c <TIM_OC1_SetConfig+0xd8>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d003      	beq.n	8007e32 <TIM_OC1_SetConfig+0x8e>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a14      	ldr	r2, [pc, #80]	@ (8007e80 <TIM_OC1_SetConfig+0xdc>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d111      	bne.n	8007e56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	621a      	str	r2, [r3, #32]
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	40010000 	.word	0x40010000
 8007e80:	40010400 	.word	0x40010400

08007e84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b087      	sub	sp, #28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a1b      	ldr	r3, [r3, #32]
 8007e98:	f023 0210 	bic.w	r2, r3, #16
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	021b      	lsls	r3, r3, #8
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	f023 0320 	bic.w	r3, r3, #32
 8007ece:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	011b      	lsls	r3, r3, #4
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	4a22      	ldr	r2, [pc, #136]	@ (8007f68 <TIM_OC2_SetConfig+0xe4>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d003      	beq.n	8007eec <TIM_OC2_SetConfig+0x68>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a21      	ldr	r2, [pc, #132]	@ (8007f6c <TIM_OC2_SetConfig+0xe8>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d10d      	bne.n	8007f08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	011b      	lsls	r3, r3, #4
 8007efa:	697a      	ldr	r2, [r7, #20]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a17      	ldr	r2, [pc, #92]	@ (8007f68 <TIM_OC2_SetConfig+0xe4>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d003      	beq.n	8007f18 <TIM_OC2_SetConfig+0x94>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a16      	ldr	r2, [pc, #88]	@ (8007f6c <TIM_OC2_SetConfig+0xe8>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d113      	bne.n	8007f40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007f1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007f26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	685a      	ldr	r2, [r3, #4]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	621a      	str	r2, [r3, #32]
}
 8007f5a:	bf00      	nop
 8007f5c:	371c      	adds	r7, #28
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	40010000 	.word	0x40010000
 8007f6c:	40010400 	.word	0x40010400

08007f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b087      	sub	sp, #28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a1b      	ldr	r3, [r3, #32]
 8007f84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f023 0303 	bic.w	r3, r3, #3
 8007fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	021b      	lsls	r3, r3, #8
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a21      	ldr	r2, [pc, #132]	@ (8008050 <TIM_OC3_SetConfig+0xe0>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d003      	beq.n	8007fd6 <TIM_OC3_SetConfig+0x66>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a20      	ldr	r2, [pc, #128]	@ (8008054 <TIM_OC3_SetConfig+0xe4>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d10d      	bne.n	8007ff2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	021b      	lsls	r3, r3, #8
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a16      	ldr	r2, [pc, #88]	@ (8008050 <TIM_OC3_SetConfig+0xe0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d003      	beq.n	8008002 <TIM_OC3_SetConfig+0x92>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a15      	ldr	r2, [pc, #84]	@ (8008054 <TIM_OC3_SetConfig+0xe4>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d113      	bne.n	800802a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	695b      	ldr	r3, [r3, #20]
 8008016:	011b      	lsls	r3, r3, #4
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	4313      	orrs	r3, r2
 800801c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	4313      	orrs	r3, r2
 8008028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	621a      	str	r2, [r3, #32]
}
 8008044:	bf00      	nop
 8008046:	371c      	adds	r7, #28
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	40010000 	.word	0x40010000
 8008054:	40010400 	.word	0x40010400

08008058 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008058:	b480      	push	{r7}
 800805a:	b087      	sub	sp, #28
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a1b      	ldr	r3, [r3, #32]
 8008066:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	69db      	ldr	r3, [r3, #28]
 800807e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800808e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	021b      	lsls	r3, r3, #8
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4313      	orrs	r3, r2
 800809a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80080a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	031b      	lsls	r3, r3, #12
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a12      	ldr	r2, [pc, #72]	@ (80080fc <TIM_OC4_SetConfig+0xa4>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d003      	beq.n	80080c0 <TIM_OC4_SetConfig+0x68>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a11      	ldr	r2, [pc, #68]	@ (8008100 <TIM_OC4_SetConfig+0xa8>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d109      	bne.n	80080d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	695b      	ldr	r3, [r3, #20]
 80080cc:	019b      	lsls	r3, r3, #6
 80080ce:	697a      	ldr	r2, [r7, #20]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	685a      	ldr	r2, [r3, #4]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	621a      	str	r2, [r3, #32]
}
 80080ee:	bf00      	nop
 80080f0:	371c      	adds	r7, #28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	40010000 	.word	0x40010000
 8008100:	40010400 	.word	0x40010400

08008104 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	f023 0201 	bic.w	r2, r3, #1
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800812e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	4313      	orrs	r3, r2
 8008138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	f023 030a 	bic.w	r3, r3, #10
 8008140:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	4313      	orrs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	621a      	str	r2, [r3, #32]
}
 8008156:	bf00      	nop
 8008158:	371c      	adds	r7, #28
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr

08008162 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008162:	b480      	push	{r7}
 8008164:	b087      	sub	sp, #28
 8008166:	af00      	add	r7, sp, #0
 8008168:	60f8      	str	r0, [r7, #12]
 800816a:	60b9      	str	r1, [r7, #8]
 800816c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	f023 0210 	bic.w	r2, r3, #16
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	699b      	ldr	r3, [r3, #24]
 8008184:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800818c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	031b      	lsls	r3, r3, #12
 8008192:	693a      	ldr	r2, [r7, #16]
 8008194:	4313      	orrs	r3, r2
 8008196:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800819e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	011b      	lsls	r3, r3, #4
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	621a      	str	r2, [r3, #32]
}
 80081b6:	bf00      	nop
 80081b8:	371c      	adds	r7, #28
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081c2:	b480      	push	{r7}
 80081c4:	b085      	sub	sp, #20
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081da:	683a      	ldr	r2, [r7, #0]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	4313      	orrs	r3, r2
 80081e0:	f043 0307 	orr.w	r3, r3, #7
 80081e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	609a      	str	r2, [r3, #8]
}
 80081ec:	bf00      	nop
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
 8008204:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008212:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	021a      	lsls	r2, r3, #8
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	431a      	orrs	r2, r3
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	4313      	orrs	r3, r2
 8008220:	697a      	ldr	r2, [r7, #20]
 8008222:	4313      	orrs	r3, r2
 8008224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	697a      	ldr	r2, [r7, #20]
 800822a:	609a      	str	r2, [r3, #8]
}
 800822c:	bf00      	nop
 800822e:	371c      	adds	r7, #28
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f003 031f 	and.w	r3, r3, #31
 800824a:	2201      	movs	r2, #1
 800824c:	fa02 f303 	lsl.w	r3, r2, r3
 8008250:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6a1a      	ldr	r2, [r3, #32]
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	43db      	mvns	r3, r3
 800825a:	401a      	ands	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6a1a      	ldr	r2, [r3, #32]
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f003 031f 	and.w	r3, r3, #31
 800826a:	6879      	ldr	r1, [r7, #4]
 800826c:	fa01 f303 	lsl.w	r3, r1, r3
 8008270:	431a      	orrs	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	621a      	str	r2, [r3, #32]
}
 8008276:	bf00      	nop
 8008278:	371c      	adds	r7, #28
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
	...

08008284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008298:	2302      	movs	r3, #2
 800829a:	e05a      	b.n	8008352 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2202      	movs	r2, #2
 80082a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a21      	ldr	r2, [pc, #132]	@ (8008360 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d022      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082e8:	d01d      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a1d      	ldr	r2, [pc, #116]	@ (8008364 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d018      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008368 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d013      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a1a      	ldr	r2, [pc, #104]	@ (800836c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d00e      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a18      	ldr	r2, [pc, #96]	@ (8008370 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d009      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a17      	ldr	r2, [pc, #92]	@ (8008374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d004      	beq.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a15      	ldr	r2, [pc, #84]	@ (8008378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d10c      	bne.n	8008340 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800832c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	68ba      	ldr	r2, [r7, #8]
 8008334:	4313      	orrs	r3, r2
 8008336:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68ba      	ldr	r2, [r7, #8]
 800833e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	40010000 	.word	0x40010000
 8008364:	40000400 	.word	0x40000400
 8008368:	40000800 	.word	0x40000800
 800836c:	40000c00 	.word	0x40000c00
 8008370:	40010400 	.word	0x40010400
 8008374:	40014000 	.word	0x40014000
 8008378:	40001800 	.word	0x40001800

0800837c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d101      	bne.n	80083b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e042      	b.n	800843c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d106      	bne.n	80083d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f7fb fa5c 	bl	8003888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2224      	movs	r2, #36	@ 0x24
 80083d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68da      	ldr	r2, [r3, #12]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80083e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 fdf3 	bl	8008fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	691a      	ldr	r2, [r3, #16]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	695a      	ldr	r2, [r3, #20]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800840c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	68da      	ldr	r2, [r3, #12]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800841c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2200      	movs	r2, #0
 8008422:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2220      	movs	r2, #32
 8008430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b08a      	sub	sp, #40	@ 0x28
 8008448:	af02      	add	r7, sp, #8
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	4613      	mov	r3, r2
 8008452:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008454:	2300      	movs	r3, #0
 8008456:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800845e:	b2db      	uxtb	r3, r3
 8008460:	2b20      	cmp	r3, #32
 8008462:	d175      	bne.n	8008550 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d002      	beq.n	8008470 <HAL_UART_Transmit+0x2c>
 800846a:	88fb      	ldrh	r3, [r7, #6]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e06e      	b.n	8008552 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2221      	movs	r2, #33	@ 0x21
 800847e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008482:	f7fb fc9d 	bl	8003dc0 <HAL_GetTick>
 8008486:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	88fa      	ldrh	r2, [r7, #6]
 800848c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	88fa      	ldrh	r2, [r7, #6]
 8008492:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800849c:	d108      	bne.n	80084b0 <HAL_UART_Transmit+0x6c>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d104      	bne.n	80084b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80084a6:	2300      	movs	r3, #0
 80084a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	61bb      	str	r3, [r7, #24]
 80084ae:	e003      	b.n	80084b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084b4:	2300      	movs	r3, #0
 80084b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80084b8:	e02e      	b.n	8008518 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	9300      	str	r3, [sp, #0]
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	2200      	movs	r2, #0
 80084c2:	2180      	movs	r1, #128	@ 0x80
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 fb55 	bl	8008b74 <UART_WaitOnFlagUntilTimeout>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d005      	beq.n	80084dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2220      	movs	r2, #32
 80084d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80084d8:	2303      	movs	r3, #3
 80084da:	e03a      	b.n	8008552 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10b      	bne.n	80084fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	881b      	ldrh	r3, [r3, #0]
 80084e6:	461a      	mov	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	3302      	adds	r3, #2
 80084f6:	61bb      	str	r3, [r7, #24]
 80084f8:	e007      	b.n	800850a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	781a      	ldrb	r2, [r3, #0]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	3301      	adds	r3, #1
 8008508:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800850e:	b29b      	uxth	r3, r3
 8008510:	3b01      	subs	r3, #1
 8008512:	b29a      	uxth	r2, r3
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800851c:	b29b      	uxth	r3, r3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1cb      	bne.n	80084ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	2200      	movs	r2, #0
 800852a:	2140      	movs	r1, #64	@ 0x40
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 fb21 	bl	8008b74 <UART_WaitOnFlagUntilTimeout>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d005      	beq.n	8008544 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2220      	movs	r2, #32
 800853c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e006      	b.n	8008552 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2220      	movs	r2, #32
 8008548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800854c:	2300      	movs	r3, #0
 800854e:	e000      	b.n	8008552 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008550:	2302      	movs	r3, #2
  }
}
 8008552:	4618      	mov	r0, r3
 8008554:	3720      	adds	r7, #32
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b08c      	sub	sp, #48	@ 0x30
 800855e:	af00      	add	r7, sp, #0
 8008560:	60f8      	str	r0, [r7, #12]
 8008562:	60b9      	str	r1, [r7, #8]
 8008564:	4613      	mov	r3, r2
 8008566:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b20      	cmp	r3, #32
 8008572:	d14a      	bne.n	800860a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d002      	beq.n	8008580 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800857a:	88fb      	ldrh	r3, [r7, #6]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d101      	bne.n	8008584 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	e043      	b.n	800860c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2201      	movs	r2, #1
 8008588:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8008590:	88fb      	ldrh	r3, [r7, #6]
 8008592:	461a      	mov	r2, r3
 8008594:	68b9      	ldr	r1, [r7, #8]
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f000 fb45 	bl	8008c26 <UART_Start_Receive_IT>
 800859c:	4603      	mov	r3, r0
 800859e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80085a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d12c      	bne.n	8008604 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d125      	bne.n	80085fe <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085b2:	2300      	movs	r3, #0
 80085b4:	613b      	str	r3, [r7, #16]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	613b      	str	r3, [r7, #16]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	613b      	str	r3, [r7, #16]
 80085c6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	330c      	adds	r3, #12
 80085ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	e853 3f00 	ldrex	r3, [r3]
 80085d6:	617b      	str	r3, [r7, #20]
   return(result);
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	f043 0310 	orr.w	r3, r3, #16
 80085de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80085ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ec:	6a39      	ldr	r1, [r7, #32]
 80085ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085f0:	e841 2300 	strex	r3, r2, [r1]
 80085f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1e5      	bne.n	80085c8 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80085fc:	e002      	b.n	8008604 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008604:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008608:	e000      	b.n	800860c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800860a:	2302      	movs	r3, #2
  }
}
 800860c:	4618      	mov	r0, r3
 800860e:	3730      	adds	r7, #48	@ 0x30
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b0ba      	sub	sp, #232	@ 0xe8
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800863a:	2300      	movs	r3, #0
 800863c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008640:	2300      	movs	r3, #0
 8008642:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800864a:	f003 030f 	and.w	r3, r3, #15
 800864e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008652:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10f      	bne.n	800867a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800865a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800865e:	f003 0320 	and.w	r3, r3, #32
 8008662:	2b00      	cmp	r3, #0
 8008664:	d009      	beq.n	800867a <HAL_UART_IRQHandler+0x66>
 8008666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800866a:	f003 0320 	and.w	r3, r3, #32
 800866e:	2b00      	cmp	r3, #0
 8008670:	d003      	beq.n	800867a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fbf0 	bl	8008e58 <UART_Receive_IT>
      return;
 8008678:	e25b      	b.n	8008b32 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800867a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800867e:	2b00      	cmp	r3, #0
 8008680:	f000 80de 	beq.w	8008840 <HAL_UART_IRQHandler+0x22c>
 8008684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008688:	f003 0301 	and.w	r3, r3, #1
 800868c:	2b00      	cmp	r3, #0
 800868e:	d106      	bne.n	800869e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008694:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 80d1 	beq.w	8008840 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800869e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00b      	beq.n	80086c2 <HAL_UART_IRQHandler+0xae>
 80086aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d005      	beq.n	80086c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ba:	f043 0201 	orr.w	r2, r3, #1
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086c6:	f003 0304 	and.w	r3, r3, #4
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00b      	beq.n	80086e6 <HAL_UART_IRQHandler+0xd2>
 80086ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d2:	f003 0301 	and.w	r3, r3, #1
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d005      	beq.n	80086e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086de:	f043 0202 	orr.w	r2, r3, #2
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ea:	f003 0302 	and.w	r3, r3, #2
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00b      	beq.n	800870a <HAL_UART_IRQHandler+0xf6>
 80086f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d005      	beq.n	800870a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008702:	f043 0204 	orr.w	r2, r3, #4
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800870a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800870e:	f003 0308 	and.w	r3, r3, #8
 8008712:	2b00      	cmp	r3, #0
 8008714:	d011      	beq.n	800873a <HAL_UART_IRQHandler+0x126>
 8008716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800871a:	f003 0320 	and.w	r3, r3, #32
 800871e:	2b00      	cmp	r3, #0
 8008720:	d105      	bne.n	800872e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008722:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008726:	f003 0301 	and.w	r3, r3, #1
 800872a:	2b00      	cmp	r3, #0
 800872c:	d005      	beq.n	800873a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008732:	f043 0208 	orr.w	r2, r3, #8
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800873e:	2b00      	cmp	r3, #0
 8008740:	f000 81f2 	beq.w	8008b28 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008748:	f003 0320 	and.w	r3, r3, #32
 800874c:	2b00      	cmp	r3, #0
 800874e:	d008      	beq.n	8008762 <HAL_UART_IRQHandler+0x14e>
 8008750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b00      	cmp	r3, #0
 800875a:	d002      	beq.n	8008762 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fb7b 	bl	8008e58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	695b      	ldr	r3, [r3, #20]
 8008768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800876c:	2b40      	cmp	r3, #64	@ 0x40
 800876e:	bf0c      	ite	eq
 8008770:	2301      	moveq	r3, #1
 8008772:	2300      	movne	r3, #0
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d103      	bne.n	800878e <HAL_UART_IRQHandler+0x17a>
 8008786:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800878a:	2b00      	cmp	r3, #0
 800878c:	d04f      	beq.n	800882e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 fa83 	bl	8008c9a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800879e:	2b40      	cmp	r3, #64	@ 0x40
 80087a0:	d141      	bne.n	8008826 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3314      	adds	r3, #20
 80087a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087b0:	e853 3f00 	ldrex	r3, [r3]
 80087b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	3314      	adds	r3, #20
 80087ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80087ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80087d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80087da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80087de:	e841 2300 	strex	r3, r2, [r1]
 80087e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80087e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1d9      	bne.n	80087a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d013      	beq.n	800881e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087fa:	4a7e      	ldr	r2, [pc, #504]	@ (80089f4 <HAL_UART_IRQHandler+0x3e0>)
 80087fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008802:	4618      	mov	r0, r3
 8008804:	f7fb fc8d 	bl	8004122 <HAL_DMA_Abort_IT>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d016      	beq.n	800883c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008818:	4610      	mov	r0, r2
 800881a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800881c:	e00e      	b.n	800883c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 f99e 	bl	8008b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008824:	e00a      	b.n	800883c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f99a 	bl	8008b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800882c:	e006      	b.n	800883c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f996 	bl	8008b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800883a:	e175      	b.n	8008b28 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800883c:	bf00      	nop
    return;
 800883e:	e173      	b.n	8008b28 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008844:	2b01      	cmp	r3, #1
 8008846:	f040 814f 	bne.w	8008ae8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800884a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800884e:	f003 0310 	and.w	r3, r3, #16
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 8148 	beq.w	8008ae8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800885c:	f003 0310 	and.w	r3, r3, #16
 8008860:	2b00      	cmp	r3, #0
 8008862:	f000 8141 	beq.w	8008ae8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008866:	2300      	movs	r3, #0
 8008868:	60bb      	str	r3, [r7, #8]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	60bb      	str	r3, [r7, #8]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	60bb      	str	r3, [r7, #8]
 800887a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008886:	2b40      	cmp	r3, #64	@ 0x40
 8008888:	f040 80b6 	bne.w	80089f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008898:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800889c:	2b00      	cmp	r3, #0
 800889e:	f000 8145 	beq.w	8008b2c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088aa:	429a      	cmp	r2, r3
 80088ac:	f080 813e 	bcs.w	8008b2c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088bc:	69db      	ldr	r3, [r3, #28]
 80088be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088c2:	f000 8088 	beq.w	80089d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	330c      	adds	r3, #12
 80088cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088d4:	e853 3f00 	ldrex	r3, [r3]
 80088d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80088dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	330c      	adds	r3, #12
 80088ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80088f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80088f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80088fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008902:	e841 2300 	strex	r3, r2, [r1]
 8008906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800890a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1d9      	bne.n	80088c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3314      	adds	r3, #20
 8008918:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008922:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008924:	f023 0301 	bic.w	r3, r3, #1
 8008928:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3314      	adds	r3, #20
 8008932:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008936:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800893a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800893e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008948:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e1      	bne.n	8008912 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	3314      	adds	r3, #20
 8008954:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008956:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008958:	e853 3f00 	ldrex	r3, [r3]
 800895c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800895e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008964:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3314      	adds	r3, #20
 800896e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008972:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008974:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008976:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008978:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800897a:	e841 2300 	strex	r3, r2, [r1]
 800897e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008980:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1e3      	bne.n	800894e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2220      	movs	r2, #32
 800898a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	330c      	adds	r3, #12
 800899a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800899e:	e853 3f00 	ldrex	r3, [r3]
 80089a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089a6:	f023 0310 	bic.w	r3, r3, #16
 80089aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	330c      	adds	r3, #12
 80089b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80089b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80089ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089c0:	e841 2300 	strex	r3, r2, [r1]
 80089c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80089c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1e3      	bne.n	8008994 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fb fb36 	bl	8004042 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2202      	movs	r2, #2
 80089da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	4619      	mov	r1, r3
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f7fa fa57 	bl	8002ea0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80089f2:	e09b      	b.n	8008b2c <HAL_UART_IRQHandler+0x518>
 80089f4:	08008d61 	.word	0x08008d61
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 808e 	beq.w	8008b30 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008a14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	f000 8089 	beq.w	8008b30 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	330c      	adds	r3, #12
 8008a24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	e853 3f00 	ldrex	r3, [r3]
 8008a2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	330c      	adds	r3, #12
 8008a3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008a42:	647a      	str	r2, [r7, #68]	@ 0x44
 8008a44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e3      	bne.n	8008a1e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3314      	adds	r3, #20
 8008a5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	623b      	str	r3, [r7, #32]
   return(result);
 8008a66:	6a3b      	ldr	r3, [r7, #32]
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3314      	adds	r3, #20
 8008a76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008a7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e3      	bne.n	8008a56 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	330c      	adds	r3, #12
 8008aa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f023 0310 	bic.w	r3, r3, #16
 8008ab2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	330c      	adds	r3, #12
 8008abc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008ac0:	61fa      	str	r2, [r7, #28]
 8008ac2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac4:	69b9      	ldr	r1, [r7, #24]
 8008ac6:	69fa      	ldr	r2, [r7, #28]
 8008ac8:	e841 2300 	strex	r3, r2, [r1]
 8008acc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1e3      	bne.n	8008a9c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ada:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ade:	4619      	mov	r1, r3
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f7fa f9dd 	bl	8002ea0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ae6:	e023      	b.n	8008b30 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d009      	beq.n	8008b08 <HAL_UART_IRQHandler+0x4f4>
 8008af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d003      	beq.n	8008b08 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 f941 	bl	8008d88 <UART_Transmit_IT>
    return;
 8008b06:	e014      	b.n	8008b32 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00e      	beq.n	8008b32 <HAL_UART_IRQHandler+0x51e>
 8008b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d008      	beq.n	8008b32 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 f981 	bl	8008e28 <UART_EndTransmit_IT>
    return;
 8008b26:	e004      	b.n	8008b32 <HAL_UART_IRQHandler+0x51e>
    return;
 8008b28:	bf00      	nop
 8008b2a:	e002      	b.n	8008b32 <HAL_UART_IRQHandler+0x51e>
      return;
 8008b2c:	bf00      	nop
 8008b2e:	e000      	b.n	8008b32 <HAL_UART_IRQHandler+0x51e>
      return;
 8008b30:	bf00      	nop
  }
}
 8008b32:	37e8      	adds	r7, #232	@ 0xe8
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b40:	bf00      	nop
 8008b42:	370c      	adds	r7, #12
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b54:	bf00      	nop
 8008b56:	370c      	adds	r7, #12
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b083      	sub	sp, #12
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b086      	sub	sp, #24
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	603b      	str	r3, [r7, #0]
 8008b80:	4613      	mov	r3, r2
 8008b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b84:	e03b      	b.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b86:	6a3b      	ldr	r3, [r7, #32]
 8008b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8c:	d037      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b8e:	f7fb f917 	bl	8003dc0 <HAL_GetTick>
 8008b92:	4602      	mov	r2, r0
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	6a3a      	ldr	r2, [r7, #32]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d302      	bcc.n	8008ba4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b9e:	6a3b      	ldr	r3, [r7, #32]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ba4:	2303      	movs	r3, #3
 8008ba6:	e03a      	b.n	8008c1e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	68db      	ldr	r3, [r3, #12]
 8008bae:	f003 0304 	and.w	r3, r3, #4
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d023      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2b80      	cmp	r3, #128	@ 0x80
 8008bba:	d020      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2b40      	cmp	r3, #64	@ 0x40
 8008bc0:	d01d      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0308 	and.w	r3, r3, #8
 8008bcc:	2b08      	cmp	r3, #8
 8008bce:	d116      	bne.n	8008bfe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	617b      	str	r3, [r7, #20]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	617b      	str	r3, [r7, #20]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	617b      	str	r3, [r7, #20]
 8008be4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f000 f857 	bl	8008c9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2208      	movs	r2, #8
 8008bf0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e00f      	b.n	8008c1e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	4013      	ands	r3, r2
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	bf0c      	ite	eq
 8008c0e:	2301      	moveq	r3, #1
 8008c10:	2300      	movne	r3, #0
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	461a      	mov	r2, r3
 8008c16:	79fb      	ldrb	r3, [r7, #7]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d0b4      	beq.n	8008b86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c1c:	2300      	movs	r3, #0
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3718      	adds	r7, #24
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c26:	b480      	push	{r7}
 8008c28:	b085      	sub	sp, #20
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	60f8      	str	r0, [r7, #12]
 8008c2e:	60b9      	str	r1, [r7, #8]
 8008c30:	4613      	mov	r3, r2
 8008c32:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	88fa      	ldrh	r2, [r7, #6]
 8008c3e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	88fa      	ldrh	r2, [r7, #6]
 8008c44:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2222      	movs	r2, #34	@ 0x22
 8008c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d007      	beq.n	8008c6c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68da      	ldr	r2, [r3, #12]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c6a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	695a      	ldr	r2, [r3, #20]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0201 	orr.w	r2, r2, #1
 8008c7a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	68da      	ldr	r2, [r3, #12]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f042 0220 	orr.w	r2, r2, #32
 8008c8a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3714      	adds	r7, #20
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b095      	sub	sp, #84	@ 0x54
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	330c      	adds	r3, #12
 8008ca8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cac:	e853 3f00 	ldrex	r3, [r3]
 8008cb0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	330c      	adds	r3, #12
 8008cc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cc2:	643a      	str	r2, [r7, #64]	@ 0x40
 8008cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cc8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cca:	e841 2300 	strex	r3, r2, [r1]
 8008cce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d1e5      	bne.n	8008ca2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	3314      	adds	r3, #20
 8008cdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cde:	6a3b      	ldr	r3, [r7, #32]
 8008ce0:	e853 3f00 	ldrex	r3, [r3]
 8008ce4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	f023 0301 	bic.w	r3, r3, #1
 8008cec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	3314      	adds	r3, #20
 8008cf4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1e5      	bne.n	8008cd6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d119      	bne.n	8008d46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	330c      	adds	r3, #12
 8008d18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	e853 3f00 	ldrex	r3, [r3]
 8008d20:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	f023 0310 	bic.w	r3, r3, #16
 8008d28:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	330c      	adds	r3, #12
 8008d30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d32:	61ba      	str	r2, [r7, #24]
 8008d34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d36:	6979      	ldr	r1, [r7, #20]
 8008d38:	69ba      	ldr	r2, [r7, #24]
 8008d3a:	e841 2300 	strex	r3, r2, [r1]
 8008d3e:	613b      	str	r3, [r7, #16]
   return(result);
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1e5      	bne.n	8008d12 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d54:	bf00      	nop
 8008d56:	3754      	adds	r7, #84	@ 0x54
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f7ff fef0 	bl	8008b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d80:	bf00      	nop
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b21      	cmp	r3, #33	@ 0x21
 8008d9a:	d13e      	bne.n	8008e1a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008da4:	d114      	bne.n	8008dd0 <UART_Transmit_IT+0x48>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d110      	bne.n	8008dd0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	881b      	ldrh	r3, [r3, #0]
 8008db8:	461a      	mov	r2, r3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dc2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a1b      	ldr	r3, [r3, #32]
 8008dc8:	1c9a      	adds	r2, r3, #2
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	621a      	str	r2, [r3, #32]
 8008dce:	e008      	b.n	8008de2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	1c59      	adds	r1, r3, #1
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	6211      	str	r1, [r2, #32]
 8008dda:	781a      	ldrb	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	3b01      	subs	r3, #1
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	4619      	mov	r1, r3
 8008df0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10f      	bne.n	8008e16 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68da      	ldr	r2, [r3, #12]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68da      	ldr	r2, [r3, #12]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	e000      	b.n	8008e1c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e1a:	2302      	movs	r3, #2
  }
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2220      	movs	r2, #32
 8008e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f7ff fe75 	bl	8008b38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3708      	adds	r7, #8
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b08c      	sub	sp, #48	@ 0x30
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b22      	cmp	r3, #34	@ 0x22
 8008e6a:	f040 80ae 	bne.w	8008fca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e76:	d117      	bne.n	8008ea8 <UART_Receive_IT+0x50>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	691b      	ldr	r3, [r3, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d113      	bne.n	8008ea8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008e80:	2300      	movs	r3, #0
 8008e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e96:	b29a      	uxth	r2, r3
 8008e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea0:	1c9a      	adds	r2, r3, #2
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	629a      	str	r2, [r3, #40]	@ 0x28
 8008ea6:	e026      	b.n	8008ef6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008eba:	d007      	beq.n	8008ecc <UART_Receive_IT+0x74>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d10a      	bne.n	8008eda <UART_Receive_IT+0x82>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d106      	bne.n	8008eda <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed6:	701a      	strb	r2, [r3, #0]
 8008ed8:	e008      	b.n	8008eec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ee6:	b2da      	uxtb	r2, r3
 8008ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	3b01      	subs	r3, #1
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	4619      	mov	r1, r3
 8008f04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d15d      	bne.n	8008fc6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68da      	ldr	r2, [r3, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f022 0220 	bic.w	r2, r2, #32
 8008f18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68da      	ldr	r2, [r3, #12]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	695a      	ldr	r2, [r3, #20]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0201 	bic.w	r2, r2, #1
 8008f38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2220      	movs	r2, #32
 8008f3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d135      	bne.n	8008fbc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	330c      	adds	r3, #12
 8008f5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	e853 3f00 	ldrex	r3, [r3]
 8008f64:	613b      	str	r3, [r7, #16]
   return(result);
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	f023 0310 	bic.w	r3, r3, #16
 8008f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	330c      	adds	r3, #12
 8008f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f76:	623a      	str	r2, [r7, #32]
 8008f78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7a:	69f9      	ldr	r1, [r7, #28]
 8008f7c:	6a3a      	ldr	r2, [r7, #32]
 8008f7e:	e841 2300 	strex	r3, r2, [r1]
 8008f82:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1e5      	bne.n	8008f56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 0310 	and.w	r3, r3, #16
 8008f94:	2b10      	cmp	r3, #16
 8008f96:	d10a      	bne.n	8008fae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f98:	2300      	movs	r3, #0
 8008f9a:	60fb      	str	r3, [r7, #12]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	60fb      	str	r3, [r7, #12]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	60fb      	str	r3, [r7, #12]
 8008fac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f7f9 ff73 	bl	8002ea0 <HAL_UARTEx_RxEventCallback>
 8008fba:	e002      	b.n	8008fc2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f7ff fdc5 	bl	8008b4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	e002      	b.n	8008fcc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	e000      	b.n	8008fcc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008fca:	2302      	movs	r3, #2
  }
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3730      	adds	r7, #48	@ 0x30
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fd8:	b0c0      	sub	sp, #256	@ 0x100
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	691b      	ldr	r3, [r3, #16]
 8008fe8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff0:	68d9      	ldr	r1, [r3, #12]
 8008ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	ea40 0301 	orr.w	r3, r0, r1
 8008ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009002:	689a      	ldr	r2, [r3, #8]
 8009004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009008:	691b      	ldr	r3, [r3, #16]
 800900a:	431a      	orrs	r2, r3
 800900c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	431a      	orrs	r2, r3
 8009014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009018:	69db      	ldr	r3, [r3, #28]
 800901a:	4313      	orrs	r3, r2
 800901c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800902c:	f021 010c 	bic.w	r1, r1, #12
 8009030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800903a:	430b      	orrs	r3, r1
 800903c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800903e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	695b      	ldr	r3, [r3, #20]
 8009046:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800904a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800904e:	6999      	ldr	r1, [r3, #24]
 8009050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	ea40 0301 	orr.w	r3, r0, r1
 800905a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800905c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	4b8f      	ldr	r3, [pc, #572]	@ (80092a0 <UART_SetConfig+0x2cc>)
 8009064:	429a      	cmp	r2, r3
 8009066:	d005      	beq.n	8009074 <UART_SetConfig+0xa0>
 8009068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	4b8d      	ldr	r3, [pc, #564]	@ (80092a4 <UART_SetConfig+0x2d0>)
 8009070:	429a      	cmp	r2, r3
 8009072:	d104      	bne.n	800907e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009074:	f7fd fd72 	bl	8006b5c <HAL_RCC_GetPCLK2Freq>
 8009078:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800907c:	e003      	b.n	8009086 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800907e:	f7fd fd59 	bl	8006b34 <HAL_RCC_GetPCLK1Freq>
 8009082:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908a:	69db      	ldr	r3, [r3, #28]
 800908c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009090:	f040 810c 	bne.w	80092ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009098:	2200      	movs	r2, #0
 800909a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800909e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80090a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80090a6:	4622      	mov	r2, r4
 80090a8:	462b      	mov	r3, r5
 80090aa:	1891      	adds	r1, r2, r2
 80090ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80090ae:	415b      	adcs	r3, r3
 80090b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80090b6:	4621      	mov	r1, r4
 80090b8:	eb12 0801 	adds.w	r8, r2, r1
 80090bc:	4629      	mov	r1, r5
 80090be:	eb43 0901 	adc.w	r9, r3, r1
 80090c2:	f04f 0200 	mov.w	r2, #0
 80090c6:	f04f 0300 	mov.w	r3, #0
 80090ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090d6:	4690      	mov	r8, r2
 80090d8:	4699      	mov	r9, r3
 80090da:	4623      	mov	r3, r4
 80090dc:	eb18 0303 	adds.w	r3, r8, r3
 80090e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090e4:	462b      	mov	r3, r5
 80090e6:	eb49 0303 	adc.w	r3, r9, r3
 80090ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80090fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009102:	460b      	mov	r3, r1
 8009104:	18db      	adds	r3, r3, r3
 8009106:	653b      	str	r3, [r7, #80]	@ 0x50
 8009108:	4613      	mov	r3, r2
 800910a:	eb42 0303 	adc.w	r3, r2, r3
 800910e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009114:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009118:	f7f7 fdd6 	bl	8000cc8 <__aeabi_uldivmod>
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
 8009120:	4b61      	ldr	r3, [pc, #388]	@ (80092a8 <UART_SetConfig+0x2d4>)
 8009122:	fba3 2302 	umull	r2, r3, r3, r2
 8009126:	095b      	lsrs	r3, r3, #5
 8009128:	011c      	lsls	r4, r3, #4
 800912a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800912e:	2200      	movs	r2, #0
 8009130:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009134:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800913c:	4642      	mov	r2, r8
 800913e:	464b      	mov	r3, r9
 8009140:	1891      	adds	r1, r2, r2
 8009142:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009144:	415b      	adcs	r3, r3
 8009146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800914c:	4641      	mov	r1, r8
 800914e:	eb12 0a01 	adds.w	sl, r2, r1
 8009152:	4649      	mov	r1, r9
 8009154:	eb43 0b01 	adc.w	fp, r3, r1
 8009158:	f04f 0200 	mov.w	r2, #0
 800915c:	f04f 0300 	mov.w	r3, #0
 8009160:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009164:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800916c:	4692      	mov	sl, r2
 800916e:	469b      	mov	fp, r3
 8009170:	4643      	mov	r3, r8
 8009172:	eb1a 0303 	adds.w	r3, sl, r3
 8009176:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800917a:	464b      	mov	r3, r9
 800917c:	eb4b 0303 	adc.w	r3, fp, r3
 8009180:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009190:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009194:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009198:	460b      	mov	r3, r1
 800919a:	18db      	adds	r3, r3, r3
 800919c:	643b      	str	r3, [r7, #64]	@ 0x40
 800919e:	4613      	mov	r3, r2
 80091a0:	eb42 0303 	adc.w	r3, r2, r3
 80091a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80091aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80091ae:	f7f7 fd8b 	bl	8000cc8 <__aeabi_uldivmod>
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	4611      	mov	r1, r2
 80091b8:	4b3b      	ldr	r3, [pc, #236]	@ (80092a8 <UART_SetConfig+0x2d4>)
 80091ba:	fba3 2301 	umull	r2, r3, r3, r1
 80091be:	095b      	lsrs	r3, r3, #5
 80091c0:	2264      	movs	r2, #100	@ 0x64
 80091c2:	fb02 f303 	mul.w	r3, r2, r3
 80091c6:	1acb      	subs	r3, r1, r3
 80091c8:	00db      	lsls	r3, r3, #3
 80091ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80091ce:	4b36      	ldr	r3, [pc, #216]	@ (80092a8 <UART_SetConfig+0x2d4>)
 80091d0:	fba3 2302 	umull	r2, r3, r3, r2
 80091d4:	095b      	lsrs	r3, r3, #5
 80091d6:	005b      	lsls	r3, r3, #1
 80091d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80091dc:	441c      	add	r4, r3
 80091de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091e2:	2200      	movs	r2, #0
 80091e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80091f0:	4642      	mov	r2, r8
 80091f2:	464b      	mov	r3, r9
 80091f4:	1891      	adds	r1, r2, r2
 80091f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091f8:	415b      	adcs	r3, r3
 80091fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009200:	4641      	mov	r1, r8
 8009202:	1851      	adds	r1, r2, r1
 8009204:	6339      	str	r1, [r7, #48]	@ 0x30
 8009206:	4649      	mov	r1, r9
 8009208:	414b      	adcs	r3, r1
 800920a:	637b      	str	r3, [r7, #52]	@ 0x34
 800920c:	f04f 0200 	mov.w	r2, #0
 8009210:	f04f 0300 	mov.w	r3, #0
 8009214:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009218:	4659      	mov	r1, fp
 800921a:	00cb      	lsls	r3, r1, #3
 800921c:	4651      	mov	r1, sl
 800921e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009222:	4651      	mov	r1, sl
 8009224:	00ca      	lsls	r2, r1, #3
 8009226:	4610      	mov	r0, r2
 8009228:	4619      	mov	r1, r3
 800922a:	4603      	mov	r3, r0
 800922c:	4642      	mov	r2, r8
 800922e:	189b      	adds	r3, r3, r2
 8009230:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009234:	464b      	mov	r3, r9
 8009236:	460a      	mov	r2, r1
 8009238:	eb42 0303 	adc.w	r3, r2, r3
 800923c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	2200      	movs	r2, #0
 8009248:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800924c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009254:	460b      	mov	r3, r1
 8009256:	18db      	adds	r3, r3, r3
 8009258:	62bb      	str	r3, [r7, #40]	@ 0x28
 800925a:	4613      	mov	r3, r2
 800925c:	eb42 0303 	adc.w	r3, r2, r3
 8009260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009266:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800926a:	f7f7 fd2d 	bl	8000cc8 <__aeabi_uldivmod>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	4b0d      	ldr	r3, [pc, #52]	@ (80092a8 <UART_SetConfig+0x2d4>)
 8009274:	fba3 1302 	umull	r1, r3, r3, r2
 8009278:	095b      	lsrs	r3, r3, #5
 800927a:	2164      	movs	r1, #100	@ 0x64
 800927c:	fb01 f303 	mul.w	r3, r1, r3
 8009280:	1ad3      	subs	r3, r2, r3
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	3332      	adds	r3, #50	@ 0x32
 8009286:	4a08      	ldr	r2, [pc, #32]	@ (80092a8 <UART_SetConfig+0x2d4>)
 8009288:	fba2 2303 	umull	r2, r3, r2, r3
 800928c:	095b      	lsrs	r3, r3, #5
 800928e:	f003 0207 	and.w	r2, r3, #7
 8009292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4422      	add	r2, r4
 800929a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800929c:	e106      	b.n	80094ac <UART_SetConfig+0x4d8>
 800929e:	bf00      	nop
 80092a0:	40011000 	.word	0x40011000
 80092a4:	40011400 	.word	0x40011400
 80092a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092b0:	2200      	movs	r2, #0
 80092b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80092ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80092be:	4642      	mov	r2, r8
 80092c0:	464b      	mov	r3, r9
 80092c2:	1891      	adds	r1, r2, r2
 80092c4:	6239      	str	r1, [r7, #32]
 80092c6:	415b      	adcs	r3, r3
 80092c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80092ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092ce:	4641      	mov	r1, r8
 80092d0:	1854      	adds	r4, r2, r1
 80092d2:	4649      	mov	r1, r9
 80092d4:	eb43 0501 	adc.w	r5, r3, r1
 80092d8:	f04f 0200 	mov.w	r2, #0
 80092dc:	f04f 0300 	mov.w	r3, #0
 80092e0:	00eb      	lsls	r3, r5, #3
 80092e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092e6:	00e2      	lsls	r2, r4, #3
 80092e8:	4614      	mov	r4, r2
 80092ea:	461d      	mov	r5, r3
 80092ec:	4643      	mov	r3, r8
 80092ee:	18e3      	adds	r3, r4, r3
 80092f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092f4:	464b      	mov	r3, r9
 80092f6:	eb45 0303 	adc.w	r3, r5, r3
 80092fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800930a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800930e:	f04f 0200 	mov.w	r2, #0
 8009312:	f04f 0300 	mov.w	r3, #0
 8009316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800931a:	4629      	mov	r1, r5
 800931c:	008b      	lsls	r3, r1, #2
 800931e:	4621      	mov	r1, r4
 8009320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009324:	4621      	mov	r1, r4
 8009326:	008a      	lsls	r2, r1, #2
 8009328:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800932c:	f7f7 fccc 	bl	8000cc8 <__aeabi_uldivmod>
 8009330:	4602      	mov	r2, r0
 8009332:	460b      	mov	r3, r1
 8009334:	4b60      	ldr	r3, [pc, #384]	@ (80094b8 <UART_SetConfig+0x4e4>)
 8009336:	fba3 2302 	umull	r2, r3, r3, r2
 800933a:	095b      	lsrs	r3, r3, #5
 800933c:	011c      	lsls	r4, r3, #4
 800933e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009342:	2200      	movs	r2, #0
 8009344:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009348:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800934c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009350:	4642      	mov	r2, r8
 8009352:	464b      	mov	r3, r9
 8009354:	1891      	adds	r1, r2, r2
 8009356:	61b9      	str	r1, [r7, #24]
 8009358:	415b      	adcs	r3, r3
 800935a:	61fb      	str	r3, [r7, #28]
 800935c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009360:	4641      	mov	r1, r8
 8009362:	1851      	adds	r1, r2, r1
 8009364:	6139      	str	r1, [r7, #16]
 8009366:	4649      	mov	r1, r9
 8009368:	414b      	adcs	r3, r1
 800936a:	617b      	str	r3, [r7, #20]
 800936c:	f04f 0200 	mov.w	r2, #0
 8009370:	f04f 0300 	mov.w	r3, #0
 8009374:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009378:	4659      	mov	r1, fp
 800937a:	00cb      	lsls	r3, r1, #3
 800937c:	4651      	mov	r1, sl
 800937e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009382:	4651      	mov	r1, sl
 8009384:	00ca      	lsls	r2, r1, #3
 8009386:	4610      	mov	r0, r2
 8009388:	4619      	mov	r1, r3
 800938a:	4603      	mov	r3, r0
 800938c:	4642      	mov	r2, r8
 800938e:	189b      	adds	r3, r3, r2
 8009390:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009394:	464b      	mov	r3, r9
 8009396:	460a      	mov	r2, r1
 8009398:	eb42 0303 	adc.w	r3, r2, r3
 800939c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80093a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80093ac:	f04f 0200 	mov.w	r2, #0
 80093b0:	f04f 0300 	mov.w	r3, #0
 80093b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80093b8:	4649      	mov	r1, r9
 80093ba:	008b      	lsls	r3, r1, #2
 80093bc:	4641      	mov	r1, r8
 80093be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093c2:	4641      	mov	r1, r8
 80093c4:	008a      	lsls	r2, r1, #2
 80093c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80093ca:	f7f7 fc7d 	bl	8000cc8 <__aeabi_uldivmod>
 80093ce:	4602      	mov	r2, r0
 80093d0:	460b      	mov	r3, r1
 80093d2:	4611      	mov	r1, r2
 80093d4:	4b38      	ldr	r3, [pc, #224]	@ (80094b8 <UART_SetConfig+0x4e4>)
 80093d6:	fba3 2301 	umull	r2, r3, r3, r1
 80093da:	095b      	lsrs	r3, r3, #5
 80093dc:	2264      	movs	r2, #100	@ 0x64
 80093de:	fb02 f303 	mul.w	r3, r2, r3
 80093e2:	1acb      	subs	r3, r1, r3
 80093e4:	011b      	lsls	r3, r3, #4
 80093e6:	3332      	adds	r3, #50	@ 0x32
 80093e8:	4a33      	ldr	r2, [pc, #204]	@ (80094b8 <UART_SetConfig+0x4e4>)
 80093ea:	fba2 2303 	umull	r2, r3, r2, r3
 80093ee:	095b      	lsrs	r3, r3, #5
 80093f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093f4:	441c      	add	r4, r3
 80093f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093fa:	2200      	movs	r2, #0
 80093fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80093fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8009400:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009404:	4642      	mov	r2, r8
 8009406:	464b      	mov	r3, r9
 8009408:	1891      	adds	r1, r2, r2
 800940a:	60b9      	str	r1, [r7, #8]
 800940c:	415b      	adcs	r3, r3
 800940e:	60fb      	str	r3, [r7, #12]
 8009410:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009414:	4641      	mov	r1, r8
 8009416:	1851      	adds	r1, r2, r1
 8009418:	6039      	str	r1, [r7, #0]
 800941a:	4649      	mov	r1, r9
 800941c:	414b      	adcs	r3, r1
 800941e:	607b      	str	r3, [r7, #4]
 8009420:	f04f 0200 	mov.w	r2, #0
 8009424:	f04f 0300 	mov.w	r3, #0
 8009428:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800942c:	4659      	mov	r1, fp
 800942e:	00cb      	lsls	r3, r1, #3
 8009430:	4651      	mov	r1, sl
 8009432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009436:	4651      	mov	r1, sl
 8009438:	00ca      	lsls	r2, r1, #3
 800943a:	4610      	mov	r0, r2
 800943c:	4619      	mov	r1, r3
 800943e:	4603      	mov	r3, r0
 8009440:	4642      	mov	r2, r8
 8009442:	189b      	adds	r3, r3, r2
 8009444:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009446:	464b      	mov	r3, r9
 8009448:	460a      	mov	r2, r1
 800944a:	eb42 0303 	adc.w	r3, r2, r3
 800944e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	663b      	str	r3, [r7, #96]	@ 0x60
 800945a:	667a      	str	r2, [r7, #100]	@ 0x64
 800945c:	f04f 0200 	mov.w	r2, #0
 8009460:	f04f 0300 	mov.w	r3, #0
 8009464:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009468:	4649      	mov	r1, r9
 800946a:	008b      	lsls	r3, r1, #2
 800946c:	4641      	mov	r1, r8
 800946e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009472:	4641      	mov	r1, r8
 8009474:	008a      	lsls	r2, r1, #2
 8009476:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800947a:	f7f7 fc25 	bl	8000cc8 <__aeabi_uldivmod>
 800947e:	4602      	mov	r2, r0
 8009480:	460b      	mov	r3, r1
 8009482:	4b0d      	ldr	r3, [pc, #52]	@ (80094b8 <UART_SetConfig+0x4e4>)
 8009484:	fba3 1302 	umull	r1, r3, r3, r2
 8009488:	095b      	lsrs	r3, r3, #5
 800948a:	2164      	movs	r1, #100	@ 0x64
 800948c:	fb01 f303 	mul.w	r3, r1, r3
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	011b      	lsls	r3, r3, #4
 8009494:	3332      	adds	r3, #50	@ 0x32
 8009496:	4a08      	ldr	r2, [pc, #32]	@ (80094b8 <UART_SetConfig+0x4e4>)
 8009498:	fba2 2303 	umull	r2, r3, r2, r3
 800949c:	095b      	lsrs	r3, r3, #5
 800949e:	f003 020f 	and.w	r2, r3, #15
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4422      	add	r2, r4
 80094aa:	609a      	str	r2, [r3, #8]
}
 80094ac:	bf00      	nop
 80094ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80094b2:	46bd      	mov	sp, r7
 80094b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094b8:	51eb851f 	.word	0x51eb851f

080094bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094bc:	b084      	sub	sp, #16
 80094be:	b580      	push	{r7, lr}
 80094c0:	b084      	sub	sp, #16
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
 80094c6:	f107 001c 	add.w	r0, r7, #28
 80094ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d123      	bne.n	800951e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80094ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80094fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009502:	2b01      	cmp	r3, #1
 8009504:	d105      	bne.n	8009512 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fa9a 	bl	8009a4c <USB_CoreReset>
 8009518:	4603      	mov	r3, r0
 800951a:	73fb      	strb	r3, [r7, #15]
 800951c:	e01b      	b.n	8009556 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fa8e 	bl	8009a4c <USB_CoreReset>
 8009530:	4603      	mov	r3, r0
 8009532:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009534:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009538:	2b00      	cmp	r3, #0
 800953a:	d106      	bne.n	800954a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009540:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	639a      	str	r2, [r3, #56]	@ 0x38
 8009548:	e005      	b.n	8009556 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009556:	7fbb      	ldrb	r3, [r7, #30]
 8009558:	2b01      	cmp	r3, #1
 800955a:	d10b      	bne.n	8009574 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	f043 0206 	orr.w	r2, r3, #6
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	f043 0220 	orr.w	r2, r3, #32
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009574:	7bfb      	ldrb	r3, [r7, #15]
}
 8009576:	4618      	mov	r0, r3
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009580:	b004      	add	sp, #16
 8009582:	4770      	bx	lr

08009584 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f023 0201 	bic.w	r2, r3, #1
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009598:	2300      	movs	r3, #0
}
 800959a:	4618      	mov	r0, r3
 800959c:	370c      	adds	r7, #12
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr

080095a6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b084      	sub	sp, #16
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	460b      	mov	r3, r1
 80095b0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80095b2:	2300      	movs	r3, #0
 80095b4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80095c2:	78fb      	ldrb	r3, [r7, #3]
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d115      	bne.n	80095f4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80095d4:	200a      	movs	r0, #10
 80095d6:	f7fa fbff 	bl	8003dd8 <HAL_Delay>
      ms += 10U;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	330a      	adds	r3, #10
 80095de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fa25 	bl	8009a30 <USB_GetMode>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d01e      	beq.n	800962a <USB_SetCurrentMode+0x84>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80095f0:	d9f0      	bls.n	80095d4 <USB_SetCurrentMode+0x2e>
 80095f2:	e01a      	b.n	800962a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80095f4:	78fb      	ldrb	r3, [r7, #3]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d115      	bne.n	8009626 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009606:	200a      	movs	r0, #10
 8009608:	f7fa fbe6 	bl	8003dd8 <HAL_Delay>
      ms += 10U;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	330a      	adds	r3, #10
 8009610:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa0c 	bl	8009a30 <USB_GetMode>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <USB_SetCurrentMode+0x84>
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2bc7      	cmp	r3, #199	@ 0xc7
 8009622:	d9f0      	bls.n	8009606 <USB_SetCurrentMode+0x60>
 8009624:	e001      	b.n	800962a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	e005      	b.n	8009636 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2bc8      	cmp	r3, #200	@ 0xc8
 800962e:	d101      	bne.n	8009634 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	e000      	b.n	8009636 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009634:	2300      	movs	r3, #0
}
 8009636:	4618      	mov	r0, r3
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
	...

08009640 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009640:	b084      	sub	sp, #16
 8009642:	b580      	push	{r7, lr}
 8009644:	b086      	sub	sp, #24
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
 800964a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800964e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009652:	2300      	movs	r3, #0
 8009654:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800965a:	2300      	movs	r3, #0
 800965c:	613b      	str	r3, [r7, #16]
 800965e:	e009      	b.n	8009674 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	3340      	adds	r3, #64	@ 0x40
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	2200      	movs	r2, #0
 800966c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	3301      	adds	r3, #1
 8009672:	613b      	str	r3, [r7, #16]
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	2b0e      	cmp	r3, #14
 8009678:	d9f2      	bls.n	8009660 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800967a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800967e:	2b00      	cmp	r3, #0
 8009680:	d11c      	bne.n	80096bc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009690:	f043 0302 	orr.w	r3, r3, #2
 8009694:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800969a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	601a      	str	r2, [r3, #0]
 80096ba:	e005      	b.n	80096c8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096ce:	461a      	mov	r2, r3
 80096d0:	2300      	movs	r3, #0
 80096d2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80096d4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d10d      	bne.n	80096f8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80096dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d104      	bne.n	80096ee <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80096e4:	2100      	movs	r1, #0
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f968 	bl	80099bc <USB_SetDevSpeed>
 80096ec:	e008      	b.n	8009700 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80096ee:	2101      	movs	r1, #1
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f963 	bl	80099bc <USB_SetDevSpeed>
 80096f6:	e003      	b.n	8009700 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80096f8:	2103      	movs	r1, #3
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 f95e 	bl	80099bc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009700:	2110      	movs	r1, #16
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 f8fa 	bl	80098fc <USB_FlushTxFifo>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f924 	bl	8009960 <USB_FlushRxFifo>
 8009718:	4603      	mov	r3, r0
 800971a:	2b00      	cmp	r3, #0
 800971c:	d001      	beq.n	8009722 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009728:	461a      	mov	r2, r3
 800972a:	2300      	movs	r3, #0
 800972c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009734:	461a      	mov	r2, r3
 8009736:	2300      	movs	r3, #0
 8009738:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009740:	461a      	mov	r2, r3
 8009742:	2300      	movs	r3, #0
 8009744:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009746:	2300      	movs	r3, #0
 8009748:	613b      	str	r3, [r7, #16]
 800974a:	e043      	b.n	80097d4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	015a      	lsls	r2, r3, #5
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	4413      	add	r3, r2
 8009754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800975e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009762:	d118      	bne.n	8009796 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d10a      	bne.n	8009780 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	015a      	lsls	r2, r3, #5
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	4413      	add	r3, r2
 8009772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009776:	461a      	mov	r2, r3
 8009778:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800977c:	6013      	str	r3, [r2, #0]
 800977e:	e013      	b.n	80097a8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	015a      	lsls	r2, r3, #5
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	4413      	add	r3, r2
 8009788:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800978c:	461a      	mov	r2, r3
 800978e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009792:	6013      	str	r3, [r2, #0]
 8009794:	e008      	b.n	80097a8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	4413      	add	r3, r2
 800979e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097a2:	461a      	mov	r2, r3
 80097a4:	2300      	movs	r3, #0
 80097a6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097b4:	461a      	mov	r2, r3
 80097b6:	2300      	movs	r3, #0
 80097b8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	015a      	lsls	r2, r3, #5
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	4413      	add	r3, r2
 80097c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097c6:	461a      	mov	r2, r3
 80097c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80097cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	3301      	adds	r3, #1
 80097d2:	613b      	str	r3, [r7, #16]
 80097d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80097d8:	461a      	mov	r2, r3
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	4293      	cmp	r3, r2
 80097de:	d3b5      	bcc.n	800974c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097e0:	2300      	movs	r3, #0
 80097e2:	613b      	str	r3, [r7, #16]
 80097e4:	e043      	b.n	800986e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097fc:	d118      	bne.n	8009830 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10a      	bne.n	800981a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	015a      	lsls	r2, r3, #5
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	4413      	add	r3, r2
 800980c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009810:	461a      	mov	r2, r3
 8009812:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009816:	6013      	str	r3, [r2, #0]
 8009818:	e013      	b.n	8009842 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	015a      	lsls	r2, r3, #5
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	4413      	add	r3, r2
 8009822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009826:	461a      	mov	r2, r3
 8009828:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800982c:	6013      	str	r3, [r2, #0]
 800982e:	e008      	b.n	8009842 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	015a      	lsls	r2, r3, #5
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	4413      	add	r3, r2
 8009838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800983c:	461a      	mov	r2, r3
 800983e:	2300      	movs	r3, #0
 8009840:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	015a      	lsls	r2, r3, #5
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	4413      	add	r3, r2
 800984a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800984e:	461a      	mov	r2, r3
 8009850:	2300      	movs	r3, #0
 8009852:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	015a      	lsls	r2, r3, #5
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	4413      	add	r3, r2
 800985c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009860:	461a      	mov	r2, r3
 8009862:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009866:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	3301      	adds	r3, #1
 800986c:	613b      	str	r3, [r7, #16]
 800986e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009872:	461a      	mov	r2, r3
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	4293      	cmp	r3, r2
 8009878:	d3b5      	bcc.n	80097e6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800988c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2200      	movs	r2, #0
 8009892:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800989a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800989c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d105      	bne.n	80098b0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	699b      	ldr	r3, [r3, #24]
 80098a8:	f043 0210 	orr.w	r2, r3, #16
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	699a      	ldr	r2, [r3, #24]
 80098b4:	4b10      	ldr	r3, [pc, #64]	@ (80098f8 <USB_DevInit+0x2b8>)
 80098b6:	4313      	orrs	r3, r2
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80098bc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d005      	beq.n	80098d0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	f043 0208 	orr.w	r2, r3, #8
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80098d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d107      	bne.n	80098e8 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	699b      	ldr	r3, [r3, #24]
 80098dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098e0:	f043 0304 	orr.w	r3, r3, #4
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80098f4:	b004      	add	sp, #16
 80098f6:	4770      	bx	lr
 80098f8:	803c3800 	.word	0x803c3800

080098fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b085      	sub	sp, #20
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009906:	2300      	movs	r3, #0
 8009908:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3301      	adds	r3, #1
 800990e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009916:	d901      	bls.n	800991c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009918:	2303      	movs	r3, #3
 800991a:	e01b      	b.n	8009954 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	2b00      	cmp	r3, #0
 8009922:	daf2      	bge.n	800990a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009924:	2300      	movs	r3, #0
 8009926:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	019b      	lsls	r3, r3, #6
 800992c:	f043 0220 	orr.w	r2, r3, #32
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	3301      	adds	r3, #1
 8009938:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009940:	d901      	bls.n	8009946 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	e006      	b.n	8009954 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	691b      	ldr	r3, [r3, #16]
 800994a:	f003 0320 	and.w	r3, r3, #32
 800994e:	2b20      	cmp	r3, #32
 8009950:	d0f0      	beq.n	8009934 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3714      	adds	r7, #20
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009968:	2300      	movs	r3, #0
 800996a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	3301      	adds	r3, #1
 8009970:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009978:	d901      	bls.n	800997e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800997a:	2303      	movs	r3, #3
 800997c:	e018      	b.n	80099b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	2b00      	cmp	r3, #0
 8009984:	daf2      	bge.n	800996c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009986:	2300      	movs	r3, #0
 8009988:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2210      	movs	r2, #16
 800998e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	3301      	adds	r3, #1
 8009994:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800999c:	d901      	bls.n	80099a2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e006      	b.n	80099b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	691b      	ldr	r3, [r3, #16]
 80099a6:	f003 0310 	and.w	r3, r3, #16
 80099aa:	2b10      	cmp	r3, #16
 80099ac:	d0f0      	beq.n	8009990 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3714      	adds	r7, #20
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80099bc:	b480      	push	{r7}
 80099be:	b085      	sub	sp, #20
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	460b      	mov	r3, r1
 80099c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	78fb      	ldrb	r3, [r7, #3]
 80099d6:	68f9      	ldr	r1, [r7, #12]
 80099d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099dc:	4313      	orrs	r3, r2
 80099de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3714      	adds	r7, #20
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr

080099ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80099ee:	b480      	push	{r7}
 80099f0:	b085      	sub	sp, #20
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009a08:	f023 0303 	bic.w	r3, r3, #3
 8009a0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	68fa      	ldr	r2, [r7, #12]
 8009a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a1c:	f043 0302 	orr.w	r3, r3, #2
 8009a20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3714      	adds	r7, #20
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr

08009a30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	695b      	ldr	r3, [r3, #20]
 8009a3c:	f003 0301 	and.w	r3, r3, #1
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b085      	sub	sp, #20
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a54:	2300      	movs	r3, #0
 8009a56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a64:	d901      	bls.n	8009a6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a66:	2303      	movs	r3, #3
 8009a68:	e01b      	b.n	8009aa2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	daf2      	bge.n	8009a58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a72:	2300      	movs	r3, #0
 8009a74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	f043 0201 	orr.w	r2, r3, #1
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	3301      	adds	r3, #1
 8009a86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a8e:	d901      	bls.n	8009a94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009a90:	2303      	movs	r3, #3
 8009a92:	e006      	b.n	8009aa2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	f003 0301 	and.w	r3, r3, #1
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d0f0      	beq.n	8009a82 <USB_CoreReset+0x36>

  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3714      	adds	r7, #20
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr

08009aae <atof>:
 8009aae:	2100      	movs	r1, #0
 8009ab0:	f000 be06 	b.w	800a6c0 <strtod>

08009ab4 <atoi>:
 8009ab4:	220a      	movs	r2, #10
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	f000 be88 	b.w	800a7cc <strtol>

08009abc <sulp>:
 8009abc:	b570      	push	{r4, r5, r6, lr}
 8009abe:	4604      	mov	r4, r0
 8009ac0:	460d      	mov	r5, r1
 8009ac2:	ec45 4b10 	vmov	d0, r4, r5
 8009ac6:	4616      	mov	r6, r2
 8009ac8:	f003 fafa 	bl	800d0c0 <__ulp>
 8009acc:	ec51 0b10 	vmov	r0, r1, d0
 8009ad0:	b17e      	cbz	r6, 8009af2 <sulp+0x36>
 8009ad2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ad6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	dd09      	ble.n	8009af2 <sulp+0x36>
 8009ade:	051b      	lsls	r3, r3, #20
 8009ae0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009ae4:	2400      	movs	r4, #0
 8009ae6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009aea:	4622      	mov	r2, r4
 8009aec:	462b      	mov	r3, r5
 8009aee:	f7f6 fda3 	bl	8000638 <__aeabi_dmul>
 8009af2:	ec41 0b10 	vmov	d0, r0, r1
 8009af6:	bd70      	pop	{r4, r5, r6, pc}

08009af8 <_strtod_l>:
 8009af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009afc:	b09f      	sub	sp, #124	@ 0x7c
 8009afe:	460c      	mov	r4, r1
 8009b00:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009b02:	2200      	movs	r2, #0
 8009b04:	921a      	str	r2, [sp, #104]	@ 0x68
 8009b06:	9005      	str	r0, [sp, #20]
 8009b08:	f04f 0a00 	mov.w	sl, #0
 8009b0c:	f04f 0b00 	mov.w	fp, #0
 8009b10:	460a      	mov	r2, r1
 8009b12:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b14:	7811      	ldrb	r1, [r2, #0]
 8009b16:	292b      	cmp	r1, #43	@ 0x2b
 8009b18:	d04a      	beq.n	8009bb0 <_strtod_l+0xb8>
 8009b1a:	d838      	bhi.n	8009b8e <_strtod_l+0x96>
 8009b1c:	290d      	cmp	r1, #13
 8009b1e:	d832      	bhi.n	8009b86 <_strtod_l+0x8e>
 8009b20:	2908      	cmp	r1, #8
 8009b22:	d832      	bhi.n	8009b8a <_strtod_l+0x92>
 8009b24:	2900      	cmp	r1, #0
 8009b26:	d03b      	beq.n	8009ba0 <_strtod_l+0xa8>
 8009b28:	2200      	movs	r2, #0
 8009b2a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009b2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009b2e:	782a      	ldrb	r2, [r5, #0]
 8009b30:	2a30      	cmp	r2, #48	@ 0x30
 8009b32:	f040 80b3 	bne.w	8009c9c <_strtod_l+0x1a4>
 8009b36:	786a      	ldrb	r2, [r5, #1]
 8009b38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b3c:	2a58      	cmp	r2, #88	@ 0x58
 8009b3e:	d16e      	bne.n	8009c1e <_strtod_l+0x126>
 8009b40:	9302      	str	r3, [sp, #8]
 8009b42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b44:	9301      	str	r3, [sp, #4]
 8009b46:	ab1a      	add	r3, sp, #104	@ 0x68
 8009b48:	9300      	str	r3, [sp, #0]
 8009b4a:	4a8e      	ldr	r2, [pc, #568]	@ (8009d84 <_strtod_l+0x28c>)
 8009b4c:	9805      	ldr	r0, [sp, #20]
 8009b4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009b50:	a919      	add	r1, sp, #100	@ 0x64
 8009b52:	f002 fba7 	bl	800c2a4 <__gethex>
 8009b56:	f010 060f 	ands.w	r6, r0, #15
 8009b5a:	4604      	mov	r4, r0
 8009b5c:	d005      	beq.n	8009b6a <_strtod_l+0x72>
 8009b5e:	2e06      	cmp	r6, #6
 8009b60:	d128      	bne.n	8009bb4 <_strtod_l+0xbc>
 8009b62:	3501      	adds	r5, #1
 8009b64:	2300      	movs	r3, #0
 8009b66:	9519      	str	r5, [sp, #100]	@ 0x64
 8009b68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	f040 858e 	bne.w	800a68e <_strtod_l+0xb96>
 8009b72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b74:	b1cb      	cbz	r3, 8009baa <_strtod_l+0xb2>
 8009b76:	4652      	mov	r2, sl
 8009b78:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009b7c:	ec43 2b10 	vmov	d0, r2, r3
 8009b80:	b01f      	add	sp, #124	@ 0x7c
 8009b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b86:	2920      	cmp	r1, #32
 8009b88:	d1ce      	bne.n	8009b28 <_strtod_l+0x30>
 8009b8a:	3201      	adds	r2, #1
 8009b8c:	e7c1      	b.n	8009b12 <_strtod_l+0x1a>
 8009b8e:	292d      	cmp	r1, #45	@ 0x2d
 8009b90:	d1ca      	bne.n	8009b28 <_strtod_l+0x30>
 8009b92:	2101      	movs	r1, #1
 8009b94:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009b96:	1c51      	adds	r1, r2, #1
 8009b98:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b9a:	7852      	ldrb	r2, [r2, #1]
 8009b9c:	2a00      	cmp	r2, #0
 8009b9e:	d1c5      	bne.n	8009b2c <_strtod_l+0x34>
 8009ba0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009ba2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f040 8570 	bne.w	800a68a <_strtod_l+0xb92>
 8009baa:	4652      	mov	r2, sl
 8009bac:	465b      	mov	r3, fp
 8009bae:	e7e5      	b.n	8009b7c <_strtod_l+0x84>
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	e7ef      	b.n	8009b94 <_strtod_l+0x9c>
 8009bb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009bb6:	b13a      	cbz	r2, 8009bc8 <_strtod_l+0xd0>
 8009bb8:	2135      	movs	r1, #53	@ 0x35
 8009bba:	a81c      	add	r0, sp, #112	@ 0x70
 8009bbc:	f003 fb7a 	bl	800d2b4 <__copybits>
 8009bc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bc2:	9805      	ldr	r0, [sp, #20]
 8009bc4:	f002 ff48 	bl	800ca58 <_Bfree>
 8009bc8:	3e01      	subs	r6, #1
 8009bca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009bcc:	2e04      	cmp	r6, #4
 8009bce:	d806      	bhi.n	8009bde <_strtod_l+0xe6>
 8009bd0:	e8df f006 	tbb	[pc, r6]
 8009bd4:	201d0314 	.word	0x201d0314
 8009bd8:	14          	.byte	0x14
 8009bd9:	00          	.byte	0x00
 8009bda:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009bde:	05e1      	lsls	r1, r4, #23
 8009be0:	bf48      	it	mi
 8009be2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009be6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bea:	0d1b      	lsrs	r3, r3, #20
 8009bec:	051b      	lsls	r3, r3, #20
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1bb      	bne.n	8009b6a <_strtod_l+0x72>
 8009bf2:	f001 fc0d 	bl	800b410 <__errno>
 8009bf6:	2322      	movs	r3, #34	@ 0x22
 8009bf8:	6003      	str	r3, [r0, #0]
 8009bfa:	e7b6      	b.n	8009b6a <_strtod_l+0x72>
 8009bfc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009c00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009c04:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009c08:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009c0c:	e7e7      	b.n	8009bde <_strtod_l+0xe6>
 8009c0e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009d8c <_strtod_l+0x294>
 8009c12:	e7e4      	b.n	8009bde <_strtod_l+0xe6>
 8009c14:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009c18:	f04f 3aff 	mov.w	sl, #4294967295
 8009c1c:	e7df      	b.n	8009bde <_strtod_l+0xe6>
 8009c1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c24:	785b      	ldrb	r3, [r3, #1]
 8009c26:	2b30      	cmp	r3, #48	@ 0x30
 8009c28:	d0f9      	beq.n	8009c1e <_strtod_l+0x126>
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d09d      	beq.n	8009b6a <_strtod_l+0x72>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c34:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c36:	2300      	movs	r3, #0
 8009c38:	9308      	str	r3, [sp, #32]
 8009c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c3c:	461f      	mov	r7, r3
 8009c3e:	220a      	movs	r2, #10
 8009c40:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009c42:	7805      	ldrb	r5, [r0, #0]
 8009c44:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009c48:	b2d9      	uxtb	r1, r3
 8009c4a:	2909      	cmp	r1, #9
 8009c4c:	d928      	bls.n	8009ca0 <_strtod_l+0x1a8>
 8009c4e:	494e      	ldr	r1, [pc, #312]	@ (8009d88 <_strtod_l+0x290>)
 8009c50:	2201      	movs	r2, #1
 8009c52:	f001 fb6d 	bl	800b330 <strncmp>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d032      	beq.n	8009cc0 <_strtod_l+0x1c8>
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	462a      	mov	r2, r5
 8009c5e:	4681      	mov	r9, r0
 8009c60:	463d      	mov	r5, r7
 8009c62:	4603      	mov	r3, r0
 8009c64:	2a65      	cmp	r2, #101	@ 0x65
 8009c66:	d001      	beq.n	8009c6c <_strtod_l+0x174>
 8009c68:	2a45      	cmp	r2, #69	@ 0x45
 8009c6a:	d114      	bne.n	8009c96 <_strtod_l+0x19e>
 8009c6c:	b91d      	cbnz	r5, 8009c76 <_strtod_l+0x17e>
 8009c6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c70:	4302      	orrs	r2, r0
 8009c72:	d095      	beq.n	8009ba0 <_strtod_l+0xa8>
 8009c74:	2500      	movs	r5, #0
 8009c76:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009c78:	1c62      	adds	r2, r4, #1
 8009c7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c7c:	7862      	ldrb	r2, [r4, #1]
 8009c7e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009c80:	d077      	beq.n	8009d72 <_strtod_l+0x27a>
 8009c82:	2a2d      	cmp	r2, #45	@ 0x2d
 8009c84:	d07b      	beq.n	8009d7e <_strtod_l+0x286>
 8009c86:	f04f 0c00 	mov.w	ip, #0
 8009c8a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009c8e:	2909      	cmp	r1, #9
 8009c90:	f240 8082 	bls.w	8009d98 <_strtod_l+0x2a0>
 8009c94:	9419      	str	r4, [sp, #100]	@ 0x64
 8009c96:	f04f 0800 	mov.w	r8, #0
 8009c9a:	e0a2      	b.n	8009de2 <_strtod_l+0x2ea>
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	e7c7      	b.n	8009c30 <_strtod_l+0x138>
 8009ca0:	2f08      	cmp	r7, #8
 8009ca2:	bfd5      	itete	le
 8009ca4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009ca6:	9908      	ldrgt	r1, [sp, #32]
 8009ca8:	fb02 3301 	mlale	r3, r2, r1, r3
 8009cac:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009cb0:	f100 0001 	add.w	r0, r0, #1
 8009cb4:	bfd4      	ite	le
 8009cb6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009cb8:	9308      	strgt	r3, [sp, #32]
 8009cba:	3701      	adds	r7, #1
 8009cbc:	9019      	str	r0, [sp, #100]	@ 0x64
 8009cbe:	e7bf      	b.n	8009c40 <_strtod_l+0x148>
 8009cc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009cc2:	1c5a      	adds	r2, r3, #1
 8009cc4:	9219      	str	r2, [sp, #100]	@ 0x64
 8009cc6:	785a      	ldrb	r2, [r3, #1]
 8009cc8:	b37f      	cbz	r7, 8009d2a <_strtod_l+0x232>
 8009cca:	4681      	mov	r9, r0
 8009ccc:	463d      	mov	r5, r7
 8009cce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009cd2:	2b09      	cmp	r3, #9
 8009cd4:	d912      	bls.n	8009cfc <_strtod_l+0x204>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e7c4      	b.n	8009c64 <_strtod_l+0x16c>
 8009cda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009cdc:	1c5a      	adds	r2, r3, #1
 8009cde:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ce0:	785a      	ldrb	r2, [r3, #1]
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	2a30      	cmp	r2, #48	@ 0x30
 8009ce6:	d0f8      	beq.n	8009cda <_strtod_l+0x1e2>
 8009ce8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009cec:	2b08      	cmp	r3, #8
 8009cee:	f200 84d3 	bhi.w	800a698 <_strtod_l+0xba0>
 8009cf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009cf4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009cf6:	4681      	mov	r9, r0
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	4605      	mov	r5, r0
 8009cfc:	3a30      	subs	r2, #48	@ 0x30
 8009cfe:	f100 0301 	add.w	r3, r0, #1
 8009d02:	d02a      	beq.n	8009d5a <_strtod_l+0x262>
 8009d04:	4499      	add	r9, r3
 8009d06:	eb00 0c05 	add.w	ip, r0, r5
 8009d0a:	462b      	mov	r3, r5
 8009d0c:	210a      	movs	r1, #10
 8009d0e:	4563      	cmp	r3, ip
 8009d10:	d10d      	bne.n	8009d2e <_strtod_l+0x236>
 8009d12:	1c69      	adds	r1, r5, #1
 8009d14:	4401      	add	r1, r0
 8009d16:	4428      	add	r0, r5
 8009d18:	2808      	cmp	r0, #8
 8009d1a:	dc16      	bgt.n	8009d4a <_strtod_l+0x252>
 8009d1c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009d1e:	230a      	movs	r3, #10
 8009d20:	fb03 2300 	mla	r3, r3, r0, r2
 8009d24:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d26:	2300      	movs	r3, #0
 8009d28:	e018      	b.n	8009d5c <_strtod_l+0x264>
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	e7da      	b.n	8009ce4 <_strtod_l+0x1ec>
 8009d2e:	2b08      	cmp	r3, #8
 8009d30:	f103 0301 	add.w	r3, r3, #1
 8009d34:	dc03      	bgt.n	8009d3e <_strtod_l+0x246>
 8009d36:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009d38:	434e      	muls	r6, r1
 8009d3a:	960a      	str	r6, [sp, #40]	@ 0x28
 8009d3c:	e7e7      	b.n	8009d0e <_strtod_l+0x216>
 8009d3e:	2b10      	cmp	r3, #16
 8009d40:	bfde      	ittt	le
 8009d42:	9e08      	ldrle	r6, [sp, #32]
 8009d44:	434e      	mulle	r6, r1
 8009d46:	9608      	strle	r6, [sp, #32]
 8009d48:	e7e1      	b.n	8009d0e <_strtod_l+0x216>
 8009d4a:	280f      	cmp	r0, #15
 8009d4c:	dceb      	bgt.n	8009d26 <_strtod_l+0x22e>
 8009d4e:	9808      	ldr	r0, [sp, #32]
 8009d50:	230a      	movs	r3, #10
 8009d52:	fb03 2300 	mla	r3, r3, r0, r2
 8009d56:	9308      	str	r3, [sp, #32]
 8009d58:	e7e5      	b.n	8009d26 <_strtod_l+0x22e>
 8009d5a:	4629      	mov	r1, r5
 8009d5c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d5e:	1c50      	adds	r0, r2, #1
 8009d60:	9019      	str	r0, [sp, #100]	@ 0x64
 8009d62:	7852      	ldrb	r2, [r2, #1]
 8009d64:	4618      	mov	r0, r3
 8009d66:	460d      	mov	r5, r1
 8009d68:	e7b1      	b.n	8009cce <_strtod_l+0x1d6>
 8009d6a:	f04f 0900 	mov.w	r9, #0
 8009d6e:	2301      	movs	r3, #1
 8009d70:	e77d      	b.n	8009c6e <_strtod_l+0x176>
 8009d72:	f04f 0c00 	mov.w	ip, #0
 8009d76:	1ca2      	adds	r2, r4, #2
 8009d78:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d7a:	78a2      	ldrb	r2, [r4, #2]
 8009d7c:	e785      	b.n	8009c8a <_strtod_l+0x192>
 8009d7e:	f04f 0c01 	mov.w	ip, #1
 8009d82:	e7f8      	b.n	8009d76 <_strtod_l+0x27e>
 8009d84:	0800ed54 	.word	0x0800ed54
 8009d88:	0800ed3c 	.word	0x0800ed3c
 8009d8c:	7ff00000 	.word	0x7ff00000
 8009d90:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d92:	1c51      	adds	r1, r2, #1
 8009d94:	9119      	str	r1, [sp, #100]	@ 0x64
 8009d96:	7852      	ldrb	r2, [r2, #1]
 8009d98:	2a30      	cmp	r2, #48	@ 0x30
 8009d9a:	d0f9      	beq.n	8009d90 <_strtod_l+0x298>
 8009d9c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009da0:	2908      	cmp	r1, #8
 8009da2:	f63f af78 	bhi.w	8009c96 <_strtod_l+0x19e>
 8009da6:	3a30      	subs	r2, #48	@ 0x30
 8009da8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009daa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009dac:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009dae:	f04f 080a 	mov.w	r8, #10
 8009db2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009db4:	1c56      	adds	r6, r2, #1
 8009db6:	9619      	str	r6, [sp, #100]	@ 0x64
 8009db8:	7852      	ldrb	r2, [r2, #1]
 8009dba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009dbe:	f1be 0f09 	cmp.w	lr, #9
 8009dc2:	d939      	bls.n	8009e38 <_strtod_l+0x340>
 8009dc4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009dc6:	1a76      	subs	r6, r6, r1
 8009dc8:	2e08      	cmp	r6, #8
 8009dca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009dce:	dc03      	bgt.n	8009dd8 <_strtod_l+0x2e0>
 8009dd0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009dd2:	4588      	cmp	r8, r1
 8009dd4:	bfa8      	it	ge
 8009dd6:	4688      	movge	r8, r1
 8009dd8:	f1bc 0f00 	cmp.w	ip, #0
 8009ddc:	d001      	beq.n	8009de2 <_strtod_l+0x2ea>
 8009dde:	f1c8 0800 	rsb	r8, r8, #0
 8009de2:	2d00      	cmp	r5, #0
 8009de4:	d14e      	bne.n	8009e84 <_strtod_l+0x38c>
 8009de6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009de8:	4308      	orrs	r0, r1
 8009dea:	f47f aebe 	bne.w	8009b6a <_strtod_l+0x72>
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f47f aed6 	bne.w	8009ba0 <_strtod_l+0xa8>
 8009df4:	2a69      	cmp	r2, #105	@ 0x69
 8009df6:	d028      	beq.n	8009e4a <_strtod_l+0x352>
 8009df8:	dc25      	bgt.n	8009e46 <_strtod_l+0x34e>
 8009dfa:	2a49      	cmp	r2, #73	@ 0x49
 8009dfc:	d025      	beq.n	8009e4a <_strtod_l+0x352>
 8009dfe:	2a4e      	cmp	r2, #78	@ 0x4e
 8009e00:	f47f aece 	bne.w	8009ba0 <_strtod_l+0xa8>
 8009e04:	499b      	ldr	r1, [pc, #620]	@ (800a074 <_strtod_l+0x57c>)
 8009e06:	a819      	add	r0, sp, #100	@ 0x64
 8009e08:	f002 fc6e 	bl	800c6e8 <__match>
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	f43f aec7 	beq.w	8009ba0 <_strtod_l+0xa8>
 8009e12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	2b28      	cmp	r3, #40	@ 0x28
 8009e18:	d12e      	bne.n	8009e78 <_strtod_l+0x380>
 8009e1a:	4997      	ldr	r1, [pc, #604]	@ (800a078 <_strtod_l+0x580>)
 8009e1c:	aa1c      	add	r2, sp, #112	@ 0x70
 8009e1e:	a819      	add	r0, sp, #100	@ 0x64
 8009e20:	f002 fc76 	bl	800c710 <__hexnan>
 8009e24:	2805      	cmp	r0, #5
 8009e26:	d127      	bne.n	8009e78 <_strtod_l+0x380>
 8009e28:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009e2a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009e2e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009e32:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009e36:	e698      	b.n	8009b6a <_strtod_l+0x72>
 8009e38:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009e3a:	fb08 2101 	mla	r1, r8, r1, r2
 8009e3e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009e42:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e44:	e7b5      	b.n	8009db2 <_strtod_l+0x2ba>
 8009e46:	2a6e      	cmp	r2, #110	@ 0x6e
 8009e48:	e7da      	b.n	8009e00 <_strtod_l+0x308>
 8009e4a:	498c      	ldr	r1, [pc, #560]	@ (800a07c <_strtod_l+0x584>)
 8009e4c:	a819      	add	r0, sp, #100	@ 0x64
 8009e4e:	f002 fc4b 	bl	800c6e8 <__match>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	f43f aea4 	beq.w	8009ba0 <_strtod_l+0xa8>
 8009e58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e5a:	4989      	ldr	r1, [pc, #548]	@ (800a080 <_strtod_l+0x588>)
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	a819      	add	r0, sp, #100	@ 0x64
 8009e60:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e62:	f002 fc41 	bl	800c6e8 <__match>
 8009e66:	b910      	cbnz	r0, 8009e6e <_strtod_l+0x376>
 8009e68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e6e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a090 <_strtod_l+0x598>
 8009e72:	f04f 0a00 	mov.w	sl, #0
 8009e76:	e678      	b.n	8009b6a <_strtod_l+0x72>
 8009e78:	4882      	ldr	r0, [pc, #520]	@ (800a084 <_strtod_l+0x58c>)
 8009e7a:	f001 fb0d 	bl	800b498 <nan>
 8009e7e:	ec5b ab10 	vmov	sl, fp, d0
 8009e82:	e672      	b.n	8009b6a <_strtod_l+0x72>
 8009e84:	eba8 0309 	sub.w	r3, r8, r9
 8009e88:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e8c:	2f00      	cmp	r7, #0
 8009e8e:	bf08      	it	eq
 8009e90:	462f      	moveq	r7, r5
 8009e92:	2d10      	cmp	r5, #16
 8009e94:	462c      	mov	r4, r5
 8009e96:	bfa8      	it	ge
 8009e98:	2410      	movge	r4, #16
 8009e9a:	f7f6 fb53 	bl	8000544 <__aeabi_ui2d>
 8009e9e:	2d09      	cmp	r5, #9
 8009ea0:	4682      	mov	sl, r0
 8009ea2:	468b      	mov	fp, r1
 8009ea4:	dc13      	bgt.n	8009ece <_strtod_l+0x3d6>
 8009ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f43f ae5e 	beq.w	8009b6a <_strtod_l+0x72>
 8009eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb0:	dd78      	ble.n	8009fa4 <_strtod_l+0x4ac>
 8009eb2:	2b16      	cmp	r3, #22
 8009eb4:	dc5f      	bgt.n	8009f76 <_strtod_l+0x47e>
 8009eb6:	4974      	ldr	r1, [pc, #464]	@ (800a088 <_strtod_l+0x590>)
 8009eb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ec0:	4652      	mov	r2, sl
 8009ec2:	465b      	mov	r3, fp
 8009ec4:	f7f6 fbb8 	bl	8000638 <__aeabi_dmul>
 8009ec8:	4682      	mov	sl, r0
 8009eca:	468b      	mov	fp, r1
 8009ecc:	e64d      	b.n	8009b6a <_strtod_l+0x72>
 8009ece:	4b6e      	ldr	r3, [pc, #440]	@ (800a088 <_strtod_l+0x590>)
 8009ed0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ed4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009ed8:	f7f6 fbae 	bl	8000638 <__aeabi_dmul>
 8009edc:	4682      	mov	sl, r0
 8009ede:	9808      	ldr	r0, [sp, #32]
 8009ee0:	468b      	mov	fp, r1
 8009ee2:	f7f6 fb2f 	bl	8000544 <__aeabi_ui2d>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	460b      	mov	r3, r1
 8009eea:	4650      	mov	r0, sl
 8009eec:	4659      	mov	r1, fp
 8009eee:	f7f6 f9ed 	bl	80002cc <__adddf3>
 8009ef2:	2d0f      	cmp	r5, #15
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	468b      	mov	fp, r1
 8009ef8:	ddd5      	ble.n	8009ea6 <_strtod_l+0x3ae>
 8009efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009efc:	1b2c      	subs	r4, r5, r4
 8009efe:	441c      	add	r4, r3
 8009f00:	2c00      	cmp	r4, #0
 8009f02:	f340 8096 	ble.w	800a032 <_strtod_l+0x53a>
 8009f06:	f014 030f 	ands.w	r3, r4, #15
 8009f0a:	d00a      	beq.n	8009f22 <_strtod_l+0x42a>
 8009f0c:	495e      	ldr	r1, [pc, #376]	@ (800a088 <_strtod_l+0x590>)
 8009f0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009f12:	4652      	mov	r2, sl
 8009f14:	465b      	mov	r3, fp
 8009f16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f1a:	f7f6 fb8d 	bl	8000638 <__aeabi_dmul>
 8009f1e:	4682      	mov	sl, r0
 8009f20:	468b      	mov	fp, r1
 8009f22:	f034 040f 	bics.w	r4, r4, #15
 8009f26:	d073      	beq.n	800a010 <_strtod_l+0x518>
 8009f28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009f2c:	dd48      	ble.n	8009fc0 <_strtod_l+0x4c8>
 8009f2e:	2400      	movs	r4, #0
 8009f30:	46a0      	mov	r8, r4
 8009f32:	940a      	str	r4, [sp, #40]	@ 0x28
 8009f34:	46a1      	mov	r9, r4
 8009f36:	9a05      	ldr	r2, [sp, #20]
 8009f38:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a090 <_strtod_l+0x598>
 8009f3c:	2322      	movs	r3, #34	@ 0x22
 8009f3e:	6013      	str	r3, [r2, #0]
 8009f40:	f04f 0a00 	mov.w	sl, #0
 8009f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f43f ae0f 	beq.w	8009b6a <_strtod_l+0x72>
 8009f4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f4e:	9805      	ldr	r0, [sp, #20]
 8009f50:	f002 fd82 	bl	800ca58 <_Bfree>
 8009f54:	9805      	ldr	r0, [sp, #20]
 8009f56:	4649      	mov	r1, r9
 8009f58:	f002 fd7e 	bl	800ca58 <_Bfree>
 8009f5c:	9805      	ldr	r0, [sp, #20]
 8009f5e:	4641      	mov	r1, r8
 8009f60:	f002 fd7a 	bl	800ca58 <_Bfree>
 8009f64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f66:	9805      	ldr	r0, [sp, #20]
 8009f68:	f002 fd76 	bl	800ca58 <_Bfree>
 8009f6c:	9805      	ldr	r0, [sp, #20]
 8009f6e:	4621      	mov	r1, r4
 8009f70:	f002 fd72 	bl	800ca58 <_Bfree>
 8009f74:	e5f9      	b.n	8009b6a <_strtod_l+0x72>
 8009f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	dbbc      	blt.n	8009efa <_strtod_l+0x402>
 8009f80:	4c41      	ldr	r4, [pc, #260]	@ (800a088 <_strtod_l+0x590>)
 8009f82:	f1c5 050f 	rsb	r5, r5, #15
 8009f86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009f8a:	4652      	mov	r2, sl
 8009f8c:	465b      	mov	r3, fp
 8009f8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f92:	f7f6 fb51 	bl	8000638 <__aeabi_dmul>
 8009f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f98:	1b5d      	subs	r5, r3, r5
 8009f9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009f9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009fa2:	e78f      	b.n	8009ec4 <_strtod_l+0x3cc>
 8009fa4:	3316      	adds	r3, #22
 8009fa6:	dba8      	blt.n	8009efa <_strtod_l+0x402>
 8009fa8:	4b37      	ldr	r3, [pc, #220]	@ (800a088 <_strtod_l+0x590>)
 8009faa:	eba9 0808 	sub.w	r8, r9, r8
 8009fae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009fb2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009fb6:	4650      	mov	r0, sl
 8009fb8:	4659      	mov	r1, fp
 8009fba:	f7f6 fc67 	bl	800088c <__aeabi_ddiv>
 8009fbe:	e783      	b.n	8009ec8 <_strtod_l+0x3d0>
 8009fc0:	4b32      	ldr	r3, [pc, #200]	@ (800a08c <_strtod_l+0x594>)
 8009fc2:	9308      	str	r3, [sp, #32]
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	1124      	asrs	r4, r4, #4
 8009fc8:	4650      	mov	r0, sl
 8009fca:	4659      	mov	r1, fp
 8009fcc:	461e      	mov	r6, r3
 8009fce:	2c01      	cmp	r4, #1
 8009fd0:	dc21      	bgt.n	800a016 <_strtod_l+0x51e>
 8009fd2:	b10b      	cbz	r3, 8009fd8 <_strtod_l+0x4e0>
 8009fd4:	4682      	mov	sl, r0
 8009fd6:	468b      	mov	fp, r1
 8009fd8:	492c      	ldr	r1, [pc, #176]	@ (800a08c <_strtod_l+0x594>)
 8009fda:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009fde:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009fe2:	4652      	mov	r2, sl
 8009fe4:	465b      	mov	r3, fp
 8009fe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fea:	f7f6 fb25 	bl	8000638 <__aeabi_dmul>
 8009fee:	4b28      	ldr	r3, [pc, #160]	@ (800a090 <_strtod_l+0x598>)
 8009ff0:	460a      	mov	r2, r1
 8009ff2:	400b      	ands	r3, r1
 8009ff4:	4927      	ldr	r1, [pc, #156]	@ (800a094 <_strtod_l+0x59c>)
 8009ff6:	428b      	cmp	r3, r1
 8009ff8:	4682      	mov	sl, r0
 8009ffa:	d898      	bhi.n	8009f2e <_strtod_l+0x436>
 8009ffc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a000:	428b      	cmp	r3, r1
 800a002:	bf86      	itte	hi
 800a004:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a098 <_strtod_l+0x5a0>
 800a008:	f04f 3aff 	movhi.w	sl, #4294967295
 800a00c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a010:	2300      	movs	r3, #0
 800a012:	9308      	str	r3, [sp, #32]
 800a014:	e07a      	b.n	800a10c <_strtod_l+0x614>
 800a016:	07e2      	lsls	r2, r4, #31
 800a018:	d505      	bpl.n	800a026 <_strtod_l+0x52e>
 800a01a:	9b08      	ldr	r3, [sp, #32]
 800a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a020:	f7f6 fb0a 	bl	8000638 <__aeabi_dmul>
 800a024:	2301      	movs	r3, #1
 800a026:	9a08      	ldr	r2, [sp, #32]
 800a028:	3208      	adds	r2, #8
 800a02a:	3601      	adds	r6, #1
 800a02c:	1064      	asrs	r4, r4, #1
 800a02e:	9208      	str	r2, [sp, #32]
 800a030:	e7cd      	b.n	8009fce <_strtod_l+0x4d6>
 800a032:	d0ed      	beq.n	800a010 <_strtod_l+0x518>
 800a034:	4264      	negs	r4, r4
 800a036:	f014 020f 	ands.w	r2, r4, #15
 800a03a:	d00a      	beq.n	800a052 <_strtod_l+0x55a>
 800a03c:	4b12      	ldr	r3, [pc, #72]	@ (800a088 <_strtod_l+0x590>)
 800a03e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a042:	4650      	mov	r0, sl
 800a044:	4659      	mov	r1, fp
 800a046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04a:	f7f6 fc1f 	bl	800088c <__aeabi_ddiv>
 800a04e:	4682      	mov	sl, r0
 800a050:	468b      	mov	fp, r1
 800a052:	1124      	asrs	r4, r4, #4
 800a054:	d0dc      	beq.n	800a010 <_strtod_l+0x518>
 800a056:	2c1f      	cmp	r4, #31
 800a058:	dd20      	ble.n	800a09c <_strtod_l+0x5a4>
 800a05a:	2400      	movs	r4, #0
 800a05c:	46a0      	mov	r8, r4
 800a05e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a060:	46a1      	mov	r9, r4
 800a062:	9a05      	ldr	r2, [sp, #20]
 800a064:	2322      	movs	r3, #34	@ 0x22
 800a066:	f04f 0a00 	mov.w	sl, #0
 800a06a:	f04f 0b00 	mov.w	fp, #0
 800a06e:	6013      	str	r3, [r2, #0]
 800a070:	e768      	b.n	8009f44 <_strtod_l+0x44c>
 800a072:	bf00      	nop
 800a074:	0800ee9e 	.word	0x0800ee9e
 800a078:	0800ed40 	.word	0x0800ed40
 800a07c:	0800ee96 	.word	0x0800ee96
 800a080:	0800eed0 	.word	0x0800eed0
 800a084:	0800f15c 	.word	0x0800f15c
 800a088:	0800f048 	.word	0x0800f048
 800a08c:	0800f020 	.word	0x0800f020
 800a090:	7ff00000 	.word	0x7ff00000
 800a094:	7ca00000 	.word	0x7ca00000
 800a098:	7fefffff 	.word	0x7fefffff
 800a09c:	f014 0310 	ands.w	r3, r4, #16
 800a0a0:	bf18      	it	ne
 800a0a2:	236a      	movne	r3, #106	@ 0x6a
 800a0a4:	4ea9      	ldr	r6, [pc, #676]	@ (800a34c <_strtod_l+0x854>)
 800a0a6:	9308      	str	r3, [sp, #32]
 800a0a8:	4650      	mov	r0, sl
 800a0aa:	4659      	mov	r1, fp
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	07e2      	lsls	r2, r4, #31
 800a0b0:	d504      	bpl.n	800a0bc <_strtod_l+0x5c4>
 800a0b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a0b6:	f7f6 fabf 	bl	8000638 <__aeabi_dmul>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	1064      	asrs	r4, r4, #1
 800a0be:	f106 0608 	add.w	r6, r6, #8
 800a0c2:	d1f4      	bne.n	800a0ae <_strtod_l+0x5b6>
 800a0c4:	b10b      	cbz	r3, 800a0ca <_strtod_l+0x5d2>
 800a0c6:	4682      	mov	sl, r0
 800a0c8:	468b      	mov	fp, r1
 800a0ca:	9b08      	ldr	r3, [sp, #32]
 800a0cc:	b1b3      	cbz	r3, 800a0fc <_strtod_l+0x604>
 800a0ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a0d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	4659      	mov	r1, fp
 800a0da:	dd0f      	ble.n	800a0fc <_strtod_l+0x604>
 800a0dc:	2b1f      	cmp	r3, #31
 800a0de:	dd55      	ble.n	800a18c <_strtod_l+0x694>
 800a0e0:	2b34      	cmp	r3, #52	@ 0x34
 800a0e2:	bfde      	ittt	le
 800a0e4:	f04f 33ff 	movle.w	r3, #4294967295
 800a0e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a0ec:	4093      	lslle	r3, r2
 800a0ee:	f04f 0a00 	mov.w	sl, #0
 800a0f2:	bfcc      	ite	gt
 800a0f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a0f8:	ea03 0b01 	andle.w	fp, r3, r1
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	2300      	movs	r3, #0
 800a100:	4650      	mov	r0, sl
 800a102:	4659      	mov	r1, fp
 800a104:	f7f6 fd00 	bl	8000b08 <__aeabi_dcmpeq>
 800a108:	2800      	cmp	r0, #0
 800a10a:	d1a6      	bne.n	800a05a <_strtod_l+0x562>
 800a10c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a10e:	9300      	str	r3, [sp, #0]
 800a110:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a112:	9805      	ldr	r0, [sp, #20]
 800a114:	462b      	mov	r3, r5
 800a116:	463a      	mov	r2, r7
 800a118:	f002 fd06 	bl	800cb28 <__s2b>
 800a11c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a11e:	2800      	cmp	r0, #0
 800a120:	f43f af05 	beq.w	8009f2e <_strtod_l+0x436>
 800a124:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a126:	2a00      	cmp	r2, #0
 800a128:	eba9 0308 	sub.w	r3, r9, r8
 800a12c:	bfa8      	it	ge
 800a12e:	2300      	movge	r3, #0
 800a130:	9312      	str	r3, [sp, #72]	@ 0x48
 800a132:	2400      	movs	r4, #0
 800a134:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a138:	9316      	str	r3, [sp, #88]	@ 0x58
 800a13a:	46a0      	mov	r8, r4
 800a13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a13e:	9805      	ldr	r0, [sp, #20]
 800a140:	6859      	ldr	r1, [r3, #4]
 800a142:	f002 fc49 	bl	800c9d8 <_Balloc>
 800a146:	4681      	mov	r9, r0
 800a148:	2800      	cmp	r0, #0
 800a14a:	f43f aef4 	beq.w	8009f36 <_strtod_l+0x43e>
 800a14e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a150:	691a      	ldr	r2, [r3, #16]
 800a152:	3202      	adds	r2, #2
 800a154:	f103 010c 	add.w	r1, r3, #12
 800a158:	0092      	lsls	r2, r2, #2
 800a15a:	300c      	adds	r0, #12
 800a15c:	f001 f98d 	bl	800b47a <memcpy>
 800a160:	ec4b ab10 	vmov	d0, sl, fp
 800a164:	9805      	ldr	r0, [sp, #20]
 800a166:	aa1c      	add	r2, sp, #112	@ 0x70
 800a168:	a91b      	add	r1, sp, #108	@ 0x6c
 800a16a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a16e:	f003 f817 	bl	800d1a0 <__d2b>
 800a172:	901a      	str	r0, [sp, #104]	@ 0x68
 800a174:	2800      	cmp	r0, #0
 800a176:	f43f aede 	beq.w	8009f36 <_strtod_l+0x43e>
 800a17a:	9805      	ldr	r0, [sp, #20]
 800a17c:	2101      	movs	r1, #1
 800a17e:	f002 fd69 	bl	800cc54 <__i2b>
 800a182:	4680      	mov	r8, r0
 800a184:	b948      	cbnz	r0, 800a19a <_strtod_l+0x6a2>
 800a186:	f04f 0800 	mov.w	r8, #0
 800a18a:	e6d4      	b.n	8009f36 <_strtod_l+0x43e>
 800a18c:	f04f 32ff 	mov.w	r2, #4294967295
 800a190:	fa02 f303 	lsl.w	r3, r2, r3
 800a194:	ea03 0a0a 	and.w	sl, r3, sl
 800a198:	e7b0      	b.n	800a0fc <_strtod_l+0x604>
 800a19a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a19c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a19e:	2d00      	cmp	r5, #0
 800a1a0:	bfab      	itete	ge
 800a1a2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a1a4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a1a6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a1a8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a1aa:	bfac      	ite	ge
 800a1ac:	18ef      	addge	r7, r5, r3
 800a1ae:	1b5e      	sublt	r6, r3, r5
 800a1b0:	9b08      	ldr	r3, [sp, #32]
 800a1b2:	1aed      	subs	r5, r5, r3
 800a1b4:	4415      	add	r5, r2
 800a1b6:	4b66      	ldr	r3, [pc, #408]	@ (800a350 <_strtod_l+0x858>)
 800a1b8:	3d01      	subs	r5, #1
 800a1ba:	429d      	cmp	r5, r3
 800a1bc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a1c0:	da50      	bge.n	800a264 <_strtod_l+0x76c>
 800a1c2:	1b5b      	subs	r3, r3, r5
 800a1c4:	2b1f      	cmp	r3, #31
 800a1c6:	eba2 0203 	sub.w	r2, r2, r3
 800a1ca:	f04f 0101 	mov.w	r1, #1
 800a1ce:	dc3d      	bgt.n	800a24c <_strtod_l+0x754>
 800a1d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a1d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1da:	18bd      	adds	r5, r7, r2
 800a1dc:	9b08      	ldr	r3, [sp, #32]
 800a1de:	42af      	cmp	r7, r5
 800a1e0:	4416      	add	r6, r2
 800a1e2:	441e      	add	r6, r3
 800a1e4:	463b      	mov	r3, r7
 800a1e6:	bfa8      	it	ge
 800a1e8:	462b      	movge	r3, r5
 800a1ea:	42b3      	cmp	r3, r6
 800a1ec:	bfa8      	it	ge
 800a1ee:	4633      	movge	r3, r6
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	bfc2      	ittt	gt
 800a1f4:	1aed      	subgt	r5, r5, r3
 800a1f6:	1af6      	subgt	r6, r6, r3
 800a1f8:	1aff      	subgt	r7, r7, r3
 800a1fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	dd16      	ble.n	800a22e <_strtod_l+0x736>
 800a200:	4641      	mov	r1, r8
 800a202:	9805      	ldr	r0, [sp, #20]
 800a204:	461a      	mov	r2, r3
 800a206:	f002 fde5 	bl	800cdd4 <__pow5mult>
 800a20a:	4680      	mov	r8, r0
 800a20c:	2800      	cmp	r0, #0
 800a20e:	d0ba      	beq.n	800a186 <_strtod_l+0x68e>
 800a210:	4601      	mov	r1, r0
 800a212:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a214:	9805      	ldr	r0, [sp, #20]
 800a216:	f002 fd33 	bl	800cc80 <__multiply>
 800a21a:	900e      	str	r0, [sp, #56]	@ 0x38
 800a21c:	2800      	cmp	r0, #0
 800a21e:	f43f ae8a 	beq.w	8009f36 <_strtod_l+0x43e>
 800a222:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a224:	9805      	ldr	r0, [sp, #20]
 800a226:	f002 fc17 	bl	800ca58 <_Bfree>
 800a22a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a22c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a22e:	2d00      	cmp	r5, #0
 800a230:	dc1d      	bgt.n	800a26e <_strtod_l+0x776>
 800a232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a234:	2b00      	cmp	r3, #0
 800a236:	dd23      	ble.n	800a280 <_strtod_l+0x788>
 800a238:	4649      	mov	r1, r9
 800a23a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a23c:	9805      	ldr	r0, [sp, #20]
 800a23e:	f002 fdc9 	bl	800cdd4 <__pow5mult>
 800a242:	4681      	mov	r9, r0
 800a244:	b9e0      	cbnz	r0, 800a280 <_strtod_l+0x788>
 800a246:	f04f 0900 	mov.w	r9, #0
 800a24a:	e674      	b.n	8009f36 <_strtod_l+0x43e>
 800a24c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a250:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a254:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a258:	35e2      	adds	r5, #226	@ 0xe2
 800a25a:	fa01 f305 	lsl.w	r3, r1, r5
 800a25e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a260:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a262:	e7ba      	b.n	800a1da <_strtod_l+0x6e2>
 800a264:	2300      	movs	r3, #0
 800a266:	9310      	str	r3, [sp, #64]	@ 0x40
 800a268:	2301      	movs	r3, #1
 800a26a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a26c:	e7b5      	b.n	800a1da <_strtod_l+0x6e2>
 800a26e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a270:	9805      	ldr	r0, [sp, #20]
 800a272:	462a      	mov	r2, r5
 800a274:	f002 fe08 	bl	800ce88 <__lshift>
 800a278:	901a      	str	r0, [sp, #104]	@ 0x68
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1d9      	bne.n	800a232 <_strtod_l+0x73a>
 800a27e:	e65a      	b.n	8009f36 <_strtod_l+0x43e>
 800a280:	2e00      	cmp	r6, #0
 800a282:	dd07      	ble.n	800a294 <_strtod_l+0x79c>
 800a284:	4649      	mov	r1, r9
 800a286:	9805      	ldr	r0, [sp, #20]
 800a288:	4632      	mov	r2, r6
 800a28a:	f002 fdfd 	bl	800ce88 <__lshift>
 800a28e:	4681      	mov	r9, r0
 800a290:	2800      	cmp	r0, #0
 800a292:	d0d8      	beq.n	800a246 <_strtod_l+0x74e>
 800a294:	2f00      	cmp	r7, #0
 800a296:	dd08      	ble.n	800a2aa <_strtod_l+0x7b2>
 800a298:	4641      	mov	r1, r8
 800a29a:	9805      	ldr	r0, [sp, #20]
 800a29c:	463a      	mov	r2, r7
 800a29e:	f002 fdf3 	bl	800ce88 <__lshift>
 800a2a2:	4680      	mov	r8, r0
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	f43f ae46 	beq.w	8009f36 <_strtod_l+0x43e>
 800a2aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a2ac:	9805      	ldr	r0, [sp, #20]
 800a2ae:	464a      	mov	r2, r9
 800a2b0:	f002 fe72 	bl	800cf98 <__mdiff>
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	f43f ae3d 	beq.w	8009f36 <_strtod_l+0x43e>
 800a2bc:	68c3      	ldr	r3, [r0, #12]
 800a2be:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	60c3      	str	r3, [r0, #12]
 800a2c4:	4641      	mov	r1, r8
 800a2c6:	f002 fe4b 	bl	800cf60 <__mcmp>
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	da46      	bge.n	800a35c <_strtod_l+0x864>
 800a2ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2d0:	ea53 030a 	orrs.w	r3, r3, sl
 800a2d4:	d16c      	bne.n	800a3b0 <_strtod_l+0x8b8>
 800a2d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d168      	bne.n	800a3b0 <_strtod_l+0x8b8>
 800a2de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2e2:	0d1b      	lsrs	r3, r3, #20
 800a2e4:	051b      	lsls	r3, r3, #20
 800a2e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a2ea:	d961      	bls.n	800a3b0 <_strtod_l+0x8b8>
 800a2ec:	6963      	ldr	r3, [r4, #20]
 800a2ee:	b913      	cbnz	r3, 800a2f6 <_strtod_l+0x7fe>
 800a2f0:	6923      	ldr	r3, [r4, #16]
 800a2f2:	2b01      	cmp	r3, #1
 800a2f4:	dd5c      	ble.n	800a3b0 <_strtod_l+0x8b8>
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	9805      	ldr	r0, [sp, #20]
 800a2fc:	f002 fdc4 	bl	800ce88 <__lshift>
 800a300:	4641      	mov	r1, r8
 800a302:	4604      	mov	r4, r0
 800a304:	f002 fe2c 	bl	800cf60 <__mcmp>
 800a308:	2800      	cmp	r0, #0
 800a30a:	dd51      	ble.n	800a3b0 <_strtod_l+0x8b8>
 800a30c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a310:	9a08      	ldr	r2, [sp, #32]
 800a312:	0d1b      	lsrs	r3, r3, #20
 800a314:	051b      	lsls	r3, r3, #20
 800a316:	2a00      	cmp	r2, #0
 800a318:	d06b      	beq.n	800a3f2 <_strtod_l+0x8fa>
 800a31a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a31e:	d868      	bhi.n	800a3f2 <_strtod_l+0x8fa>
 800a320:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a324:	f67f ae9d 	bls.w	800a062 <_strtod_l+0x56a>
 800a328:	4b0a      	ldr	r3, [pc, #40]	@ (800a354 <_strtod_l+0x85c>)
 800a32a:	4650      	mov	r0, sl
 800a32c:	4659      	mov	r1, fp
 800a32e:	2200      	movs	r2, #0
 800a330:	f7f6 f982 	bl	8000638 <__aeabi_dmul>
 800a334:	4b08      	ldr	r3, [pc, #32]	@ (800a358 <_strtod_l+0x860>)
 800a336:	400b      	ands	r3, r1
 800a338:	4682      	mov	sl, r0
 800a33a:	468b      	mov	fp, r1
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f47f ae05 	bne.w	8009f4c <_strtod_l+0x454>
 800a342:	9a05      	ldr	r2, [sp, #20]
 800a344:	2322      	movs	r3, #34	@ 0x22
 800a346:	6013      	str	r3, [r2, #0]
 800a348:	e600      	b.n	8009f4c <_strtod_l+0x454>
 800a34a:	bf00      	nop
 800a34c:	0800ed68 	.word	0x0800ed68
 800a350:	fffffc02 	.word	0xfffffc02
 800a354:	39500000 	.word	0x39500000
 800a358:	7ff00000 	.word	0x7ff00000
 800a35c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a360:	d165      	bne.n	800a42e <_strtod_l+0x936>
 800a362:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a364:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a368:	b35a      	cbz	r2, 800a3c2 <_strtod_l+0x8ca>
 800a36a:	4a9f      	ldr	r2, [pc, #636]	@ (800a5e8 <_strtod_l+0xaf0>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d12b      	bne.n	800a3c8 <_strtod_l+0x8d0>
 800a370:	9b08      	ldr	r3, [sp, #32]
 800a372:	4651      	mov	r1, sl
 800a374:	b303      	cbz	r3, 800a3b8 <_strtod_l+0x8c0>
 800a376:	4b9d      	ldr	r3, [pc, #628]	@ (800a5ec <_strtod_l+0xaf4>)
 800a378:	465a      	mov	r2, fp
 800a37a:	4013      	ands	r3, r2
 800a37c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a380:	f04f 32ff 	mov.w	r2, #4294967295
 800a384:	d81b      	bhi.n	800a3be <_strtod_l+0x8c6>
 800a386:	0d1b      	lsrs	r3, r3, #20
 800a388:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a38c:	fa02 f303 	lsl.w	r3, r2, r3
 800a390:	4299      	cmp	r1, r3
 800a392:	d119      	bne.n	800a3c8 <_strtod_l+0x8d0>
 800a394:	4b96      	ldr	r3, [pc, #600]	@ (800a5f0 <_strtod_l+0xaf8>)
 800a396:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a398:	429a      	cmp	r2, r3
 800a39a:	d102      	bne.n	800a3a2 <_strtod_l+0x8aa>
 800a39c:	3101      	adds	r1, #1
 800a39e:	f43f adca 	beq.w	8009f36 <_strtod_l+0x43e>
 800a3a2:	4b92      	ldr	r3, [pc, #584]	@ (800a5ec <_strtod_l+0xaf4>)
 800a3a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3a6:	401a      	ands	r2, r3
 800a3a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a3ac:	f04f 0a00 	mov.w	sl, #0
 800a3b0:	9b08      	ldr	r3, [sp, #32]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1b8      	bne.n	800a328 <_strtod_l+0x830>
 800a3b6:	e5c9      	b.n	8009f4c <_strtod_l+0x454>
 800a3b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3bc:	e7e8      	b.n	800a390 <_strtod_l+0x898>
 800a3be:	4613      	mov	r3, r2
 800a3c0:	e7e6      	b.n	800a390 <_strtod_l+0x898>
 800a3c2:	ea53 030a 	orrs.w	r3, r3, sl
 800a3c6:	d0a1      	beq.n	800a30c <_strtod_l+0x814>
 800a3c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3ca:	b1db      	cbz	r3, 800a404 <_strtod_l+0x90c>
 800a3cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3ce:	4213      	tst	r3, r2
 800a3d0:	d0ee      	beq.n	800a3b0 <_strtod_l+0x8b8>
 800a3d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3d4:	9a08      	ldr	r2, [sp, #32]
 800a3d6:	4650      	mov	r0, sl
 800a3d8:	4659      	mov	r1, fp
 800a3da:	b1bb      	cbz	r3, 800a40c <_strtod_l+0x914>
 800a3dc:	f7ff fb6e 	bl	8009abc <sulp>
 800a3e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3e4:	ec53 2b10 	vmov	r2, r3, d0
 800a3e8:	f7f5 ff70 	bl	80002cc <__adddf3>
 800a3ec:	4682      	mov	sl, r0
 800a3ee:	468b      	mov	fp, r1
 800a3f0:	e7de      	b.n	800a3b0 <_strtod_l+0x8b8>
 800a3f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a3f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a3fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a3fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a402:	e7d5      	b.n	800a3b0 <_strtod_l+0x8b8>
 800a404:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a406:	ea13 0f0a 	tst.w	r3, sl
 800a40a:	e7e1      	b.n	800a3d0 <_strtod_l+0x8d8>
 800a40c:	f7ff fb56 	bl	8009abc <sulp>
 800a410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a414:	ec53 2b10 	vmov	r2, r3, d0
 800a418:	f7f5 ff56 	bl	80002c8 <__aeabi_dsub>
 800a41c:	2200      	movs	r2, #0
 800a41e:	2300      	movs	r3, #0
 800a420:	4682      	mov	sl, r0
 800a422:	468b      	mov	fp, r1
 800a424:	f7f6 fb70 	bl	8000b08 <__aeabi_dcmpeq>
 800a428:	2800      	cmp	r0, #0
 800a42a:	d0c1      	beq.n	800a3b0 <_strtod_l+0x8b8>
 800a42c:	e619      	b.n	800a062 <_strtod_l+0x56a>
 800a42e:	4641      	mov	r1, r8
 800a430:	4620      	mov	r0, r4
 800a432:	f002 ff0d 	bl	800d250 <__ratio>
 800a436:	ec57 6b10 	vmov	r6, r7, d0
 800a43a:	2200      	movs	r2, #0
 800a43c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a440:	4630      	mov	r0, r6
 800a442:	4639      	mov	r1, r7
 800a444:	f7f6 fb74 	bl	8000b30 <__aeabi_dcmple>
 800a448:	2800      	cmp	r0, #0
 800a44a:	d06f      	beq.n	800a52c <_strtod_l+0xa34>
 800a44c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d17a      	bne.n	800a548 <_strtod_l+0xa50>
 800a452:	f1ba 0f00 	cmp.w	sl, #0
 800a456:	d158      	bne.n	800a50a <_strtod_l+0xa12>
 800a458:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a45a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d15a      	bne.n	800a518 <_strtod_l+0xa20>
 800a462:	4b64      	ldr	r3, [pc, #400]	@ (800a5f4 <_strtod_l+0xafc>)
 800a464:	2200      	movs	r2, #0
 800a466:	4630      	mov	r0, r6
 800a468:	4639      	mov	r1, r7
 800a46a:	f7f6 fb57 	bl	8000b1c <__aeabi_dcmplt>
 800a46e:	2800      	cmp	r0, #0
 800a470:	d159      	bne.n	800a526 <_strtod_l+0xa2e>
 800a472:	4630      	mov	r0, r6
 800a474:	4639      	mov	r1, r7
 800a476:	4b60      	ldr	r3, [pc, #384]	@ (800a5f8 <_strtod_l+0xb00>)
 800a478:	2200      	movs	r2, #0
 800a47a:	f7f6 f8dd 	bl	8000638 <__aeabi_dmul>
 800a47e:	4606      	mov	r6, r0
 800a480:	460f      	mov	r7, r1
 800a482:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a486:	9606      	str	r6, [sp, #24]
 800a488:	9307      	str	r3, [sp, #28]
 800a48a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a48e:	4d57      	ldr	r5, [pc, #348]	@ (800a5ec <_strtod_l+0xaf4>)
 800a490:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a494:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a496:	401d      	ands	r5, r3
 800a498:	4b58      	ldr	r3, [pc, #352]	@ (800a5fc <_strtod_l+0xb04>)
 800a49a:	429d      	cmp	r5, r3
 800a49c:	f040 80b2 	bne.w	800a604 <_strtod_l+0xb0c>
 800a4a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a4a6:	ec4b ab10 	vmov	d0, sl, fp
 800a4aa:	f002 fe09 	bl	800d0c0 <__ulp>
 800a4ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a4b2:	ec51 0b10 	vmov	r0, r1, d0
 800a4b6:	f7f6 f8bf 	bl	8000638 <__aeabi_dmul>
 800a4ba:	4652      	mov	r2, sl
 800a4bc:	465b      	mov	r3, fp
 800a4be:	f7f5 ff05 	bl	80002cc <__adddf3>
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	4949      	ldr	r1, [pc, #292]	@ (800a5ec <_strtod_l+0xaf4>)
 800a4c6:	4a4e      	ldr	r2, [pc, #312]	@ (800a600 <_strtod_l+0xb08>)
 800a4c8:	4019      	ands	r1, r3
 800a4ca:	4291      	cmp	r1, r2
 800a4cc:	4682      	mov	sl, r0
 800a4ce:	d942      	bls.n	800a556 <_strtod_l+0xa5e>
 800a4d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a4d2:	4b47      	ldr	r3, [pc, #284]	@ (800a5f0 <_strtod_l+0xaf8>)
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d103      	bne.n	800a4e0 <_strtod_l+0x9e8>
 800a4d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4da:	3301      	adds	r3, #1
 800a4dc:	f43f ad2b 	beq.w	8009f36 <_strtod_l+0x43e>
 800a4e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a5f0 <_strtod_l+0xaf8>
 800a4e4:	f04f 3aff 	mov.w	sl, #4294967295
 800a4e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a4ea:	9805      	ldr	r0, [sp, #20]
 800a4ec:	f002 fab4 	bl	800ca58 <_Bfree>
 800a4f0:	9805      	ldr	r0, [sp, #20]
 800a4f2:	4649      	mov	r1, r9
 800a4f4:	f002 fab0 	bl	800ca58 <_Bfree>
 800a4f8:	9805      	ldr	r0, [sp, #20]
 800a4fa:	4641      	mov	r1, r8
 800a4fc:	f002 faac 	bl	800ca58 <_Bfree>
 800a500:	9805      	ldr	r0, [sp, #20]
 800a502:	4621      	mov	r1, r4
 800a504:	f002 faa8 	bl	800ca58 <_Bfree>
 800a508:	e618      	b.n	800a13c <_strtod_l+0x644>
 800a50a:	f1ba 0f01 	cmp.w	sl, #1
 800a50e:	d103      	bne.n	800a518 <_strtod_l+0xa20>
 800a510:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a512:	2b00      	cmp	r3, #0
 800a514:	f43f ada5 	beq.w	800a062 <_strtod_l+0x56a>
 800a518:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a5c8 <_strtod_l+0xad0>
 800a51c:	4f35      	ldr	r7, [pc, #212]	@ (800a5f4 <_strtod_l+0xafc>)
 800a51e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a522:	2600      	movs	r6, #0
 800a524:	e7b1      	b.n	800a48a <_strtod_l+0x992>
 800a526:	4f34      	ldr	r7, [pc, #208]	@ (800a5f8 <_strtod_l+0xb00>)
 800a528:	2600      	movs	r6, #0
 800a52a:	e7aa      	b.n	800a482 <_strtod_l+0x98a>
 800a52c:	4b32      	ldr	r3, [pc, #200]	@ (800a5f8 <_strtod_l+0xb00>)
 800a52e:	4630      	mov	r0, r6
 800a530:	4639      	mov	r1, r7
 800a532:	2200      	movs	r2, #0
 800a534:	f7f6 f880 	bl	8000638 <__aeabi_dmul>
 800a538:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a53a:	4606      	mov	r6, r0
 800a53c:	460f      	mov	r7, r1
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d09f      	beq.n	800a482 <_strtod_l+0x98a>
 800a542:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a546:	e7a0      	b.n	800a48a <_strtod_l+0x992>
 800a548:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a5d0 <_strtod_l+0xad8>
 800a54c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a550:	ec57 6b17 	vmov	r6, r7, d7
 800a554:	e799      	b.n	800a48a <_strtod_l+0x992>
 800a556:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a55a:	9b08      	ldr	r3, [sp, #32]
 800a55c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a560:	2b00      	cmp	r3, #0
 800a562:	d1c1      	bne.n	800a4e8 <_strtod_l+0x9f0>
 800a564:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a568:	0d1b      	lsrs	r3, r3, #20
 800a56a:	051b      	lsls	r3, r3, #20
 800a56c:	429d      	cmp	r5, r3
 800a56e:	d1bb      	bne.n	800a4e8 <_strtod_l+0x9f0>
 800a570:	4630      	mov	r0, r6
 800a572:	4639      	mov	r1, r7
 800a574:	f7f6 fbc0 	bl	8000cf8 <__aeabi_d2lz>
 800a578:	f7f6 f830 	bl	80005dc <__aeabi_l2d>
 800a57c:	4602      	mov	r2, r0
 800a57e:	460b      	mov	r3, r1
 800a580:	4630      	mov	r0, r6
 800a582:	4639      	mov	r1, r7
 800a584:	f7f5 fea0 	bl	80002c8 <__aeabi_dsub>
 800a588:	460b      	mov	r3, r1
 800a58a:	4602      	mov	r2, r0
 800a58c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a590:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a596:	ea46 060a 	orr.w	r6, r6, sl
 800a59a:	431e      	orrs	r6, r3
 800a59c:	d06f      	beq.n	800a67e <_strtod_l+0xb86>
 800a59e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a5d8 <_strtod_l+0xae0>)
 800a5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a4:	f7f6 faba 	bl	8000b1c <__aeabi_dcmplt>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	f47f accf 	bne.w	8009f4c <_strtod_l+0x454>
 800a5ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800a5e0 <_strtod_l+0xae8>)
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a5b8:	f7f6 face 	bl	8000b58 <__aeabi_dcmpgt>
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d093      	beq.n	800a4e8 <_strtod_l+0x9f0>
 800a5c0:	e4c4      	b.n	8009f4c <_strtod_l+0x454>
 800a5c2:	bf00      	nop
 800a5c4:	f3af 8000 	nop.w
 800a5c8:	00000000 	.word	0x00000000
 800a5cc:	bff00000 	.word	0xbff00000
 800a5d0:	00000000 	.word	0x00000000
 800a5d4:	3ff00000 	.word	0x3ff00000
 800a5d8:	94a03595 	.word	0x94a03595
 800a5dc:	3fdfffff 	.word	0x3fdfffff
 800a5e0:	35afe535 	.word	0x35afe535
 800a5e4:	3fe00000 	.word	0x3fe00000
 800a5e8:	000fffff 	.word	0x000fffff
 800a5ec:	7ff00000 	.word	0x7ff00000
 800a5f0:	7fefffff 	.word	0x7fefffff
 800a5f4:	3ff00000 	.word	0x3ff00000
 800a5f8:	3fe00000 	.word	0x3fe00000
 800a5fc:	7fe00000 	.word	0x7fe00000
 800a600:	7c9fffff 	.word	0x7c9fffff
 800a604:	9b08      	ldr	r3, [sp, #32]
 800a606:	b323      	cbz	r3, 800a652 <_strtod_l+0xb5a>
 800a608:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a60c:	d821      	bhi.n	800a652 <_strtod_l+0xb5a>
 800a60e:	a328      	add	r3, pc, #160	@ (adr r3, 800a6b0 <_strtod_l+0xbb8>)
 800a610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a614:	4630      	mov	r0, r6
 800a616:	4639      	mov	r1, r7
 800a618:	f7f6 fa8a 	bl	8000b30 <__aeabi_dcmple>
 800a61c:	b1a0      	cbz	r0, 800a648 <_strtod_l+0xb50>
 800a61e:	4639      	mov	r1, r7
 800a620:	4630      	mov	r0, r6
 800a622:	f7f6 fae1 	bl	8000be8 <__aeabi_d2uiz>
 800a626:	2801      	cmp	r0, #1
 800a628:	bf38      	it	cc
 800a62a:	2001      	movcc	r0, #1
 800a62c:	f7f5 ff8a 	bl	8000544 <__aeabi_ui2d>
 800a630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a632:	4606      	mov	r6, r0
 800a634:	460f      	mov	r7, r1
 800a636:	b9fb      	cbnz	r3, 800a678 <_strtod_l+0xb80>
 800a638:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a63c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a63e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a640:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a644:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a648:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a64a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a64e:	1b5b      	subs	r3, r3, r5
 800a650:	9311      	str	r3, [sp, #68]	@ 0x44
 800a652:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a656:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a65a:	f002 fd31 	bl	800d0c0 <__ulp>
 800a65e:	4650      	mov	r0, sl
 800a660:	ec53 2b10 	vmov	r2, r3, d0
 800a664:	4659      	mov	r1, fp
 800a666:	f7f5 ffe7 	bl	8000638 <__aeabi_dmul>
 800a66a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a66e:	f7f5 fe2d 	bl	80002cc <__adddf3>
 800a672:	4682      	mov	sl, r0
 800a674:	468b      	mov	fp, r1
 800a676:	e770      	b.n	800a55a <_strtod_l+0xa62>
 800a678:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a67c:	e7e0      	b.n	800a640 <_strtod_l+0xb48>
 800a67e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a6b8 <_strtod_l+0xbc0>)
 800a680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a684:	f7f6 fa4a 	bl	8000b1c <__aeabi_dcmplt>
 800a688:	e798      	b.n	800a5bc <_strtod_l+0xac4>
 800a68a:	2300      	movs	r3, #0
 800a68c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a68e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a690:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	f7ff ba6d 	b.w	8009b72 <_strtod_l+0x7a>
 800a698:	2a65      	cmp	r2, #101	@ 0x65
 800a69a:	f43f ab66 	beq.w	8009d6a <_strtod_l+0x272>
 800a69e:	2a45      	cmp	r2, #69	@ 0x45
 800a6a0:	f43f ab63 	beq.w	8009d6a <_strtod_l+0x272>
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	f7ff bb9e 	b.w	8009de6 <_strtod_l+0x2ee>
 800a6aa:	bf00      	nop
 800a6ac:	f3af 8000 	nop.w
 800a6b0:	ffc00000 	.word	0xffc00000
 800a6b4:	41dfffff 	.word	0x41dfffff
 800a6b8:	94a03595 	.word	0x94a03595
 800a6bc:	3fcfffff 	.word	0x3fcfffff

0800a6c0 <strtod>:
 800a6c0:	460a      	mov	r2, r1
 800a6c2:	4601      	mov	r1, r0
 800a6c4:	4802      	ldr	r0, [pc, #8]	@ (800a6d0 <strtod+0x10>)
 800a6c6:	4b03      	ldr	r3, [pc, #12]	@ (800a6d4 <strtod+0x14>)
 800a6c8:	6800      	ldr	r0, [r0, #0]
 800a6ca:	f7ff ba15 	b.w	8009af8 <_strtod_l>
 800a6ce:	bf00      	nop
 800a6d0:	20000250 	.word	0x20000250
 800a6d4:	200000e4 	.word	0x200000e4

0800a6d8 <_strtol_l.constprop.0>:
 800a6d8:	2b24      	cmp	r3, #36	@ 0x24
 800a6da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6de:	4686      	mov	lr, r0
 800a6e0:	4690      	mov	r8, r2
 800a6e2:	d801      	bhi.n	800a6e8 <_strtol_l.constprop.0+0x10>
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d106      	bne.n	800a6f6 <_strtol_l.constprop.0+0x1e>
 800a6e8:	f000 fe92 	bl	800b410 <__errno>
 800a6ec:	2316      	movs	r3, #22
 800a6ee:	6003      	str	r3, [r0, #0]
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6f6:	4834      	ldr	r0, [pc, #208]	@ (800a7c8 <_strtol_l.constprop.0+0xf0>)
 800a6f8:	460d      	mov	r5, r1
 800a6fa:	462a      	mov	r2, r5
 800a6fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a700:	5d06      	ldrb	r6, [r0, r4]
 800a702:	f016 0608 	ands.w	r6, r6, #8
 800a706:	d1f8      	bne.n	800a6fa <_strtol_l.constprop.0+0x22>
 800a708:	2c2d      	cmp	r4, #45	@ 0x2d
 800a70a:	d12d      	bne.n	800a768 <_strtol_l.constprop.0+0x90>
 800a70c:	782c      	ldrb	r4, [r5, #0]
 800a70e:	2601      	movs	r6, #1
 800a710:	1c95      	adds	r5, r2, #2
 800a712:	f033 0210 	bics.w	r2, r3, #16
 800a716:	d109      	bne.n	800a72c <_strtol_l.constprop.0+0x54>
 800a718:	2c30      	cmp	r4, #48	@ 0x30
 800a71a:	d12a      	bne.n	800a772 <_strtol_l.constprop.0+0x9a>
 800a71c:	782a      	ldrb	r2, [r5, #0]
 800a71e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a722:	2a58      	cmp	r2, #88	@ 0x58
 800a724:	d125      	bne.n	800a772 <_strtol_l.constprop.0+0x9a>
 800a726:	786c      	ldrb	r4, [r5, #1]
 800a728:	2310      	movs	r3, #16
 800a72a:	3502      	adds	r5, #2
 800a72c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a730:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a734:	2200      	movs	r2, #0
 800a736:	fbbc f9f3 	udiv	r9, ip, r3
 800a73a:	4610      	mov	r0, r2
 800a73c:	fb03 ca19 	mls	sl, r3, r9, ip
 800a740:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a744:	2f09      	cmp	r7, #9
 800a746:	d81b      	bhi.n	800a780 <_strtol_l.constprop.0+0xa8>
 800a748:	463c      	mov	r4, r7
 800a74a:	42a3      	cmp	r3, r4
 800a74c:	dd27      	ble.n	800a79e <_strtol_l.constprop.0+0xc6>
 800a74e:	1c57      	adds	r7, r2, #1
 800a750:	d007      	beq.n	800a762 <_strtol_l.constprop.0+0x8a>
 800a752:	4581      	cmp	r9, r0
 800a754:	d320      	bcc.n	800a798 <_strtol_l.constprop.0+0xc0>
 800a756:	d101      	bne.n	800a75c <_strtol_l.constprop.0+0x84>
 800a758:	45a2      	cmp	sl, r4
 800a75a:	db1d      	blt.n	800a798 <_strtol_l.constprop.0+0xc0>
 800a75c:	fb00 4003 	mla	r0, r0, r3, r4
 800a760:	2201      	movs	r2, #1
 800a762:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a766:	e7eb      	b.n	800a740 <_strtol_l.constprop.0+0x68>
 800a768:	2c2b      	cmp	r4, #43	@ 0x2b
 800a76a:	bf04      	itt	eq
 800a76c:	782c      	ldrbeq	r4, [r5, #0]
 800a76e:	1c95      	addeq	r5, r2, #2
 800a770:	e7cf      	b.n	800a712 <_strtol_l.constprop.0+0x3a>
 800a772:	2b00      	cmp	r3, #0
 800a774:	d1da      	bne.n	800a72c <_strtol_l.constprop.0+0x54>
 800a776:	2c30      	cmp	r4, #48	@ 0x30
 800a778:	bf0c      	ite	eq
 800a77a:	2308      	moveq	r3, #8
 800a77c:	230a      	movne	r3, #10
 800a77e:	e7d5      	b.n	800a72c <_strtol_l.constprop.0+0x54>
 800a780:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a784:	2f19      	cmp	r7, #25
 800a786:	d801      	bhi.n	800a78c <_strtol_l.constprop.0+0xb4>
 800a788:	3c37      	subs	r4, #55	@ 0x37
 800a78a:	e7de      	b.n	800a74a <_strtol_l.constprop.0+0x72>
 800a78c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a790:	2f19      	cmp	r7, #25
 800a792:	d804      	bhi.n	800a79e <_strtol_l.constprop.0+0xc6>
 800a794:	3c57      	subs	r4, #87	@ 0x57
 800a796:	e7d8      	b.n	800a74a <_strtol_l.constprop.0+0x72>
 800a798:	f04f 32ff 	mov.w	r2, #4294967295
 800a79c:	e7e1      	b.n	800a762 <_strtol_l.constprop.0+0x8a>
 800a79e:	1c53      	adds	r3, r2, #1
 800a7a0:	d108      	bne.n	800a7b4 <_strtol_l.constprop.0+0xdc>
 800a7a2:	2322      	movs	r3, #34	@ 0x22
 800a7a4:	f8ce 3000 	str.w	r3, [lr]
 800a7a8:	4660      	mov	r0, ip
 800a7aa:	f1b8 0f00 	cmp.w	r8, #0
 800a7ae:	d0a0      	beq.n	800a6f2 <_strtol_l.constprop.0+0x1a>
 800a7b0:	1e69      	subs	r1, r5, #1
 800a7b2:	e006      	b.n	800a7c2 <_strtol_l.constprop.0+0xea>
 800a7b4:	b106      	cbz	r6, 800a7b8 <_strtol_l.constprop.0+0xe0>
 800a7b6:	4240      	negs	r0, r0
 800a7b8:	f1b8 0f00 	cmp.w	r8, #0
 800a7bc:	d099      	beq.n	800a6f2 <_strtol_l.constprop.0+0x1a>
 800a7be:	2a00      	cmp	r2, #0
 800a7c0:	d1f6      	bne.n	800a7b0 <_strtol_l.constprop.0+0xd8>
 800a7c2:	f8c8 1000 	str.w	r1, [r8]
 800a7c6:	e794      	b.n	800a6f2 <_strtol_l.constprop.0+0x1a>
 800a7c8:	0800ed91 	.word	0x0800ed91

0800a7cc <strtol>:
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	460a      	mov	r2, r1
 800a7d0:	4601      	mov	r1, r0
 800a7d2:	4802      	ldr	r0, [pc, #8]	@ (800a7dc <strtol+0x10>)
 800a7d4:	6800      	ldr	r0, [r0, #0]
 800a7d6:	f7ff bf7f 	b.w	800a6d8 <_strtol_l.constprop.0>
 800a7da:	bf00      	nop
 800a7dc:	20000250 	.word	0x20000250

0800a7e0 <__cvt>:
 800a7e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e4:	ec57 6b10 	vmov	r6, r7, d0
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	463b      	mov	r3, r7
 800a7f0:	bfbb      	ittet	lt
 800a7f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a7f6:	461f      	movlt	r7, r3
 800a7f8:	2300      	movge	r3, #0
 800a7fa:	232d      	movlt	r3, #45	@ 0x2d
 800a7fc:	700b      	strb	r3, [r1, #0]
 800a7fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a800:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a804:	4691      	mov	r9, r2
 800a806:	f023 0820 	bic.w	r8, r3, #32
 800a80a:	bfbc      	itt	lt
 800a80c:	4632      	movlt	r2, r6
 800a80e:	4616      	movlt	r6, r2
 800a810:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a814:	d005      	beq.n	800a822 <__cvt+0x42>
 800a816:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a81a:	d100      	bne.n	800a81e <__cvt+0x3e>
 800a81c:	3401      	adds	r4, #1
 800a81e:	2102      	movs	r1, #2
 800a820:	e000      	b.n	800a824 <__cvt+0x44>
 800a822:	2103      	movs	r1, #3
 800a824:	ab03      	add	r3, sp, #12
 800a826:	9301      	str	r3, [sp, #4]
 800a828:	ab02      	add	r3, sp, #8
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	ec47 6b10 	vmov	d0, r6, r7
 800a830:	4653      	mov	r3, sl
 800a832:	4622      	mov	r2, r4
 800a834:	f000 fec0 	bl	800b5b8 <_dtoa_r>
 800a838:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a83c:	4605      	mov	r5, r0
 800a83e:	d119      	bne.n	800a874 <__cvt+0x94>
 800a840:	f019 0f01 	tst.w	r9, #1
 800a844:	d00e      	beq.n	800a864 <__cvt+0x84>
 800a846:	eb00 0904 	add.w	r9, r0, r4
 800a84a:	2200      	movs	r2, #0
 800a84c:	2300      	movs	r3, #0
 800a84e:	4630      	mov	r0, r6
 800a850:	4639      	mov	r1, r7
 800a852:	f7f6 f959 	bl	8000b08 <__aeabi_dcmpeq>
 800a856:	b108      	cbz	r0, 800a85c <__cvt+0x7c>
 800a858:	f8cd 900c 	str.w	r9, [sp, #12]
 800a85c:	2230      	movs	r2, #48	@ 0x30
 800a85e:	9b03      	ldr	r3, [sp, #12]
 800a860:	454b      	cmp	r3, r9
 800a862:	d31e      	bcc.n	800a8a2 <__cvt+0xc2>
 800a864:	9b03      	ldr	r3, [sp, #12]
 800a866:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a868:	1b5b      	subs	r3, r3, r5
 800a86a:	4628      	mov	r0, r5
 800a86c:	6013      	str	r3, [r2, #0]
 800a86e:	b004      	add	sp, #16
 800a870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a874:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a878:	eb00 0904 	add.w	r9, r0, r4
 800a87c:	d1e5      	bne.n	800a84a <__cvt+0x6a>
 800a87e:	7803      	ldrb	r3, [r0, #0]
 800a880:	2b30      	cmp	r3, #48	@ 0x30
 800a882:	d10a      	bne.n	800a89a <__cvt+0xba>
 800a884:	2200      	movs	r2, #0
 800a886:	2300      	movs	r3, #0
 800a888:	4630      	mov	r0, r6
 800a88a:	4639      	mov	r1, r7
 800a88c:	f7f6 f93c 	bl	8000b08 <__aeabi_dcmpeq>
 800a890:	b918      	cbnz	r0, 800a89a <__cvt+0xba>
 800a892:	f1c4 0401 	rsb	r4, r4, #1
 800a896:	f8ca 4000 	str.w	r4, [sl]
 800a89a:	f8da 3000 	ldr.w	r3, [sl]
 800a89e:	4499      	add	r9, r3
 800a8a0:	e7d3      	b.n	800a84a <__cvt+0x6a>
 800a8a2:	1c59      	adds	r1, r3, #1
 800a8a4:	9103      	str	r1, [sp, #12]
 800a8a6:	701a      	strb	r2, [r3, #0]
 800a8a8:	e7d9      	b.n	800a85e <__cvt+0x7e>

0800a8aa <__exponent>:
 800a8aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	bfba      	itte	lt
 800a8b0:	4249      	neglt	r1, r1
 800a8b2:	232d      	movlt	r3, #45	@ 0x2d
 800a8b4:	232b      	movge	r3, #43	@ 0x2b
 800a8b6:	2909      	cmp	r1, #9
 800a8b8:	7002      	strb	r2, [r0, #0]
 800a8ba:	7043      	strb	r3, [r0, #1]
 800a8bc:	dd29      	ble.n	800a912 <__exponent+0x68>
 800a8be:	f10d 0307 	add.w	r3, sp, #7
 800a8c2:	461d      	mov	r5, r3
 800a8c4:	270a      	movs	r7, #10
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a8cc:	fb07 1416 	mls	r4, r7, r6, r1
 800a8d0:	3430      	adds	r4, #48	@ 0x30
 800a8d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a8d6:	460c      	mov	r4, r1
 800a8d8:	2c63      	cmp	r4, #99	@ 0x63
 800a8da:	f103 33ff 	add.w	r3, r3, #4294967295
 800a8de:	4631      	mov	r1, r6
 800a8e0:	dcf1      	bgt.n	800a8c6 <__exponent+0x1c>
 800a8e2:	3130      	adds	r1, #48	@ 0x30
 800a8e4:	1e94      	subs	r4, r2, #2
 800a8e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a8ea:	1c41      	adds	r1, r0, #1
 800a8ec:	4623      	mov	r3, r4
 800a8ee:	42ab      	cmp	r3, r5
 800a8f0:	d30a      	bcc.n	800a908 <__exponent+0x5e>
 800a8f2:	f10d 0309 	add.w	r3, sp, #9
 800a8f6:	1a9b      	subs	r3, r3, r2
 800a8f8:	42ac      	cmp	r4, r5
 800a8fa:	bf88      	it	hi
 800a8fc:	2300      	movhi	r3, #0
 800a8fe:	3302      	adds	r3, #2
 800a900:	4403      	add	r3, r0
 800a902:	1a18      	subs	r0, r3, r0
 800a904:	b003      	add	sp, #12
 800a906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a908:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a90c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a910:	e7ed      	b.n	800a8ee <__exponent+0x44>
 800a912:	2330      	movs	r3, #48	@ 0x30
 800a914:	3130      	adds	r1, #48	@ 0x30
 800a916:	7083      	strb	r3, [r0, #2]
 800a918:	70c1      	strb	r1, [r0, #3]
 800a91a:	1d03      	adds	r3, r0, #4
 800a91c:	e7f1      	b.n	800a902 <__exponent+0x58>
	...

0800a920 <_printf_float>:
 800a920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a924:	b08d      	sub	sp, #52	@ 0x34
 800a926:	460c      	mov	r4, r1
 800a928:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a92c:	4616      	mov	r6, r2
 800a92e:	461f      	mov	r7, r3
 800a930:	4605      	mov	r5, r0
 800a932:	f000 fd23 	bl	800b37c <_localeconv_r>
 800a936:	6803      	ldr	r3, [r0, #0]
 800a938:	9304      	str	r3, [sp, #16]
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7f5 fcb8 	bl	80002b0 <strlen>
 800a940:	2300      	movs	r3, #0
 800a942:	930a      	str	r3, [sp, #40]	@ 0x28
 800a944:	f8d8 3000 	ldr.w	r3, [r8]
 800a948:	9005      	str	r0, [sp, #20]
 800a94a:	3307      	adds	r3, #7
 800a94c:	f023 0307 	bic.w	r3, r3, #7
 800a950:	f103 0208 	add.w	r2, r3, #8
 800a954:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a958:	f8d4 b000 	ldr.w	fp, [r4]
 800a95c:	f8c8 2000 	str.w	r2, [r8]
 800a960:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a964:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a968:	9307      	str	r3, [sp, #28]
 800a96a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a96e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a972:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a976:	4b9c      	ldr	r3, [pc, #624]	@ (800abe8 <_printf_float+0x2c8>)
 800a978:	f04f 32ff 	mov.w	r2, #4294967295
 800a97c:	f7f6 f8f6 	bl	8000b6c <__aeabi_dcmpun>
 800a980:	bb70      	cbnz	r0, 800a9e0 <_printf_float+0xc0>
 800a982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a986:	4b98      	ldr	r3, [pc, #608]	@ (800abe8 <_printf_float+0x2c8>)
 800a988:	f04f 32ff 	mov.w	r2, #4294967295
 800a98c:	f7f6 f8d0 	bl	8000b30 <__aeabi_dcmple>
 800a990:	bb30      	cbnz	r0, 800a9e0 <_printf_float+0xc0>
 800a992:	2200      	movs	r2, #0
 800a994:	2300      	movs	r3, #0
 800a996:	4640      	mov	r0, r8
 800a998:	4649      	mov	r1, r9
 800a99a:	f7f6 f8bf 	bl	8000b1c <__aeabi_dcmplt>
 800a99e:	b110      	cbz	r0, 800a9a6 <_printf_float+0x86>
 800a9a0:	232d      	movs	r3, #45	@ 0x2d
 800a9a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9a6:	4a91      	ldr	r2, [pc, #580]	@ (800abec <_printf_float+0x2cc>)
 800a9a8:	4b91      	ldr	r3, [pc, #580]	@ (800abf0 <_printf_float+0x2d0>)
 800a9aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a9ae:	bf94      	ite	ls
 800a9b0:	4690      	movls	r8, r2
 800a9b2:	4698      	movhi	r8, r3
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	6123      	str	r3, [r4, #16]
 800a9b8:	f02b 0304 	bic.w	r3, fp, #4
 800a9bc:	6023      	str	r3, [r4, #0]
 800a9be:	f04f 0900 	mov.w	r9, #0
 800a9c2:	9700      	str	r7, [sp, #0]
 800a9c4:	4633      	mov	r3, r6
 800a9c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a9c8:	4621      	mov	r1, r4
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	f000 f9d2 	bl	800ad74 <_printf_common>
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	f040 808d 	bne.w	800aaf0 <_printf_float+0x1d0>
 800a9d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9da:	b00d      	add	sp, #52	@ 0x34
 800a9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e0:	4642      	mov	r2, r8
 800a9e2:	464b      	mov	r3, r9
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	4649      	mov	r1, r9
 800a9e8:	f7f6 f8c0 	bl	8000b6c <__aeabi_dcmpun>
 800a9ec:	b140      	cbz	r0, 800aa00 <_printf_float+0xe0>
 800a9ee:	464b      	mov	r3, r9
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	bfbc      	itt	lt
 800a9f4:	232d      	movlt	r3, #45	@ 0x2d
 800a9f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a9fa:	4a7e      	ldr	r2, [pc, #504]	@ (800abf4 <_printf_float+0x2d4>)
 800a9fc:	4b7e      	ldr	r3, [pc, #504]	@ (800abf8 <_printf_float+0x2d8>)
 800a9fe:	e7d4      	b.n	800a9aa <_printf_float+0x8a>
 800aa00:	6863      	ldr	r3, [r4, #4]
 800aa02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800aa06:	9206      	str	r2, [sp, #24]
 800aa08:	1c5a      	adds	r2, r3, #1
 800aa0a:	d13b      	bne.n	800aa84 <_printf_float+0x164>
 800aa0c:	2306      	movs	r3, #6
 800aa0e:	6063      	str	r3, [r4, #4]
 800aa10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800aa14:	2300      	movs	r3, #0
 800aa16:	6022      	str	r2, [r4, #0]
 800aa18:	9303      	str	r3, [sp, #12]
 800aa1a:	ab0a      	add	r3, sp, #40	@ 0x28
 800aa1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800aa20:	ab09      	add	r3, sp, #36	@ 0x24
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	6861      	ldr	r1, [r4, #4]
 800aa26:	ec49 8b10 	vmov	d0, r8, r9
 800aa2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aa2e:	4628      	mov	r0, r5
 800aa30:	f7ff fed6 	bl	800a7e0 <__cvt>
 800aa34:	9b06      	ldr	r3, [sp, #24]
 800aa36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa38:	2b47      	cmp	r3, #71	@ 0x47
 800aa3a:	4680      	mov	r8, r0
 800aa3c:	d129      	bne.n	800aa92 <_printf_float+0x172>
 800aa3e:	1cc8      	adds	r0, r1, #3
 800aa40:	db02      	blt.n	800aa48 <_printf_float+0x128>
 800aa42:	6863      	ldr	r3, [r4, #4]
 800aa44:	4299      	cmp	r1, r3
 800aa46:	dd41      	ble.n	800aacc <_printf_float+0x1ac>
 800aa48:	f1aa 0a02 	sub.w	sl, sl, #2
 800aa4c:	fa5f fa8a 	uxtb.w	sl, sl
 800aa50:	3901      	subs	r1, #1
 800aa52:	4652      	mov	r2, sl
 800aa54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800aa58:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa5a:	f7ff ff26 	bl	800a8aa <__exponent>
 800aa5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa60:	1813      	adds	r3, r2, r0
 800aa62:	2a01      	cmp	r2, #1
 800aa64:	4681      	mov	r9, r0
 800aa66:	6123      	str	r3, [r4, #16]
 800aa68:	dc02      	bgt.n	800aa70 <_printf_float+0x150>
 800aa6a:	6822      	ldr	r2, [r4, #0]
 800aa6c:	07d2      	lsls	r2, r2, #31
 800aa6e:	d501      	bpl.n	800aa74 <_printf_float+0x154>
 800aa70:	3301      	adds	r3, #1
 800aa72:	6123      	str	r3, [r4, #16]
 800aa74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d0a2      	beq.n	800a9c2 <_printf_float+0xa2>
 800aa7c:	232d      	movs	r3, #45	@ 0x2d
 800aa7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa82:	e79e      	b.n	800a9c2 <_printf_float+0xa2>
 800aa84:	9a06      	ldr	r2, [sp, #24]
 800aa86:	2a47      	cmp	r2, #71	@ 0x47
 800aa88:	d1c2      	bne.n	800aa10 <_printf_float+0xf0>
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1c0      	bne.n	800aa10 <_printf_float+0xf0>
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e7bd      	b.n	800aa0e <_printf_float+0xee>
 800aa92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa96:	d9db      	bls.n	800aa50 <_printf_float+0x130>
 800aa98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aa9c:	d118      	bne.n	800aad0 <_printf_float+0x1b0>
 800aa9e:	2900      	cmp	r1, #0
 800aaa0:	6863      	ldr	r3, [r4, #4]
 800aaa2:	dd0b      	ble.n	800aabc <_printf_float+0x19c>
 800aaa4:	6121      	str	r1, [r4, #16]
 800aaa6:	b913      	cbnz	r3, 800aaae <_printf_float+0x18e>
 800aaa8:	6822      	ldr	r2, [r4, #0]
 800aaaa:	07d0      	lsls	r0, r2, #31
 800aaac:	d502      	bpl.n	800aab4 <_printf_float+0x194>
 800aaae:	3301      	adds	r3, #1
 800aab0:	440b      	add	r3, r1
 800aab2:	6123      	str	r3, [r4, #16]
 800aab4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aab6:	f04f 0900 	mov.w	r9, #0
 800aaba:	e7db      	b.n	800aa74 <_printf_float+0x154>
 800aabc:	b913      	cbnz	r3, 800aac4 <_printf_float+0x1a4>
 800aabe:	6822      	ldr	r2, [r4, #0]
 800aac0:	07d2      	lsls	r2, r2, #31
 800aac2:	d501      	bpl.n	800aac8 <_printf_float+0x1a8>
 800aac4:	3302      	adds	r3, #2
 800aac6:	e7f4      	b.n	800aab2 <_printf_float+0x192>
 800aac8:	2301      	movs	r3, #1
 800aaca:	e7f2      	b.n	800aab2 <_printf_float+0x192>
 800aacc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aad2:	4299      	cmp	r1, r3
 800aad4:	db05      	blt.n	800aae2 <_printf_float+0x1c2>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	6121      	str	r1, [r4, #16]
 800aada:	07d8      	lsls	r0, r3, #31
 800aadc:	d5ea      	bpl.n	800aab4 <_printf_float+0x194>
 800aade:	1c4b      	adds	r3, r1, #1
 800aae0:	e7e7      	b.n	800aab2 <_printf_float+0x192>
 800aae2:	2900      	cmp	r1, #0
 800aae4:	bfd4      	ite	le
 800aae6:	f1c1 0202 	rsble	r2, r1, #2
 800aaea:	2201      	movgt	r2, #1
 800aaec:	4413      	add	r3, r2
 800aaee:	e7e0      	b.n	800aab2 <_printf_float+0x192>
 800aaf0:	6823      	ldr	r3, [r4, #0]
 800aaf2:	055a      	lsls	r2, r3, #21
 800aaf4:	d407      	bmi.n	800ab06 <_printf_float+0x1e6>
 800aaf6:	6923      	ldr	r3, [r4, #16]
 800aaf8:	4642      	mov	r2, r8
 800aafa:	4631      	mov	r1, r6
 800aafc:	4628      	mov	r0, r5
 800aafe:	47b8      	blx	r7
 800ab00:	3001      	adds	r0, #1
 800ab02:	d12b      	bne.n	800ab5c <_printf_float+0x23c>
 800ab04:	e767      	b.n	800a9d6 <_printf_float+0xb6>
 800ab06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ab0a:	f240 80dd 	bls.w	800acc8 <_printf_float+0x3a8>
 800ab0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab12:	2200      	movs	r2, #0
 800ab14:	2300      	movs	r3, #0
 800ab16:	f7f5 fff7 	bl	8000b08 <__aeabi_dcmpeq>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d033      	beq.n	800ab86 <_printf_float+0x266>
 800ab1e:	4a37      	ldr	r2, [pc, #220]	@ (800abfc <_printf_float+0x2dc>)
 800ab20:	2301      	movs	r3, #1
 800ab22:	4631      	mov	r1, r6
 800ab24:	4628      	mov	r0, r5
 800ab26:	47b8      	blx	r7
 800ab28:	3001      	adds	r0, #1
 800ab2a:	f43f af54 	beq.w	800a9d6 <_printf_float+0xb6>
 800ab2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ab32:	4543      	cmp	r3, r8
 800ab34:	db02      	blt.n	800ab3c <_printf_float+0x21c>
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	07d8      	lsls	r0, r3, #31
 800ab3a:	d50f      	bpl.n	800ab5c <_printf_float+0x23c>
 800ab3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab40:	4631      	mov	r1, r6
 800ab42:	4628      	mov	r0, r5
 800ab44:	47b8      	blx	r7
 800ab46:	3001      	adds	r0, #1
 800ab48:	f43f af45 	beq.w	800a9d6 <_printf_float+0xb6>
 800ab4c:	f04f 0900 	mov.w	r9, #0
 800ab50:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab54:	f104 0a1a 	add.w	sl, r4, #26
 800ab58:	45c8      	cmp	r8, r9
 800ab5a:	dc09      	bgt.n	800ab70 <_printf_float+0x250>
 800ab5c:	6823      	ldr	r3, [r4, #0]
 800ab5e:	079b      	lsls	r3, r3, #30
 800ab60:	f100 8103 	bmi.w	800ad6a <_printf_float+0x44a>
 800ab64:	68e0      	ldr	r0, [r4, #12]
 800ab66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab68:	4298      	cmp	r0, r3
 800ab6a:	bfb8      	it	lt
 800ab6c:	4618      	movlt	r0, r3
 800ab6e:	e734      	b.n	800a9da <_printf_float+0xba>
 800ab70:	2301      	movs	r3, #1
 800ab72:	4652      	mov	r2, sl
 800ab74:	4631      	mov	r1, r6
 800ab76:	4628      	mov	r0, r5
 800ab78:	47b8      	blx	r7
 800ab7a:	3001      	adds	r0, #1
 800ab7c:	f43f af2b 	beq.w	800a9d6 <_printf_float+0xb6>
 800ab80:	f109 0901 	add.w	r9, r9, #1
 800ab84:	e7e8      	b.n	800ab58 <_printf_float+0x238>
 800ab86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	dc39      	bgt.n	800ac00 <_printf_float+0x2e0>
 800ab8c:	4a1b      	ldr	r2, [pc, #108]	@ (800abfc <_printf_float+0x2dc>)
 800ab8e:	2301      	movs	r3, #1
 800ab90:	4631      	mov	r1, r6
 800ab92:	4628      	mov	r0, r5
 800ab94:	47b8      	blx	r7
 800ab96:	3001      	adds	r0, #1
 800ab98:	f43f af1d 	beq.w	800a9d6 <_printf_float+0xb6>
 800ab9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aba0:	ea59 0303 	orrs.w	r3, r9, r3
 800aba4:	d102      	bne.n	800abac <_printf_float+0x28c>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	07d9      	lsls	r1, r3, #31
 800abaa:	d5d7      	bpl.n	800ab5c <_printf_float+0x23c>
 800abac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abb0:	4631      	mov	r1, r6
 800abb2:	4628      	mov	r0, r5
 800abb4:	47b8      	blx	r7
 800abb6:	3001      	adds	r0, #1
 800abb8:	f43f af0d 	beq.w	800a9d6 <_printf_float+0xb6>
 800abbc:	f04f 0a00 	mov.w	sl, #0
 800abc0:	f104 0b1a 	add.w	fp, r4, #26
 800abc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abc6:	425b      	negs	r3, r3
 800abc8:	4553      	cmp	r3, sl
 800abca:	dc01      	bgt.n	800abd0 <_printf_float+0x2b0>
 800abcc:	464b      	mov	r3, r9
 800abce:	e793      	b.n	800aaf8 <_printf_float+0x1d8>
 800abd0:	2301      	movs	r3, #1
 800abd2:	465a      	mov	r2, fp
 800abd4:	4631      	mov	r1, r6
 800abd6:	4628      	mov	r0, r5
 800abd8:	47b8      	blx	r7
 800abda:	3001      	adds	r0, #1
 800abdc:	f43f aefb 	beq.w	800a9d6 <_printf_float+0xb6>
 800abe0:	f10a 0a01 	add.w	sl, sl, #1
 800abe4:	e7ee      	b.n	800abc4 <_printf_float+0x2a4>
 800abe6:	bf00      	nop
 800abe8:	7fefffff 	.word	0x7fefffff
 800abec:	0800ee91 	.word	0x0800ee91
 800abf0:	0800ee95 	.word	0x0800ee95
 800abf4:	0800ee99 	.word	0x0800ee99
 800abf8:	0800ee9d 	.word	0x0800ee9d
 800abfc:	0800eea1 	.word	0x0800eea1
 800ac00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ac02:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac06:	4553      	cmp	r3, sl
 800ac08:	bfa8      	it	ge
 800ac0a:	4653      	movge	r3, sl
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	4699      	mov	r9, r3
 800ac10:	dc36      	bgt.n	800ac80 <_printf_float+0x360>
 800ac12:	f04f 0b00 	mov.w	fp, #0
 800ac16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac1a:	f104 021a 	add.w	r2, r4, #26
 800ac1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ac20:	9306      	str	r3, [sp, #24]
 800ac22:	eba3 0309 	sub.w	r3, r3, r9
 800ac26:	455b      	cmp	r3, fp
 800ac28:	dc31      	bgt.n	800ac8e <_printf_float+0x36e>
 800ac2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac2c:	459a      	cmp	sl, r3
 800ac2e:	dc3a      	bgt.n	800aca6 <_printf_float+0x386>
 800ac30:	6823      	ldr	r3, [r4, #0]
 800ac32:	07da      	lsls	r2, r3, #31
 800ac34:	d437      	bmi.n	800aca6 <_printf_float+0x386>
 800ac36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac38:	ebaa 0903 	sub.w	r9, sl, r3
 800ac3c:	9b06      	ldr	r3, [sp, #24]
 800ac3e:	ebaa 0303 	sub.w	r3, sl, r3
 800ac42:	4599      	cmp	r9, r3
 800ac44:	bfa8      	it	ge
 800ac46:	4699      	movge	r9, r3
 800ac48:	f1b9 0f00 	cmp.w	r9, #0
 800ac4c:	dc33      	bgt.n	800acb6 <_printf_float+0x396>
 800ac4e:	f04f 0800 	mov.w	r8, #0
 800ac52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac56:	f104 0b1a 	add.w	fp, r4, #26
 800ac5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac5c:	ebaa 0303 	sub.w	r3, sl, r3
 800ac60:	eba3 0309 	sub.w	r3, r3, r9
 800ac64:	4543      	cmp	r3, r8
 800ac66:	f77f af79 	ble.w	800ab5c <_printf_float+0x23c>
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	465a      	mov	r2, fp
 800ac6e:	4631      	mov	r1, r6
 800ac70:	4628      	mov	r0, r5
 800ac72:	47b8      	blx	r7
 800ac74:	3001      	adds	r0, #1
 800ac76:	f43f aeae 	beq.w	800a9d6 <_printf_float+0xb6>
 800ac7a:	f108 0801 	add.w	r8, r8, #1
 800ac7e:	e7ec      	b.n	800ac5a <_printf_float+0x33a>
 800ac80:	4642      	mov	r2, r8
 800ac82:	4631      	mov	r1, r6
 800ac84:	4628      	mov	r0, r5
 800ac86:	47b8      	blx	r7
 800ac88:	3001      	adds	r0, #1
 800ac8a:	d1c2      	bne.n	800ac12 <_printf_float+0x2f2>
 800ac8c:	e6a3      	b.n	800a9d6 <_printf_float+0xb6>
 800ac8e:	2301      	movs	r3, #1
 800ac90:	4631      	mov	r1, r6
 800ac92:	4628      	mov	r0, r5
 800ac94:	9206      	str	r2, [sp, #24]
 800ac96:	47b8      	blx	r7
 800ac98:	3001      	adds	r0, #1
 800ac9a:	f43f ae9c 	beq.w	800a9d6 <_printf_float+0xb6>
 800ac9e:	9a06      	ldr	r2, [sp, #24]
 800aca0:	f10b 0b01 	add.w	fp, fp, #1
 800aca4:	e7bb      	b.n	800ac1e <_printf_float+0x2fe>
 800aca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acaa:	4631      	mov	r1, r6
 800acac:	4628      	mov	r0, r5
 800acae:	47b8      	blx	r7
 800acb0:	3001      	adds	r0, #1
 800acb2:	d1c0      	bne.n	800ac36 <_printf_float+0x316>
 800acb4:	e68f      	b.n	800a9d6 <_printf_float+0xb6>
 800acb6:	9a06      	ldr	r2, [sp, #24]
 800acb8:	464b      	mov	r3, r9
 800acba:	4442      	add	r2, r8
 800acbc:	4631      	mov	r1, r6
 800acbe:	4628      	mov	r0, r5
 800acc0:	47b8      	blx	r7
 800acc2:	3001      	adds	r0, #1
 800acc4:	d1c3      	bne.n	800ac4e <_printf_float+0x32e>
 800acc6:	e686      	b.n	800a9d6 <_printf_float+0xb6>
 800acc8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800accc:	f1ba 0f01 	cmp.w	sl, #1
 800acd0:	dc01      	bgt.n	800acd6 <_printf_float+0x3b6>
 800acd2:	07db      	lsls	r3, r3, #31
 800acd4:	d536      	bpl.n	800ad44 <_printf_float+0x424>
 800acd6:	2301      	movs	r3, #1
 800acd8:	4642      	mov	r2, r8
 800acda:	4631      	mov	r1, r6
 800acdc:	4628      	mov	r0, r5
 800acde:	47b8      	blx	r7
 800ace0:	3001      	adds	r0, #1
 800ace2:	f43f ae78 	beq.w	800a9d6 <_printf_float+0xb6>
 800ace6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acea:	4631      	mov	r1, r6
 800acec:	4628      	mov	r0, r5
 800acee:	47b8      	blx	r7
 800acf0:	3001      	adds	r0, #1
 800acf2:	f43f ae70 	beq.w	800a9d6 <_printf_float+0xb6>
 800acf6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800acfa:	2200      	movs	r2, #0
 800acfc:	2300      	movs	r3, #0
 800acfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad02:	f7f5 ff01 	bl	8000b08 <__aeabi_dcmpeq>
 800ad06:	b9c0      	cbnz	r0, 800ad3a <_printf_float+0x41a>
 800ad08:	4653      	mov	r3, sl
 800ad0a:	f108 0201 	add.w	r2, r8, #1
 800ad0e:	4631      	mov	r1, r6
 800ad10:	4628      	mov	r0, r5
 800ad12:	47b8      	blx	r7
 800ad14:	3001      	adds	r0, #1
 800ad16:	d10c      	bne.n	800ad32 <_printf_float+0x412>
 800ad18:	e65d      	b.n	800a9d6 <_printf_float+0xb6>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	465a      	mov	r2, fp
 800ad1e:	4631      	mov	r1, r6
 800ad20:	4628      	mov	r0, r5
 800ad22:	47b8      	blx	r7
 800ad24:	3001      	adds	r0, #1
 800ad26:	f43f ae56 	beq.w	800a9d6 <_printf_float+0xb6>
 800ad2a:	f108 0801 	add.w	r8, r8, #1
 800ad2e:	45d0      	cmp	r8, sl
 800ad30:	dbf3      	blt.n	800ad1a <_printf_float+0x3fa>
 800ad32:	464b      	mov	r3, r9
 800ad34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ad38:	e6df      	b.n	800aafa <_printf_float+0x1da>
 800ad3a:	f04f 0800 	mov.w	r8, #0
 800ad3e:	f104 0b1a 	add.w	fp, r4, #26
 800ad42:	e7f4      	b.n	800ad2e <_printf_float+0x40e>
 800ad44:	2301      	movs	r3, #1
 800ad46:	4642      	mov	r2, r8
 800ad48:	e7e1      	b.n	800ad0e <_printf_float+0x3ee>
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	464a      	mov	r2, r9
 800ad4e:	4631      	mov	r1, r6
 800ad50:	4628      	mov	r0, r5
 800ad52:	47b8      	blx	r7
 800ad54:	3001      	adds	r0, #1
 800ad56:	f43f ae3e 	beq.w	800a9d6 <_printf_float+0xb6>
 800ad5a:	f108 0801 	add.w	r8, r8, #1
 800ad5e:	68e3      	ldr	r3, [r4, #12]
 800ad60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad62:	1a5b      	subs	r3, r3, r1
 800ad64:	4543      	cmp	r3, r8
 800ad66:	dcf0      	bgt.n	800ad4a <_printf_float+0x42a>
 800ad68:	e6fc      	b.n	800ab64 <_printf_float+0x244>
 800ad6a:	f04f 0800 	mov.w	r8, #0
 800ad6e:	f104 0919 	add.w	r9, r4, #25
 800ad72:	e7f4      	b.n	800ad5e <_printf_float+0x43e>

0800ad74 <_printf_common>:
 800ad74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad78:	4616      	mov	r6, r2
 800ad7a:	4698      	mov	r8, r3
 800ad7c:	688a      	ldr	r2, [r1, #8]
 800ad7e:	690b      	ldr	r3, [r1, #16]
 800ad80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad84:	4293      	cmp	r3, r2
 800ad86:	bfb8      	it	lt
 800ad88:	4613      	movlt	r3, r2
 800ad8a:	6033      	str	r3, [r6, #0]
 800ad8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad90:	4607      	mov	r7, r0
 800ad92:	460c      	mov	r4, r1
 800ad94:	b10a      	cbz	r2, 800ad9a <_printf_common+0x26>
 800ad96:	3301      	adds	r3, #1
 800ad98:	6033      	str	r3, [r6, #0]
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	0699      	lsls	r1, r3, #26
 800ad9e:	bf42      	ittt	mi
 800ada0:	6833      	ldrmi	r3, [r6, #0]
 800ada2:	3302      	addmi	r3, #2
 800ada4:	6033      	strmi	r3, [r6, #0]
 800ada6:	6825      	ldr	r5, [r4, #0]
 800ada8:	f015 0506 	ands.w	r5, r5, #6
 800adac:	d106      	bne.n	800adbc <_printf_common+0x48>
 800adae:	f104 0a19 	add.w	sl, r4, #25
 800adb2:	68e3      	ldr	r3, [r4, #12]
 800adb4:	6832      	ldr	r2, [r6, #0]
 800adb6:	1a9b      	subs	r3, r3, r2
 800adb8:	42ab      	cmp	r3, r5
 800adba:	dc26      	bgt.n	800ae0a <_printf_common+0x96>
 800adbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800adc0:	6822      	ldr	r2, [r4, #0]
 800adc2:	3b00      	subs	r3, #0
 800adc4:	bf18      	it	ne
 800adc6:	2301      	movne	r3, #1
 800adc8:	0692      	lsls	r2, r2, #26
 800adca:	d42b      	bmi.n	800ae24 <_printf_common+0xb0>
 800adcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800add0:	4641      	mov	r1, r8
 800add2:	4638      	mov	r0, r7
 800add4:	47c8      	blx	r9
 800add6:	3001      	adds	r0, #1
 800add8:	d01e      	beq.n	800ae18 <_printf_common+0xa4>
 800adda:	6823      	ldr	r3, [r4, #0]
 800addc:	6922      	ldr	r2, [r4, #16]
 800adde:	f003 0306 	and.w	r3, r3, #6
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	bf02      	ittt	eq
 800ade6:	68e5      	ldreq	r5, [r4, #12]
 800ade8:	6833      	ldreq	r3, [r6, #0]
 800adea:	1aed      	subeq	r5, r5, r3
 800adec:	68a3      	ldr	r3, [r4, #8]
 800adee:	bf0c      	ite	eq
 800adf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800adf4:	2500      	movne	r5, #0
 800adf6:	4293      	cmp	r3, r2
 800adf8:	bfc4      	itt	gt
 800adfa:	1a9b      	subgt	r3, r3, r2
 800adfc:	18ed      	addgt	r5, r5, r3
 800adfe:	2600      	movs	r6, #0
 800ae00:	341a      	adds	r4, #26
 800ae02:	42b5      	cmp	r5, r6
 800ae04:	d11a      	bne.n	800ae3c <_printf_common+0xc8>
 800ae06:	2000      	movs	r0, #0
 800ae08:	e008      	b.n	800ae1c <_printf_common+0xa8>
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	4652      	mov	r2, sl
 800ae0e:	4641      	mov	r1, r8
 800ae10:	4638      	mov	r0, r7
 800ae12:	47c8      	blx	r9
 800ae14:	3001      	adds	r0, #1
 800ae16:	d103      	bne.n	800ae20 <_printf_common+0xac>
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae20:	3501      	adds	r5, #1
 800ae22:	e7c6      	b.n	800adb2 <_printf_common+0x3e>
 800ae24:	18e1      	adds	r1, r4, r3
 800ae26:	1c5a      	adds	r2, r3, #1
 800ae28:	2030      	movs	r0, #48	@ 0x30
 800ae2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ae2e:	4422      	add	r2, r4
 800ae30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ae34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ae38:	3302      	adds	r3, #2
 800ae3a:	e7c7      	b.n	800adcc <_printf_common+0x58>
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	4622      	mov	r2, r4
 800ae40:	4641      	mov	r1, r8
 800ae42:	4638      	mov	r0, r7
 800ae44:	47c8      	blx	r9
 800ae46:	3001      	adds	r0, #1
 800ae48:	d0e6      	beq.n	800ae18 <_printf_common+0xa4>
 800ae4a:	3601      	adds	r6, #1
 800ae4c:	e7d9      	b.n	800ae02 <_printf_common+0x8e>
	...

0800ae50 <_printf_i>:
 800ae50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae54:	7e0f      	ldrb	r7, [r1, #24]
 800ae56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae58:	2f78      	cmp	r7, #120	@ 0x78
 800ae5a:	4691      	mov	r9, r2
 800ae5c:	4680      	mov	r8, r0
 800ae5e:	460c      	mov	r4, r1
 800ae60:	469a      	mov	sl, r3
 800ae62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae66:	d807      	bhi.n	800ae78 <_printf_i+0x28>
 800ae68:	2f62      	cmp	r7, #98	@ 0x62
 800ae6a:	d80a      	bhi.n	800ae82 <_printf_i+0x32>
 800ae6c:	2f00      	cmp	r7, #0
 800ae6e:	f000 80d2 	beq.w	800b016 <_printf_i+0x1c6>
 800ae72:	2f58      	cmp	r7, #88	@ 0x58
 800ae74:	f000 80b9 	beq.w	800afea <_printf_i+0x19a>
 800ae78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae80:	e03a      	b.n	800aef8 <_printf_i+0xa8>
 800ae82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae86:	2b15      	cmp	r3, #21
 800ae88:	d8f6      	bhi.n	800ae78 <_printf_i+0x28>
 800ae8a:	a101      	add	r1, pc, #4	@ (adr r1, 800ae90 <_printf_i+0x40>)
 800ae8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae90:	0800aee9 	.word	0x0800aee9
 800ae94:	0800aefd 	.word	0x0800aefd
 800ae98:	0800ae79 	.word	0x0800ae79
 800ae9c:	0800ae79 	.word	0x0800ae79
 800aea0:	0800ae79 	.word	0x0800ae79
 800aea4:	0800ae79 	.word	0x0800ae79
 800aea8:	0800aefd 	.word	0x0800aefd
 800aeac:	0800ae79 	.word	0x0800ae79
 800aeb0:	0800ae79 	.word	0x0800ae79
 800aeb4:	0800ae79 	.word	0x0800ae79
 800aeb8:	0800ae79 	.word	0x0800ae79
 800aebc:	0800affd 	.word	0x0800affd
 800aec0:	0800af27 	.word	0x0800af27
 800aec4:	0800afb7 	.word	0x0800afb7
 800aec8:	0800ae79 	.word	0x0800ae79
 800aecc:	0800ae79 	.word	0x0800ae79
 800aed0:	0800b01f 	.word	0x0800b01f
 800aed4:	0800ae79 	.word	0x0800ae79
 800aed8:	0800af27 	.word	0x0800af27
 800aedc:	0800ae79 	.word	0x0800ae79
 800aee0:	0800ae79 	.word	0x0800ae79
 800aee4:	0800afbf 	.word	0x0800afbf
 800aee8:	6833      	ldr	r3, [r6, #0]
 800aeea:	1d1a      	adds	r2, r3, #4
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	6032      	str	r2, [r6, #0]
 800aef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aef4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aef8:	2301      	movs	r3, #1
 800aefa:	e09d      	b.n	800b038 <_printf_i+0x1e8>
 800aefc:	6833      	ldr	r3, [r6, #0]
 800aefe:	6820      	ldr	r0, [r4, #0]
 800af00:	1d19      	adds	r1, r3, #4
 800af02:	6031      	str	r1, [r6, #0]
 800af04:	0606      	lsls	r6, r0, #24
 800af06:	d501      	bpl.n	800af0c <_printf_i+0xbc>
 800af08:	681d      	ldr	r5, [r3, #0]
 800af0a:	e003      	b.n	800af14 <_printf_i+0xc4>
 800af0c:	0645      	lsls	r5, r0, #25
 800af0e:	d5fb      	bpl.n	800af08 <_printf_i+0xb8>
 800af10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800af14:	2d00      	cmp	r5, #0
 800af16:	da03      	bge.n	800af20 <_printf_i+0xd0>
 800af18:	232d      	movs	r3, #45	@ 0x2d
 800af1a:	426d      	negs	r5, r5
 800af1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af20:	4859      	ldr	r0, [pc, #356]	@ (800b088 <_printf_i+0x238>)
 800af22:	230a      	movs	r3, #10
 800af24:	e011      	b.n	800af4a <_printf_i+0xfa>
 800af26:	6821      	ldr	r1, [r4, #0]
 800af28:	6833      	ldr	r3, [r6, #0]
 800af2a:	0608      	lsls	r0, r1, #24
 800af2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800af30:	d402      	bmi.n	800af38 <_printf_i+0xe8>
 800af32:	0649      	lsls	r1, r1, #25
 800af34:	bf48      	it	mi
 800af36:	b2ad      	uxthmi	r5, r5
 800af38:	2f6f      	cmp	r7, #111	@ 0x6f
 800af3a:	4853      	ldr	r0, [pc, #332]	@ (800b088 <_printf_i+0x238>)
 800af3c:	6033      	str	r3, [r6, #0]
 800af3e:	bf14      	ite	ne
 800af40:	230a      	movne	r3, #10
 800af42:	2308      	moveq	r3, #8
 800af44:	2100      	movs	r1, #0
 800af46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800af4a:	6866      	ldr	r6, [r4, #4]
 800af4c:	60a6      	str	r6, [r4, #8]
 800af4e:	2e00      	cmp	r6, #0
 800af50:	bfa2      	ittt	ge
 800af52:	6821      	ldrge	r1, [r4, #0]
 800af54:	f021 0104 	bicge.w	r1, r1, #4
 800af58:	6021      	strge	r1, [r4, #0]
 800af5a:	b90d      	cbnz	r5, 800af60 <_printf_i+0x110>
 800af5c:	2e00      	cmp	r6, #0
 800af5e:	d04b      	beq.n	800aff8 <_printf_i+0x1a8>
 800af60:	4616      	mov	r6, r2
 800af62:	fbb5 f1f3 	udiv	r1, r5, r3
 800af66:	fb03 5711 	mls	r7, r3, r1, r5
 800af6a:	5dc7      	ldrb	r7, [r0, r7]
 800af6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af70:	462f      	mov	r7, r5
 800af72:	42bb      	cmp	r3, r7
 800af74:	460d      	mov	r5, r1
 800af76:	d9f4      	bls.n	800af62 <_printf_i+0x112>
 800af78:	2b08      	cmp	r3, #8
 800af7a:	d10b      	bne.n	800af94 <_printf_i+0x144>
 800af7c:	6823      	ldr	r3, [r4, #0]
 800af7e:	07df      	lsls	r7, r3, #31
 800af80:	d508      	bpl.n	800af94 <_printf_i+0x144>
 800af82:	6923      	ldr	r3, [r4, #16]
 800af84:	6861      	ldr	r1, [r4, #4]
 800af86:	4299      	cmp	r1, r3
 800af88:	bfde      	ittt	le
 800af8a:	2330      	movle	r3, #48	@ 0x30
 800af8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af90:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af94:	1b92      	subs	r2, r2, r6
 800af96:	6122      	str	r2, [r4, #16]
 800af98:	f8cd a000 	str.w	sl, [sp]
 800af9c:	464b      	mov	r3, r9
 800af9e:	aa03      	add	r2, sp, #12
 800afa0:	4621      	mov	r1, r4
 800afa2:	4640      	mov	r0, r8
 800afa4:	f7ff fee6 	bl	800ad74 <_printf_common>
 800afa8:	3001      	adds	r0, #1
 800afaa:	d14a      	bne.n	800b042 <_printf_i+0x1f2>
 800afac:	f04f 30ff 	mov.w	r0, #4294967295
 800afb0:	b004      	add	sp, #16
 800afb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	f043 0320 	orr.w	r3, r3, #32
 800afbc:	6023      	str	r3, [r4, #0]
 800afbe:	4833      	ldr	r0, [pc, #204]	@ (800b08c <_printf_i+0x23c>)
 800afc0:	2778      	movs	r7, #120	@ 0x78
 800afc2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800afc6:	6823      	ldr	r3, [r4, #0]
 800afc8:	6831      	ldr	r1, [r6, #0]
 800afca:	061f      	lsls	r7, r3, #24
 800afcc:	f851 5b04 	ldr.w	r5, [r1], #4
 800afd0:	d402      	bmi.n	800afd8 <_printf_i+0x188>
 800afd2:	065f      	lsls	r7, r3, #25
 800afd4:	bf48      	it	mi
 800afd6:	b2ad      	uxthmi	r5, r5
 800afd8:	6031      	str	r1, [r6, #0]
 800afda:	07d9      	lsls	r1, r3, #31
 800afdc:	bf44      	itt	mi
 800afde:	f043 0320 	orrmi.w	r3, r3, #32
 800afe2:	6023      	strmi	r3, [r4, #0]
 800afe4:	b11d      	cbz	r5, 800afee <_printf_i+0x19e>
 800afe6:	2310      	movs	r3, #16
 800afe8:	e7ac      	b.n	800af44 <_printf_i+0xf4>
 800afea:	4827      	ldr	r0, [pc, #156]	@ (800b088 <_printf_i+0x238>)
 800afec:	e7e9      	b.n	800afc2 <_printf_i+0x172>
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	f023 0320 	bic.w	r3, r3, #32
 800aff4:	6023      	str	r3, [r4, #0]
 800aff6:	e7f6      	b.n	800afe6 <_printf_i+0x196>
 800aff8:	4616      	mov	r6, r2
 800affa:	e7bd      	b.n	800af78 <_printf_i+0x128>
 800affc:	6833      	ldr	r3, [r6, #0]
 800affe:	6825      	ldr	r5, [r4, #0]
 800b000:	6961      	ldr	r1, [r4, #20]
 800b002:	1d18      	adds	r0, r3, #4
 800b004:	6030      	str	r0, [r6, #0]
 800b006:	062e      	lsls	r6, r5, #24
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	d501      	bpl.n	800b010 <_printf_i+0x1c0>
 800b00c:	6019      	str	r1, [r3, #0]
 800b00e:	e002      	b.n	800b016 <_printf_i+0x1c6>
 800b010:	0668      	lsls	r0, r5, #25
 800b012:	d5fb      	bpl.n	800b00c <_printf_i+0x1bc>
 800b014:	8019      	strh	r1, [r3, #0]
 800b016:	2300      	movs	r3, #0
 800b018:	6123      	str	r3, [r4, #16]
 800b01a:	4616      	mov	r6, r2
 800b01c:	e7bc      	b.n	800af98 <_printf_i+0x148>
 800b01e:	6833      	ldr	r3, [r6, #0]
 800b020:	1d1a      	adds	r2, r3, #4
 800b022:	6032      	str	r2, [r6, #0]
 800b024:	681e      	ldr	r6, [r3, #0]
 800b026:	6862      	ldr	r2, [r4, #4]
 800b028:	2100      	movs	r1, #0
 800b02a:	4630      	mov	r0, r6
 800b02c:	f7f5 f8f0 	bl	8000210 <memchr>
 800b030:	b108      	cbz	r0, 800b036 <_printf_i+0x1e6>
 800b032:	1b80      	subs	r0, r0, r6
 800b034:	6060      	str	r0, [r4, #4]
 800b036:	6863      	ldr	r3, [r4, #4]
 800b038:	6123      	str	r3, [r4, #16]
 800b03a:	2300      	movs	r3, #0
 800b03c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b040:	e7aa      	b.n	800af98 <_printf_i+0x148>
 800b042:	6923      	ldr	r3, [r4, #16]
 800b044:	4632      	mov	r2, r6
 800b046:	4649      	mov	r1, r9
 800b048:	4640      	mov	r0, r8
 800b04a:	47d0      	blx	sl
 800b04c:	3001      	adds	r0, #1
 800b04e:	d0ad      	beq.n	800afac <_printf_i+0x15c>
 800b050:	6823      	ldr	r3, [r4, #0]
 800b052:	079b      	lsls	r3, r3, #30
 800b054:	d413      	bmi.n	800b07e <_printf_i+0x22e>
 800b056:	68e0      	ldr	r0, [r4, #12]
 800b058:	9b03      	ldr	r3, [sp, #12]
 800b05a:	4298      	cmp	r0, r3
 800b05c:	bfb8      	it	lt
 800b05e:	4618      	movlt	r0, r3
 800b060:	e7a6      	b.n	800afb0 <_printf_i+0x160>
 800b062:	2301      	movs	r3, #1
 800b064:	4632      	mov	r2, r6
 800b066:	4649      	mov	r1, r9
 800b068:	4640      	mov	r0, r8
 800b06a:	47d0      	blx	sl
 800b06c:	3001      	adds	r0, #1
 800b06e:	d09d      	beq.n	800afac <_printf_i+0x15c>
 800b070:	3501      	adds	r5, #1
 800b072:	68e3      	ldr	r3, [r4, #12]
 800b074:	9903      	ldr	r1, [sp, #12]
 800b076:	1a5b      	subs	r3, r3, r1
 800b078:	42ab      	cmp	r3, r5
 800b07a:	dcf2      	bgt.n	800b062 <_printf_i+0x212>
 800b07c:	e7eb      	b.n	800b056 <_printf_i+0x206>
 800b07e:	2500      	movs	r5, #0
 800b080:	f104 0619 	add.w	r6, r4, #25
 800b084:	e7f5      	b.n	800b072 <_printf_i+0x222>
 800b086:	bf00      	nop
 800b088:	0800eea3 	.word	0x0800eea3
 800b08c:	0800eeb4 	.word	0x0800eeb4

0800b090 <std>:
 800b090:	2300      	movs	r3, #0
 800b092:	b510      	push	{r4, lr}
 800b094:	4604      	mov	r4, r0
 800b096:	e9c0 3300 	strd	r3, r3, [r0]
 800b09a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b09e:	6083      	str	r3, [r0, #8]
 800b0a0:	8181      	strh	r1, [r0, #12]
 800b0a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b0a4:	81c2      	strh	r2, [r0, #14]
 800b0a6:	6183      	str	r3, [r0, #24]
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	2208      	movs	r2, #8
 800b0ac:	305c      	adds	r0, #92	@ 0x5c
 800b0ae:	f000 f928 	bl	800b302 <memset>
 800b0b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b0e8 <std+0x58>)
 800b0b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b0ec <std+0x5c>)
 800b0b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b0ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f0 <std+0x60>)
 800b0bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b0be:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f4 <std+0x64>)
 800b0c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b0c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f8 <std+0x68>)
 800b0c4:	6224      	str	r4, [r4, #32]
 800b0c6:	429c      	cmp	r4, r3
 800b0c8:	d006      	beq.n	800b0d8 <std+0x48>
 800b0ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b0ce:	4294      	cmp	r4, r2
 800b0d0:	d002      	beq.n	800b0d8 <std+0x48>
 800b0d2:	33d0      	adds	r3, #208	@ 0xd0
 800b0d4:	429c      	cmp	r4, r3
 800b0d6:	d105      	bne.n	800b0e4 <std+0x54>
 800b0d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b0dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0e0:	f000 b9c0 	b.w	800b464 <__retarget_lock_init_recursive>
 800b0e4:	bd10      	pop	{r4, pc}
 800b0e6:	bf00      	nop
 800b0e8:	0800b27d 	.word	0x0800b27d
 800b0ec:	0800b29f 	.word	0x0800b29f
 800b0f0:	0800b2d7 	.word	0x0800b2d7
 800b0f4:	0800b2fb 	.word	0x0800b2fb
 800b0f8:	20000fb4 	.word	0x20000fb4

0800b0fc <stdio_exit_handler>:
 800b0fc:	4a02      	ldr	r2, [pc, #8]	@ (800b108 <stdio_exit_handler+0xc>)
 800b0fe:	4903      	ldr	r1, [pc, #12]	@ (800b10c <stdio_exit_handler+0x10>)
 800b100:	4803      	ldr	r0, [pc, #12]	@ (800b110 <stdio_exit_handler+0x14>)
 800b102:	f000 b869 	b.w	800b1d8 <_fwalk_sglue>
 800b106:	bf00      	nop
 800b108:	200000d8 	.word	0x200000d8
 800b10c:	0800d70d 	.word	0x0800d70d
 800b110:	20000254 	.word	0x20000254

0800b114 <cleanup_stdio>:
 800b114:	6841      	ldr	r1, [r0, #4]
 800b116:	4b0c      	ldr	r3, [pc, #48]	@ (800b148 <cleanup_stdio+0x34>)
 800b118:	4299      	cmp	r1, r3
 800b11a:	b510      	push	{r4, lr}
 800b11c:	4604      	mov	r4, r0
 800b11e:	d001      	beq.n	800b124 <cleanup_stdio+0x10>
 800b120:	f002 faf4 	bl	800d70c <_fflush_r>
 800b124:	68a1      	ldr	r1, [r4, #8]
 800b126:	4b09      	ldr	r3, [pc, #36]	@ (800b14c <cleanup_stdio+0x38>)
 800b128:	4299      	cmp	r1, r3
 800b12a:	d002      	beq.n	800b132 <cleanup_stdio+0x1e>
 800b12c:	4620      	mov	r0, r4
 800b12e:	f002 faed 	bl	800d70c <_fflush_r>
 800b132:	68e1      	ldr	r1, [r4, #12]
 800b134:	4b06      	ldr	r3, [pc, #24]	@ (800b150 <cleanup_stdio+0x3c>)
 800b136:	4299      	cmp	r1, r3
 800b138:	d004      	beq.n	800b144 <cleanup_stdio+0x30>
 800b13a:	4620      	mov	r0, r4
 800b13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b140:	f002 bae4 	b.w	800d70c <_fflush_r>
 800b144:	bd10      	pop	{r4, pc}
 800b146:	bf00      	nop
 800b148:	20000fb4 	.word	0x20000fb4
 800b14c:	2000101c 	.word	0x2000101c
 800b150:	20001084 	.word	0x20001084

0800b154 <global_stdio_init.part.0>:
 800b154:	b510      	push	{r4, lr}
 800b156:	4b0b      	ldr	r3, [pc, #44]	@ (800b184 <global_stdio_init.part.0+0x30>)
 800b158:	4c0b      	ldr	r4, [pc, #44]	@ (800b188 <global_stdio_init.part.0+0x34>)
 800b15a:	4a0c      	ldr	r2, [pc, #48]	@ (800b18c <global_stdio_init.part.0+0x38>)
 800b15c:	601a      	str	r2, [r3, #0]
 800b15e:	4620      	mov	r0, r4
 800b160:	2200      	movs	r2, #0
 800b162:	2104      	movs	r1, #4
 800b164:	f7ff ff94 	bl	800b090 <std>
 800b168:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b16c:	2201      	movs	r2, #1
 800b16e:	2109      	movs	r1, #9
 800b170:	f7ff ff8e 	bl	800b090 <std>
 800b174:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b178:	2202      	movs	r2, #2
 800b17a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b17e:	2112      	movs	r1, #18
 800b180:	f7ff bf86 	b.w	800b090 <std>
 800b184:	200010ec 	.word	0x200010ec
 800b188:	20000fb4 	.word	0x20000fb4
 800b18c:	0800b0fd 	.word	0x0800b0fd

0800b190 <__sfp_lock_acquire>:
 800b190:	4801      	ldr	r0, [pc, #4]	@ (800b198 <__sfp_lock_acquire+0x8>)
 800b192:	f000 b968 	b.w	800b466 <__retarget_lock_acquire_recursive>
 800b196:	bf00      	nop
 800b198:	200010f5 	.word	0x200010f5

0800b19c <__sfp_lock_release>:
 800b19c:	4801      	ldr	r0, [pc, #4]	@ (800b1a4 <__sfp_lock_release+0x8>)
 800b19e:	f000 b963 	b.w	800b468 <__retarget_lock_release_recursive>
 800b1a2:	bf00      	nop
 800b1a4:	200010f5 	.word	0x200010f5

0800b1a8 <__sinit>:
 800b1a8:	b510      	push	{r4, lr}
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	f7ff fff0 	bl	800b190 <__sfp_lock_acquire>
 800b1b0:	6a23      	ldr	r3, [r4, #32]
 800b1b2:	b11b      	cbz	r3, 800b1bc <__sinit+0x14>
 800b1b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1b8:	f7ff bff0 	b.w	800b19c <__sfp_lock_release>
 800b1bc:	4b04      	ldr	r3, [pc, #16]	@ (800b1d0 <__sinit+0x28>)
 800b1be:	6223      	str	r3, [r4, #32]
 800b1c0:	4b04      	ldr	r3, [pc, #16]	@ (800b1d4 <__sinit+0x2c>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d1f5      	bne.n	800b1b4 <__sinit+0xc>
 800b1c8:	f7ff ffc4 	bl	800b154 <global_stdio_init.part.0>
 800b1cc:	e7f2      	b.n	800b1b4 <__sinit+0xc>
 800b1ce:	bf00      	nop
 800b1d0:	0800b115 	.word	0x0800b115
 800b1d4:	200010ec 	.word	0x200010ec

0800b1d8 <_fwalk_sglue>:
 800b1d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1dc:	4607      	mov	r7, r0
 800b1de:	4688      	mov	r8, r1
 800b1e0:	4614      	mov	r4, r2
 800b1e2:	2600      	movs	r6, #0
 800b1e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1e8:	f1b9 0901 	subs.w	r9, r9, #1
 800b1ec:	d505      	bpl.n	800b1fa <_fwalk_sglue+0x22>
 800b1ee:	6824      	ldr	r4, [r4, #0]
 800b1f0:	2c00      	cmp	r4, #0
 800b1f2:	d1f7      	bne.n	800b1e4 <_fwalk_sglue+0xc>
 800b1f4:	4630      	mov	r0, r6
 800b1f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1fa:	89ab      	ldrh	r3, [r5, #12]
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	d907      	bls.n	800b210 <_fwalk_sglue+0x38>
 800b200:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b204:	3301      	adds	r3, #1
 800b206:	d003      	beq.n	800b210 <_fwalk_sglue+0x38>
 800b208:	4629      	mov	r1, r5
 800b20a:	4638      	mov	r0, r7
 800b20c:	47c0      	blx	r8
 800b20e:	4306      	orrs	r6, r0
 800b210:	3568      	adds	r5, #104	@ 0x68
 800b212:	e7e9      	b.n	800b1e8 <_fwalk_sglue+0x10>

0800b214 <sniprintf>:
 800b214:	b40c      	push	{r2, r3}
 800b216:	b530      	push	{r4, r5, lr}
 800b218:	4b17      	ldr	r3, [pc, #92]	@ (800b278 <sniprintf+0x64>)
 800b21a:	1e0c      	subs	r4, r1, #0
 800b21c:	681d      	ldr	r5, [r3, #0]
 800b21e:	b09d      	sub	sp, #116	@ 0x74
 800b220:	da08      	bge.n	800b234 <sniprintf+0x20>
 800b222:	238b      	movs	r3, #139	@ 0x8b
 800b224:	602b      	str	r3, [r5, #0]
 800b226:	f04f 30ff 	mov.w	r0, #4294967295
 800b22a:	b01d      	add	sp, #116	@ 0x74
 800b22c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b230:	b002      	add	sp, #8
 800b232:	4770      	bx	lr
 800b234:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b238:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b23c:	bf14      	ite	ne
 800b23e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b242:	4623      	moveq	r3, r4
 800b244:	9304      	str	r3, [sp, #16]
 800b246:	9307      	str	r3, [sp, #28]
 800b248:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b24c:	9002      	str	r0, [sp, #8]
 800b24e:	9006      	str	r0, [sp, #24]
 800b250:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b254:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b256:	ab21      	add	r3, sp, #132	@ 0x84
 800b258:	a902      	add	r1, sp, #8
 800b25a:	4628      	mov	r0, r5
 800b25c:	9301      	str	r3, [sp, #4]
 800b25e:	f002 f8d5 	bl	800d40c <_svfiprintf_r>
 800b262:	1c43      	adds	r3, r0, #1
 800b264:	bfbc      	itt	lt
 800b266:	238b      	movlt	r3, #139	@ 0x8b
 800b268:	602b      	strlt	r3, [r5, #0]
 800b26a:	2c00      	cmp	r4, #0
 800b26c:	d0dd      	beq.n	800b22a <sniprintf+0x16>
 800b26e:	9b02      	ldr	r3, [sp, #8]
 800b270:	2200      	movs	r2, #0
 800b272:	701a      	strb	r2, [r3, #0]
 800b274:	e7d9      	b.n	800b22a <sniprintf+0x16>
 800b276:	bf00      	nop
 800b278:	20000250 	.word	0x20000250

0800b27c <__sread>:
 800b27c:	b510      	push	{r4, lr}
 800b27e:	460c      	mov	r4, r1
 800b280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b284:	f000 f8a0 	bl	800b3c8 <_read_r>
 800b288:	2800      	cmp	r0, #0
 800b28a:	bfab      	itete	ge
 800b28c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b28e:	89a3      	ldrhlt	r3, [r4, #12]
 800b290:	181b      	addge	r3, r3, r0
 800b292:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b296:	bfac      	ite	ge
 800b298:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b29a:	81a3      	strhlt	r3, [r4, #12]
 800b29c:	bd10      	pop	{r4, pc}

0800b29e <__swrite>:
 800b29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2a2:	461f      	mov	r7, r3
 800b2a4:	898b      	ldrh	r3, [r1, #12]
 800b2a6:	05db      	lsls	r3, r3, #23
 800b2a8:	4605      	mov	r5, r0
 800b2aa:	460c      	mov	r4, r1
 800b2ac:	4616      	mov	r6, r2
 800b2ae:	d505      	bpl.n	800b2bc <__swrite+0x1e>
 800b2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	f000 f874 	bl	800b3a4 <_lseek_r>
 800b2bc:	89a3      	ldrh	r3, [r4, #12]
 800b2be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2c6:	81a3      	strh	r3, [r4, #12]
 800b2c8:	4632      	mov	r2, r6
 800b2ca:	463b      	mov	r3, r7
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2d2:	f000 b88b 	b.w	800b3ec <_write_r>

0800b2d6 <__sseek>:
 800b2d6:	b510      	push	{r4, lr}
 800b2d8:	460c      	mov	r4, r1
 800b2da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2de:	f000 f861 	bl	800b3a4 <_lseek_r>
 800b2e2:	1c43      	adds	r3, r0, #1
 800b2e4:	89a3      	ldrh	r3, [r4, #12]
 800b2e6:	bf15      	itete	ne
 800b2e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b2ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b2ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b2f2:	81a3      	strheq	r3, [r4, #12]
 800b2f4:	bf18      	it	ne
 800b2f6:	81a3      	strhne	r3, [r4, #12]
 800b2f8:	bd10      	pop	{r4, pc}

0800b2fa <__sclose>:
 800b2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2fe:	f000 b841 	b.w	800b384 <_close_r>

0800b302 <memset>:
 800b302:	4402      	add	r2, r0
 800b304:	4603      	mov	r3, r0
 800b306:	4293      	cmp	r3, r2
 800b308:	d100      	bne.n	800b30c <memset+0xa>
 800b30a:	4770      	bx	lr
 800b30c:	f803 1b01 	strb.w	r1, [r3], #1
 800b310:	e7f9      	b.n	800b306 <memset+0x4>

0800b312 <strcat>:
 800b312:	b510      	push	{r4, lr}
 800b314:	4602      	mov	r2, r0
 800b316:	7814      	ldrb	r4, [r2, #0]
 800b318:	4613      	mov	r3, r2
 800b31a:	3201      	adds	r2, #1
 800b31c:	2c00      	cmp	r4, #0
 800b31e:	d1fa      	bne.n	800b316 <strcat+0x4>
 800b320:	3b01      	subs	r3, #1
 800b322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b32a:	2a00      	cmp	r2, #0
 800b32c:	d1f9      	bne.n	800b322 <strcat+0x10>
 800b32e:	bd10      	pop	{r4, pc}

0800b330 <strncmp>:
 800b330:	b510      	push	{r4, lr}
 800b332:	b16a      	cbz	r2, 800b350 <strncmp+0x20>
 800b334:	3901      	subs	r1, #1
 800b336:	1884      	adds	r4, r0, r2
 800b338:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b33c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b340:	429a      	cmp	r2, r3
 800b342:	d103      	bne.n	800b34c <strncmp+0x1c>
 800b344:	42a0      	cmp	r0, r4
 800b346:	d001      	beq.n	800b34c <strncmp+0x1c>
 800b348:	2a00      	cmp	r2, #0
 800b34a:	d1f5      	bne.n	800b338 <strncmp+0x8>
 800b34c:	1ad0      	subs	r0, r2, r3
 800b34e:	bd10      	pop	{r4, pc}
 800b350:	4610      	mov	r0, r2
 800b352:	e7fc      	b.n	800b34e <strncmp+0x1e>

0800b354 <strncpy>:
 800b354:	b510      	push	{r4, lr}
 800b356:	3901      	subs	r1, #1
 800b358:	4603      	mov	r3, r0
 800b35a:	b132      	cbz	r2, 800b36a <strncpy+0x16>
 800b35c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b360:	f803 4b01 	strb.w	r4, [r3], #1
 800b364:	3a01      	subs	r2, #1
 800b366:	2c00      	cmp	r4, #0
 800b368:	d1f7      	bne.n	800b35a <strncpy+0x6>
 800b36a:	441a      	add	r2, r3
 800b36c:	2100      	movs	r1, #0
 800b36e:	4293      	cmp	r3, r2
 800b370:	d100      	bne.n	800b374 <strncpy+0x20>
 800b372:	bd10      	pop	{r4, pc}
 800b374:	f803 1b01 	strb.w	r1, [r3], #1
 800b378:	e7f9      	b.n	800b36e <strncpy+0x1a>
	...

0800b37c <_localeconv_r>:
 800b37c:	4800      	ldr	r0, [pc, #0]	@ (800b380 <_localeconv_r+0x4>)
 800b37e:	4770      	bx	lr
 800b380:	200001d4 	.word	0x200001d4

0800b384 <_close_r>:
 800b384:	b538      	push	{r3, r4, r5, lr}
 800b386:	4d06      	ldr	r5, [pc, #24]	@ (800b3a0 <_close_r+0x1c>)
 800b388:	2300      	movs	r3, #0
 800b38a:	4604      	mov	r4, r0
 800b38c:	4608      	mov	r0, r1
 800b38e:	602b      	str	r3, [r5, #0]
 800b390:	f7f8 fc0a 	bl	8003ba8 <_close>
 800b394:	1c43      	adds	r3, r0, #1
 800b396:	d102      	bne.n	800b39e <_close_r+0x1a>
 800b398:	682b      	ldr	r3, [r5, #0]
 800b39a:	b103      	cbz	r3, 800b39e <_close_r+0x1a>
 800b39c:	6023      	str	r3, [r4, #0]
 800b39e:	bd38      	pop	{r3, r4, r5, pc}
 800b3a0:	200010f0 	.word	0x200010f0

0800b3a4 <_lseek_r>:
 800b3a4:	b538      	push	{r3, r4, r5, lr}
 800b3a6:	4d07      	ldr	r5, [pc, #28]	@ (800b3c4 <_lseek_r+0x20>)
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	4608      	mov	r0, r1
 800b3ac:	4611      	mov	r1, r2
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	602a      	str	r2, [r5, #0]
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	f7f8 fc1f 	bl	8003bf6 <_lseek>
 800b3b8:	1c43      	adds	r3, r0, #1
 800b3ba:	d102      	bne.n	800b3c2 <_lseek_r+0x1e>
 800b3bc:	682b      	ldr	r3, [r5, #0]
 800b3be:	b103      	cbz	r3, 800b3c2 <_lseek_r+0x1e>
 800b3c0:	6023      	str	r3, [r4, #0]
 800b3c2:	bd38      	pop	{r3, r4, r5, pc}
 800b3c4:	200010f0 	.word	0x200010f0

0800b3c8 <_read_r>:
 800b3c8:	b538      	push	{r3, r4, r5, lr}
 800b3ca:	4d07      	ldr	r5, [pc, #28]	@ (800b3e8 <_read_r+0x20>)
 800b3cc:	4604      	mov	r4, r0
 800b3ce:	4608      	mov	r0, r1
 800b3d0:	4611      	mov	r1, r2
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	602a      	str	r2, [r5, #0]
 800b3d6:	461a      	mov	r2, r3
 800b3d8:	f7f8 fbad 	bl	8003b36 <_read>
 800b3dc:	1c43      	adds	r3, r0, #1
 800b3de:	d102      	bne.n	800b3e6 <_read_r+0x1e>
 800b3e0:	682b      	ldr	r3, [r5, #0]
 800b3e2:	b103      	cbz	r3, 800b3e6 <_read_r+0x1e>
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	bd38      	pop	{r3, r4, r5, pc}
 800b3e8:	200010f0 	.word	0x200010f0

0800b3ec <_write_r>:
 800b3ec:	b538      	push	{r3, r4, r5, lr}
 800b3ee:	4d07      	ldr	r5, [pc, #28]	@ (800b40c <_write_r+0x20>)
 800b3f0:	4604      	mov	r4, r0
 800b3f2:	4608      	mov	r0, r1
 800b3f4:	4611      	mov	r1, r2
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	602a      	str	r2, [r5, #0]
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	f7f8 fbb8 	bl	8003b70 <_write>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d102      	bne.n	800b40a <_write_r+0x1e>
 800b404:	682b      	ldr	r3, [r5, #0]
 800b406:	b103      	cbz	r3, 800b40a <_write_r+0x1e>
 800b408:	6023      	str	r3, [r4, #0]
 800b40a:	bd38      	pop	{r3, r4, r5, pc}
 800b40c:	200010f0 	.word	0x200010f0

0800b410 <__errno>:
 800b410:	4b01      	ldr	r3, [pc, #4]	@ (800b418 <__errno+0x8>)
 800b412:	6818      	ldr	r0, [r3, #0]
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	20000250 	.word	0x20000250

0800b41c <__libc_init_array>:
 800b41c:	b570      	push	{r4, r5, r6, lr}
 800b41e:	4d0d      	ldr	r5, [pc, #52]	@ (800b454 <__libc_init_array+0x38>)
 800b420:	4c0d      	ldr	r4, [pc, #52]	@ (800b458 <__libc_init_array+0x3c>)
 800b422:	1b64      	subs	r4, r4, r5
 800b424:	10a4      	asrs	r4, r4, #2
 800b426:	2600      	movs	r6, #0
 800b428:	42a6      	cmp	r6, r4
 800b42a:	d109      	bne.n	800b440 <__libc_init_array+0x24>
 800b42c:	4d0b      	ldr	r5, [pc, #44]	@ (800b45c <__libc_init_array+0x40>)
 800b42e:	4c0c      	ldr	r4, [pc, #48]	@ (800b460 <__libc_init_array+0x44>)
 800b430:	f003 fb56 	bl	800eae0 <_init>
 800b434:	1b64      	subs	r4, r4, r5
 800b436:	10a4      	asrs	r4, r4, #2
 800b438:	2600      	movs	r6, #0
 800b43a:	42a6      	cmp	r6, r4
 800b43c:	d105      	bne.n	800b44a <__libc_init_array+0x2e>
 800b43e:	bd70      	pop	{r4, r5, r6, pc}
 800b440:	f855 3b04 	ldr.w	r3, [r5], #4
 800b444:	4798      	blx	r3
 800b446:	3601      	adds	r6, #1
 800b448:	e7ee      	b.n	800b428 <__libc_init_array+0xc>
 800b44a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b44e:	4798      	blx	r3
 800b450:	3601      	adds	r6, #1
 800b452:	e7f2      	b.n	800b43a <__libc_init_array+0x1e>
 800b454:	0800f1f0 	.word	0x0800f1f0
 800b458:	0800f1f0 	.word	0x0800f1f0
 800b45c:	0800f1f0 	.word	0x0800f1f0
 800b460:	0800f1f4 	.word	0x0800f1f4

0800b464 <__retarget_lock_init_recursive>:
 800b464:	4770      	bx	lr

0800b466 <__retarget_lock_acquire_recursive>:
 800b466:	4770      	bx	lr

0800b468 <__retarget_lock_release_recursive>:
 800b468:	4770      	bx	lr

0800b46a <strcpy>:
 800b46a:	4603      	mov	r3, r0
 800b46c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b470:	f803 2b01 	strb.w	r2, [r3], #1
 800b474:	2a00      	cmp	r2, #0
 800b476:	d1f9      	bne.n	800b46c <strcpy+0x2>
 800b478:	4770      	bx	lr

0800b47a <memcpy>:
 800b47a:	440a      	add	r2, r1
 800b47c:	4291      	cmp	r1, r2
 800b47e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b482:	d100      	bne.n	800b486 <memcpy+0xc>
 800b484:	4770      	bx	lr
 800b486:	b510      	push	{r4, lr}
 800b488:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b48c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b490:	4291      	cmp	r1, r2
 800b492:	d1f9      	bne.n	800b488 <memcpy+0xe>
 800b494:	bd10      	pop	{r4, pc}
	...

0800b498 <nan>:
 800b498:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b4a0 <nan+0x8>
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	00000000 	.word	0x00000000
 800b4a4:	7ff80000 	.word	0x7ff80000

0800b4a8 <quorem>:
 800b4a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ac:	6903      	ldr	r3, [r0, #16]
 800b4ae:	690c      	ldr	r4, [r1, #16]
 800b4b0:	42a3      	cmp	r3, r4
 800b4b2:	4607      	mov	r7, r0
 800b4b4:	db7e      	blt.n	800b5b4 <quorem+0x10c>
 800b4b6:	3c01      	subs	r4, #1
 800b4b8:	f101 0814 	add.w	r8, r1, #20
 800b4bc:	00a3      	lsls	r3, r4, #2
 800b4be:	f100 0514 	add.w	r5, r0, #20
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4c8:	9301      	str	r3, [sp, #4]
 800b4ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4da:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4de:	d32e      	bcc.n	800b53e <quorem+0x96>
 800b4e0:	f04f 0a00 	mov.w	sl, #0
 800b4e4:	46c4      	mov	ip, r8
 800b4e6:	46ae      	mov	lr, r5
 800b4e8:	46d3      	mov	fp, sl
 800b4ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b4ee:	b298      	uxth	r0, r3
 800b4f0:	fb06 a000 	mla	r0, r6, r0, sl
 800b4f4:	0c02      	lsrs	r2, r0, #16
 800b4f6:	0c1b      	lsrs	r3, r3, #16
 800b4f8:	fb06 2303 	mla	r3, r6, r3, r2
 800b4fc:	f8de 2000 	ldr.w	r2, [lr]
 800b500:	b280      	uxth	r0, r0
 800b502:	b292      	uxth	r2, r2
 800b504:	1a12      	subs	r2, r2, r0
 800b506:	445a      	add	r2, fp
 800b508:	f8de 0000 	ldr.w	r0, [lr]
 800b50c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b510:	b29b      	uxth	r3, r3
 800b512:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b516:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b51a:	b292      	uxth	r2, r2
 800b51c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b520:	45e1      	cmp	r9, ip
 800b522:	f84e 2b04 	str.w	r2, [lr], #4
 800b526:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b52a:	d2de      	bcs.n	800b4ea <quorem+0x42>
 800b52c:	9b00      	ldr	r3, [sp, #0]
 800b52e:	58eb      	ldr	r3, [r5, r3]
 800b530:	b92b      	cbnz	r3, 800b53e <quorem+0x96>
 800b532:	9b01      	ldr	r3, [sp, #4]
 800b534:	3b04      	subs	r3, #4
 800b536:	429d      	cmp	r5, r3
 800b538:	461a      	mov	r2, r3
 800b53a:	d32f      	bcc.n	800b59c <quorem+0xf4>
 800b53c:	613c      	str	r4, [r7, #16]
 800b53e:	4638      	mov	r0, r7
 800b540:	f001 fd0e 	bl	800cf60 <__mcmp>
 800b544:	2800      	cmp	r0, #0
 800b546:	db25      	blt.n	800b594 <quorem+0xec>
 800b548:	4629      	mov	r1, r5
 800b54a:	2000      	movs	r0, #0
 800b54c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b550:	f8d1 c000 	ldr.w	ip, [r1]
 800b554:	fa1f fe82 	uxth.w	lr, r2
 800b558:	fa1f f38c 	uxth.w	r3, ip
 800b55c:	eba3 030e 	sub.w	r3, r3, lr
 800b560:	4403      	add	r3, r0
 800b562:	0c12      	lsrs	r2, r2, #16
 800b564:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b568:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b572:	45c1      	cmp	r9, r8
 800b574:	f841 3b04 	str.w	r3, [r1], #4
 800b578:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b57c:	d2e6      	bcs.n	800b54c <quorem+0xa4>
 800b57e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b582:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b586:	b922      	cbnz	r2, 800b592 <quorem+0xea>
 800b588:	3b04      	subs	r3, #4
 800b58a:	429d      	cmp	r5, r3
 800b58c:	461a      	mov	r2, r3
 800b58e:	d30b      	bcc.n	800b5a8 <quorem+0x100>
 800b590:	613c      	str	r4, [r7, #16]
 800b592:	3601      	adds	r6, #1
 800b594:	4630      	mov	r0, r6
 800b596:	b003      	add	sp, #12
 800b598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b59c:	6812      	ldr	r2, [r2, #0]
 800b59e:	3b04      	subs	r3, #4
 800b5a0:	2a00      	cmp	r2, #0
 800b5a2:	d1cb      	bne.n	800b53c <quorem+0x94>
 800b5a4:	3c01      	subs	r4, #1
 800b5a6:	e7c6      	b.n	800b536 <quorem+0x8e>
 800b5a8:	6812      	ldr	r2, [r2, #0]
 800b5aa:	3b04      	subs	r3, #4
 800b5ac:	2a00      	cmp	r2, #0
 800b5ae:	d1ef      	bne.n	800b590 <quorem+0xe8>
 800b5b0:	3c01      	subs	r4, #1
 800b5b2:	e7ea      	b.n	800b58a <quorem+0xe2>
 800b5b4:	2000      	movs	r0, #0
 800b5b6:	e7ee      	b.n	800b596 <quorem+0xee>

0800b5b8 <_dtoa_r>:
 800b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5bc:	69c7      	ldr	r7, [r0, #28]
 800b5be:	b099      	sub	sp, #100	@ 0x64
 800b5c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b5c4:	ec55 4b10 	vmov	r4, r5, d0
 800b5c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b5ca:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5cc:	4683      	mov	fp, r0
 800b5ce:	920e      	str	r2, [sp, #56]	@ 0x38
 800b5d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5d2:	b97f      	cbnz	r7, 800b5f4 <_dtoa_r+0x3c>
 800b5d4:	2010      	movs	r0, #16
 800b5d6:	f001 f937 	bl	800c848 <malloc>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	f8cb 001c 	str.w	r0, [fp, #28]
 800b5e0:	b920      	cbnz	r0, 800b5ec <_dtoa_r+0x34>
 800b5e2:	4ba7      	ldr	r3, [pc, #668]	@ (800b880 <_dtoa_r+0x2c8>)
 800b5e4:	21ef      	movs	r1, #239	@ 0xef
 800b5e6:	48a7      	ldr	r0, [pc, #668]	@ (800b884 <_dtoa_r+0x2cc>)
 800b5e8:	f002 f8e2 	bl	800d7b0 <__assert_func>
 800b5ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b5f0:	6007      	str	r7, [r0, #0]
 800b5f2:	60c7      	str	r7, [r0, #12]
 800b5f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b5f8:	6819      	ldr	r1, [r3, #0]
 800b5fa:	b159      	cbz	r1, 800b614 <_dtoa_r+0x5c>
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	604a      	str	r2, [r1, #4]
 800b600:	2301      	movs	r3, #1
 800b602:	4093      	lsls	r3, r2
 800b604:	608b      	str	r3, [r1, #8]
 800b606:	4658      	mov	r0, fp
 800b608:	f001 fa26 	bl	800ca58 <_Bfree>
 800b60c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b610:	2200      	movs	r2, #0
 800b612:	601a      	str	r2, [r3, #0]
 800b614:	1e2b      	subs	r3, r5, #0
 800b616:	bfb9      	ittee	lt
 800b618:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b61c:	9303      	strlt	r3, [sp, #12]
 800b61e:	2300      	movge	r3, #0
 800b620:	6033      	strge	r3, [r6, #0]
 800b622:	9f03      	ldr	r7, [sp, #12]
 800b624:	4b98      	ldr	r3, [pc, #608]	@ (800b888 <_dtoa_r+0x2d0>)
 800b626:	bfbc      	itt	lt
 800b628:	2201      	movlt	r2, #1
 800b62a:	6032      	strlt	r2, [r6, #0]
 800b62c:	43bb      	bics	r3, r7
 800b62e:	d112      	bne.n	800b656 <_dtoa_r+0x9e>
 800b630:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b632:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b636:	6013      	str	r3, [r2, #0]
 800b638:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b63c:	4323      	orrs	r3, r4
 800b63e:	f000 854d 	beq.w	800c0dc <_dtoa_r+0xb24>
 800b642:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b644:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b89c <_dtoa_r+0x2e4>
 800b648:	2b00      	cmp	r3, #0
 800b64a:	f000 854f 	beq.w	800c0ec <_dtoa_r+0xb34>
 800b64e:	f10a 0303 	add.w	r3, sl, #3
 800b652:	f000 bd49 	b.w	800c0e8 <_dtoa_r+0xb30>
 800b656:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b65a:	2200      	movs	r2, #0
 800b65c:	ec51 0b17 	vmov	r0, r1, d7
 800b660:	2300      	movs	r3, #0
 800b662:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b666:	f7f5 fa4f 	bl	8000b08 <__aeabi_dcmpeq>
 800b66a:	4680      	mov	r8, r0
 800b66c:	b158      	cbz	r0, 800b686 <_dtoa_r+0xce>
 800b66e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b670:	2301      	movs	r3, #1
 800b672:	6013      	str	r3, [r2, #0]
 800b674:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b676:	b113      	cbz	r3, 800b67e <_dtoa_r+0xc6>
 800b678:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b67a:	4b84      	ldr	r3, [pc, #528]	@ (800b88c <_dtoa_r+0x2d4>)
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b8a0 <_dtoa_r+0x2e8>
 800b682:	f000 bd33 	b.w	800c0ec <_dtoa_r+0xb34>
 800b686:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b68a:	aa16      	add	r2, sp, #88	@ 0x58
 800b68c:	a917      	add	r1, sp, #92	@ 0x5c
 800b68e:	4658      	mov	r0, fp
 800b690:	f001 fd86 	bl	800d1a0 <__d2b>
 800b694:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b698:	4681      	mov	r9, r0
 800b69a:	2e00      	cmp	r6, #0
 800b69c:	d077      	beq.n	800b78e <_dtoa_r+0x1d6>
 800b69e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b6a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b6b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b6b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	4b74      	ldr	r3, [pc, #464]	@ (800b890 <_dtoa_r+0x2d8>)
 800b6be:	f7f4 fe03 	bl	80002c8 <__aeabi_dsub>
 800b6c2:	a369      	add	r3, pc, #420	@ (adr r3, 800b868 <_dtoa_r+0x2b0>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	f7f4 ffb6 	bl	8000638 <__aeabi_dmul>
 800b6cc:	a368      	add	r3, pc, #416	@ (adr r3, 800b870 <_dtoa_r+0x2b8>)
 800b6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d2:	f7f4 fdfb 	bl	80002cc <__adddf3>
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	4630      	mov	r0, r6
 800b6da:	460d      	mov	r5, r1
 800b6dc:	f7f4 ff42 	bl	8000564 <__aeabi_i2d>
 800b6e0:	a365      	add	r3, pc, #404	@ (adr r3, 800b878 <_dtoa_r+0x2c0>)
 800b6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e6:	f7f4 ffa7 	bl	8000638 <__aeabi_dmul>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	f7f4 fdeb 	bl	80002cc <__adddf3>
 800b6f6:	4604      	mov	r4, r0
 800b6f8:	460d      	mov	r5, r1
 800b6fa:	f7f5 fa4d 	bl	8000b98 <__aeabi_d2iz>
 800b6fe:	2200      	movs	r2, #0
 800b700:	4607      	mov	r7, r0
 800b702:	2300      	movs	r3, #0
 800b704:	4620      	mov	r0, r4
 800b706:	4629      	mov	r1, r5
 800b708:	f7f5 fa08 	bl	8000b1c <__aeabi_dcmplt>
 800b70c:	b140      	cbz	r0, 800b720 <_dtoa_r+0x168>
 800b70e:	4638      	mov	r0, r7
 800b710:	f7f4 ff28 	bl	8000564 <__aeabi_i2d>
 800b714:	4622      	mov	r2, r4
 800b716:	462b      	mov	r3, r5
 800b718:	f7f5 f9f6 	bl	8000b08 <__aeabi_dcmpeq>
 800b71c:	b900      	cbnz	r0, 800b720 <_dtoa_r+0x168>
 800b71e:	3f01      	subs	r7, #1
 800b720:	2f16      	cmp	r7, #22
 800b722:	d851      	bhi.n	800b7c8 <_dtoa_r+0x210>
 800b724:	4b5b      	ldr	r3, [pc, #364]	@ (800b894 <_dtoa_r+0x2dc>)
 800b726:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b732:	f7f5 f9f3 	bl	8000b1c <__aeabi_dcmplt>
 800b736:	2800      	cmp	r0, #0
 800b738:	d048      	beq.n	800b7cc <_dtoa_r+0x214>
 800b73a:	3f01      	subs	r7, #1
 800b73c:	2300      	movs	r3, #0
 800b73e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b740:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b742:	1b9b      	subs	r3, r3, r6
 800b744:	1e5a      	subs	r2, r3, #1
 800b746:	bf44      	itt	mi
 800b748:	f1c3 0801 	rsbmi	r8, r3, #1
 800b74c:	2300      	movmi	r3, #0
 800b74e:	9208      	str	r2, [sp, #32]
 800b750:	bf54      	ite	pl
 800b752:	f04f 0800 	movpl.w	r8, #0
 800b756:	9308      	strmi	r3, [sp, #32]
 800b758:	2f00      	cmp	r7, #0
 800b75a:	db39      	blt.n	800b7d0 <_dtoa_r+0x218>
 800b75c:	9b08      	ldr	r3, [sp, #32]
 800b75e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b760:	443b      	add	r3, r7
 800b762:	9308      	str	r3, [sp, #32]
 800b764:	2300      	movs	r3, #0
 800b766:	930a      	str	r3, [sp, #40]	@ 0x28
 800b768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b76a:	2b09      	cmp	r3, #9
 800b76c:	d864      	bhi.n	800b838 <_dtoa_r+0x280>
 800b76e:	2b05      	cmp	r3, #5
 800b770:	bfc4      	itt	gt
 800b772:	3b04      	subgt	r3, #4
 800b774:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b778:	f1a3 0302 	sub.w	r3, r3, #2
 800b77c:	bfcc      	ite	gt
 800b77e:	2400      	movgt	r4, #0
 800b780:	2401      	movle	r4, #1
 800b782:	2b03      	cmp	r3, #3
 800b784:	d863      	bhi.n	800b84e <_dtoa_r+0x296>
 800b786:	e8df f003 	tbb	[pc, r3]
 800b78a:	372a      	.short	0x372a
 800b78c:	5535      	.short	0x5535
 800b78e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b792:	441e      	add	r6, r3
 800b794:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b798:	2b20      	cmp	r3, #32
 800b79a:	bfc1      	itttt	gt
 800b79c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b7a0:	409f      	lslgt	r7, r3
 800b7a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b7a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b7aa:	bfd6      	itet	le
 800b7ac:	f1c3 0320 	rsble	r3, r3, #32
 800b7b0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b7b4:	fa04 f003 	lslle.w	r0, r4, r3
 800b7b8:	f7f4 fec4 	bl	8000544 <__aeabi_ui2d>
 800b7bc:	2201      	movs	r2, #1
 800b7be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b7c2:	3e01      	subs	r6, #1
 800b7c4:	9214      	str	r2, [sp, #80]	@ 0x50
 800b7c6:	e777      	b.n	800b6b8 <_dtoa_r+0x100>
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e7b8      	b.n	800b73e <_dtoa_r+0x186>
 800b7cc:	9012      	str	r0, [sp, #72]	@ 0x48
 800b7ce:	e7b7      	b.n	800b740 <_dtoa_r+0x188>
 800b7d0:	427b      	negs	r3, r7
 800b7d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	eba8 0807 	sub.w	r8, r8, r7
 800b7da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b7dc:	e7c4      	b.n	800b768 <_dtoa_r+0x1b0>
 800b7de:	2300      	movs	r3, #0
 800b7e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	dc35      	bgt.n	800b854 <_dtoa_r+0x29c>
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	9307      	str	r3, [sp, #28]
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7f2:	e00b      	b.n	800b80c <_dtoa_r+0x254>
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	e7f3      	b.n	800b7e0 <_dtoa_r+0x228>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7fe:	18fb      	adds	r3, r7, r3
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	3301      	adds	r3, #1
 800b804:	2b01      	cmp	r3, #1
 800b806:	9307      	str	r3, [sp, #28]
 800b808:	bfb8      	it	lt
 800b80a:	2301      	movlt	r3, #1
 800b80c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b810:	2100      	movs	r1, #0
 800b812:	2204      	movs	r2, #4
 800b814:	f102 0514 	add.w	r5, r2, #20
 800b818:	429d      	cmp	r5, r3
 800b81a:	d91f      	bls.n	800b85c <_dtoa_r+0x2a4>
 800b81c:	6041      	str	r1, [r0, #4]
 800b81e:	4658      	mov	r0, fp
 800b820:	f001 f8da 	bl	800c9d8 <_Balloc>
 800b824:	4682      	mov	sl, r0
 800b826:	2800      	cmp	r0, #0
 800b828:	d13c      	bne.n	800b8a4 <_dtoa_r+0x2ec>
 800b82a:	4b1b      	ldr	r3, [pc, #108]	@ (800b898 <_dtoa_r+0x2e0>)
 800b82c:	4602      	mov	r2, r0
 800b82e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b832:	e6d8      	b.n	800b5e6 <_dtoa_r+0x2e>
 800b834:	2301      	movs	r3, #1
 800b836:	e7e0      	b.n	800b7fa <_dtoa_r+0x242>
 800b838:	2401      	movs	r4, #1
 800b83a:	2300      	movs	r3, #0
 800b83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b83e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b840:	f04f 33ff 	mov.w	r3, #4294967295
 800b844:	9300      	str	r3, [sp, #0]
 800b846:	9307      	str	r3, [sp, #28]
 800b848:	2200      	movs	r2, #0
 800b84a:	2312      	movs	r3, #18
 800b84c:	e7d0      	b.n	800b7f0 <_dtoa_r+0x238>
 800b84e:	2301      	movs	r3, #1
 800b850:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b852:	e7f5      	b.n	800b840 <_dtoa_r+0x288>
 800b854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	9307      	str	r3, [sp, #28]
 800b85a:	e7d7      	b.n	800b80c <_dtoa_r+0x254>
 800b85c:	3101      	adds	r1, #1
 800b85e:	0052      	lsls	r2, r2, #1
 800b860:	e7d8      	b.n	800b814 <_dtoa_r+0x25c>
 800b862:	bf00      	nop
 800b864:	f3af 8000 	nop.w
 800b868:	636f4361 	.word	0x636f4361
 800b86c:	3fd287a7 	.word	0x3fd287a7
 800b870:	8b60c8b3 	.word	0x8b60c8b3
 800b874:	3fc68a28 	.word	0x3fc68a28
 800b878:	509f79fb 	.word	0x509f79fb
 800b87c:	3fd34413 	.word	0x3fd34413
 800b880:	0800eeda 	.word	0x0800eeda
 800b884:	0800eef1 	.word	0x0800eef1
 800b888:	7ff00000 	.word	0x7ff00000
 800b88c:	0800eea2 	.word	0x0800eea2
 800b890:	3ff80000 	.word	0x3ff80000
 800b894:	0800f048 	.word	0x0800f048
 800b898:	0800ef49 	.word	0x0800ef49
 800b89c:	0800eed6 	.word	0x0800eed6
 800b8a0:	0800eea1 	.word	0x0800eea1
 800b8a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b8a8:	6018      	str	r0, [r3, #0]
 800b8aa:	9b07      	ldr	r3, [sp, #28]
 800b8ac:	2b0e      	cmp	r3, #14
 800b8ae:	f200 80a4 	bhi.w	800b9fa <_dtoa_r+0x442>
 800b8b2:	2c00      	cmp	r4, #0
 800b8b4:	f000 80a1 	beq.w	800b9fa <_dtoa_r+0x442>
 800b8b8:	2f00      	cmp	r7, #0
 800b8ba:	dd33      	ble.n	800b924 <_dtoa_r+0x36c>
 800b8bc:	4bad      	ldr	r3, [pc, #692]	@ (800bb74 <_dtoa_r+0x5bc>)
 800b8be:	f007 020f 	and.w	r2, r7, #15
 800b8c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8c6:	ed93 7b00 	vldr	d7, [r3]
 800b8ca:	05f8      	lsls	r0, r7, #23
 800b8cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b8d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b8d4:	d516      	bpl.n	800b904 <_dtoa_r+0x34c>
 800b8d6:	4ba8      	ldr	r3, [pc, #672]	@ (800bb78 <_dtoa_r+0x5c0>)
 800b8d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8e0:	f7f4 ffd4 	bl	800088c <__aeabi_ddiv>
 800b8e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8e8:	f004 040f 	and.w	r4, r4, #15
 800b8ec:	2603      	movs	r6, #3
 800b8ee:	4da2      	ldr	r5, [pc, #648]	@ (800bb78 <_dtoa_r+0x5c0>)
 800b8f0:	b954      	cbnz	r4, 800b908 <_dtoa_r+0x350>
 800b8f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8fa:	f7f4 ffc7 	bl	800088c <__aeabi_ddiv>
 800b8fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b902:	e028      	b.n	800b956 <_dtoa_r+0x39e>
 800b904:	2602      	movs	r6, #2
 800b906:	e7f2      	b.n	800b8ee <_dtoa_r+0x336>
 800b908:	07e1      	lsls	r1, r4, #31
 800b90a:	d508      	bpl.n	800b91e <_dtoa_r+0x366>
 800b90c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b910:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b914:	f7f4 fe90 	bl	8000638 <__aeabi_dmul>
 800b918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b91c:	3601      	adds	r6, #1
 800b91e:	1064      	asrs	r4, r4, #1
 800b920:	3508      	adds	r5, #8
 800b922:	e7e5      	b.n	800b8f0 <_dtoa_r+0x338>
 800b924:	f000 80d2 	beq.w	800bacc <_dtoa_r+0x514>
 800b928:	427c      	negs	r4, r7
 800b92a:	4b92      	ldr	r3, [pc, #584]	@ (800bb74 <_dtoa_r+0x5bc>)
 800b92c:	4d92      	ldr	r5, [pc, #584]	@ (800bb78 <_dtoa_r+0x5c0>)
 800b92e:	f004 020f 	and.w	r2, r4, #15
 800b932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b93e:	f7f4 fe7b 	bl	8000638 <__aeabi_dmul>
 800b942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b946:	1124      	asrs	r4, r4, #4
 800b948:	2300      	movs	r3, #0
 800b94a:	2602      	movs	r6, #2
 800b94c:	2c00      	cmp	r4, #0
 800b94e:	f040 80b2 	bne.w	800bab6 <_dtoa_r+0x4fe>
 800b952:	2b00      	cmp	r3, #0
 800b954:	d1d3      	bne.n	800b8fe <_dtoa_r+0x346>
 800b956:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b958:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	f000 80b7 	beq.w	800bad0 <_dtoa_r+0x518>
 800b962:	4b86      	ldr	r3, [pc, #536]	@ (800bb7c <_dtoa_r+0x5c4>)
 800b964:	2200      	movs	r2, #0
 800b966:	4620      	mov	r0, r4
 800b968:	4629      	mov	r1, r5
 800b96a:	f7f5 f8d7 	bl	8000b1c <__aeabi_dcmplt>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f000 80ae 	beq.w	800bad0 <_dtoa_r+0x518>
 800b974:	9b07      	ldr	r3, [sp, #28]
 800b976:	2b00      	cmp	r3, #0
 800b978:	f000 80aa 	beq.w	800bad0 <_dtoa_r+0x518>
 800b97c:	9b00      	ldr	r3, [sp, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	dd37      	ble.n	800b9f2 <_dtoa_r+0x43a>
 800b982:	1e7b      	subs	r3, r7, #1
 800b984:	9304      	str	r3, [sp, #16]
 800b986:	4620      	mov	r0, r4
 800b988:	4b7d      	ldr	r3, [pc, #500]	@ (800bb80 <_dtoa_r+0x5c8>)
 800b98a:	2200      	movs	r2, #0
 800b98c:	4629      	mov	r1, r5
 800b98e:	f7f4 fe53 	bl	8000638 <__aeabi_dmul>
 800b992:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b996:	9c00      	ldr	r4, [sp, #0]
 800b998:	3601      	adds	r6, #1
 800b99a:	4630      	mov	r0, r6
 800b99c:	f7f4 fde2 	bl	8000564 <__aeabi_i2d>
 800b9a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9a4:	f7f4 fe48 	bl	8000638 <__aeabi_dmul>
 800b9a8:	4b76      	ldr	r3, [pc, #472]	@ (800bb84 <_dtoa_r+0x5cc>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	f7f4 fc8e 	bl	80002cc <__adddf3>
 800b9b0:	4605      	mov	r5, r0
 800b9b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b9b6:	2c00      	cmp	r4, #0
 800b9b8:	f040 808d 	bne.w	800bad6 <_dtoa_r+0x51e>
 800b9bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9c0:	4b71      	ldr	r3, [pc, #452]	@ (800bb88 <_dtoa_r+0x5d0>)
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f7f4 fc80 	bl	80002c8 <__aeabi_dsub>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	460b      	mov	r3, r1
 800b9cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9d0:	462a      	mov	r2, r5
 800b9d2:	4633      	mov	r3, r6
 800b9d4:	f7f5 f8c0 	bl	8000b58 <__aeabi_dcmpgt>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	f040 828b 	bne.w	800bef4 <_dtoa_r+0x93c>
 800b9de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9e2:	462a      	mov	r2, r5
 800b9e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b9e8:	f7f5 f898 	bl	8000b1c <__aeabi_dcmplt>
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	f040 8128 	bne.w	800bc42 <_dtoa_r+0x68a>
 800b9f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b9f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b9fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f2c0 815a 	blt.w	800bcb6 <_dtoa_r+0x6fe>
 800ba02:	2f0e      	cmp	r7, #14
 800ba04:	f300 8157 	bgt.w	800bcb6 <_dtoa_r+0x6fe>
 800ba08:	4b5a      	ldr	r3, [pc, #360]	@ (800bb74 <_dtoa_r+0x5bc>)
 800ba0a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba0e:	ed93 7b00 	vldr	d7, [r3]
 800ba12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	ed8d 7b00 	vstr	d7, [sp]
 800ba1a:	da03      	bge.n	800ba24 <_dtoa_r+0x46c>
 800ba1c:	9b07      	ldr	r3, [sp, #28]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	f340 8101 	ble.w	800bc26 <_dtoa_r+0x66e>
 800ba24:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ba28:	4656      	mov	r6, sl
 800ba2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba2e:	4620      	mov	r0, r4
 800ba30:	4629      	mov	r1, r5
 800ba32:	f7f4 ff2b 	bl	800088c <__aeabi_ddiv>
 800ba36:	f7f5 f8af 	bl	8000b98 <__aeabi_d2iz>
 800ba3a:	4680      	mov	r8, r0
 800ba3c:	f7f4 fd92 	bl	8000564 <__aeabi_i2d>
 800ba40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba44:	f7f4 fdf8 	bl	8000638 <__aeabi_dmul>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	4629      	mov	r1, r5
 800ba50:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ba54:	f7f4 fc38 	bl	80002c8 <__aeabi_dsub>
 800ba58:	f806 4b01 	strb.w	r4, [r6], #1
 800ba5c:	9d07      	ldr	r5, [sp, #28]
 800ba5e:	eba6 040a 	sub.w	r4, r6, sl
 800ba62:	42a5      	cmp	r5, r4
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	f040 8117 	bne.w	800bc9a <_dtoa_r+0x6e2>
 800ba6c:	f7f4 fc2e 	bl	80002cc <__adddf3>
 800ba70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba74:	4604      	mov	r4, r0
 800ba76:	460d      	mov	r5, r1
 800ba78:	f7f5 f86e 	bl	8000b58 <__aeabi_dcmpgt>
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	f040 80f9 	bne.w	800bc74 <_dtoa_r+0x6bc>
 800ba82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba86:	4620      	mov	r0, r4
 800ba88:	4629      	mov	r1, r5
 800ba8a:	f7f5 f83d 	bl	8000b08 <__aeabi_dcmpeq>
 800ba8e:	b118      	cbz	r0, 800ba98 <_dtoa_r+0x4e0>
 800ba90:	f018 0f01 	tst.w	r8, #1
 800ba94:	f040 80ee 	bne.w	800bc74 <_dtoa_r+0x6bc>
 800ba98:	4649      	mov	r1, r9
 800ba9a:	4658      	mov	r0, fp
 800ba9c:	f000 ffdc 	bl	800ca58 <_Bfree>
 800baa0:	2300      	movs	r3, #0
 800baa2:	7033      	strb	r3, [r6, #0]
 800baa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800baa6:	3701      	adds	r7, #1
 800baa8:	601f      	str	r7, [r3, #0]
 800baaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800baac:	2b00      	cmp	r3, #0
 800baae:	f000 831d 	beq.w	800c0ec <_dtoa_r+0xb34>
 800bab2:	601e      	str	r6, [r3, #0]
 800bab4:	e31a      	b.n	800c0ec <_dtoa_r+0xb34>
 800bab6:	07e2      	lsls	r2, r4, #31
 800bab8:	d505      	bpl.n	800bac6 <_dtoa_r+0x50e>
 800baba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800babe:	f7f4 fdbb 	bl	8000638 <__aeabi_dmul>
 800bac2:	3601      	adds	r6, #1
 800bac4:	2301      	movs	r3, #1
 800bac6:	1064      	asrs	r4, r4, #1
 800bac8:	3508      	adds	r5, #8
 800baca:	e73f      	b.n	800b94c <_dtoa_r+0x394>
 800bacc:	2602      	movs	r6, #2
 800bace:	e742      	b.n	800b956 <_dtoa_r+0x39e>
 800bad0:	9c07      	ldr	r4, [sp, #28]
 800bad2:	9704      	str	r7, [sp, #16]
 800bad4:	e761      	b.n	800b99a <_dtoa_r+0x3e2>
 800bad6:	4b27      	ldr	r3, [pc, #156]	@ (800bb74 <_dtoa_r+0x5bc>)
 800bad8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bada:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bade:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bae2:	4454      	add	r4, sl
 800bae4:	2900      	cmp	r1, #0
 800bae6:	d053      	beq.n	800bb90 <_dtoa_r+0x5d8>
 800bae8:	4928      	ldr	r1, [pc, #160]	@ (800bb8c <_dtoa_r+0x5d4>)
 800baea:	2000      	movs	r0, #0
 800baec:	f7f4 fece 	bl	800088c <__aeabi_ddiv>
 800baf0:	4633      	mov	r3, r6
 800baf2:	462a      	mov	r2, r5
 800baf4:	f7f4 fbe8 	bl	80002c8 <__aeabi_dsub>
 800baf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bafc:	4656      	mov	r6, sl
 800bafe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb02:	f7f5 f849 	bl	8000b98 <__aeabi_d2iz>
 800bb06:	4605      	mov	r5, r0
 800bb08:	f7f4 fd2c 	bl	8000564 <__aeabi_i2d>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	460b      	mov	r3, r1
 800bb10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb14:	f7f4 fbd8 	bl	80002c8 <__aeabi_dsub>
 800bb18:	3530      	adds	r5, #48	@ 0x30
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bb22:	f806 5b01 	strb.w	r5, [r6], #1
 800bb26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb2a:	f7f4 fff7 	bl	8000b1c <__aeabi_dcmplt>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d171      	bne.n	800bc16 <_dtoa_r+0x65e>
 800bb32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb36:	4911      	ldr	r1, [pc, #68]	@ (800bb7c <_dtoa_r+0x5c4>)
 800bb38:	2000      	movs	r0, #0
 800bb3a:	f7f4 fbc5 	bl	80002c8 <__aeabi_dsub>
 800bb3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb42:	f7f4 ffeb 	bl	8000b1c <__aeabi_dcmplt>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	f040 8095 	bne.w	800bc76 <_dtoa_r+0x6be>
 800bb4c:	42a6      	cmp	r6, r4
 800bb4e:	f43f af50 	beq.w	800b9f2 <_dtoa_r+0x43a>
 800bb52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bb56:	4b0a      	ldr	r3, [pc, #40]	@ (800bb80 <_dtoa_r+0x5c8>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f7f4 fd6d 	bl	8000638 <__aeabi_dmul>
 800bb5e:	4b08      	ldr	r3, [pc, #32]	@ (800bb80 <_dtoa_r+0x5c8>)
 800bb60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bb64:	2200      	movs	r2, #0
 800bb66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb6a:	f7f4 fd65 	bl	8000638 <__aeabi_dmul>
 800bb6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb72:	e7c4      	b.n	800bafe <_dtoa_r+0x546>
 800bb74:	0800f048 	.word	0x0800f048
 800bb78:	0800f020 	.word	0x0800f020
 800bb7c:	3ff00000 	.word	0x3ff00000
 800bb80:	40240000 	.word	0x40240000
 800bb84:	401c0000 	.word	0x401c0000
 800bb88:	40140000 	.word	0x40140000
 800bb8c:	3fe00000 	.word	0x3fe00000
 800bb90:	4631      	mov	r1, r6
 800bb92:	4628      	mov	r0, r5
 800bb94:	f7f4 fd50 	bl	8000638 <__aeabi_dmul>
 800bb98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bb9c:	9415      	str	r4, [sp, #84]	@ 0x54
 800bb9e:	4656      	mov	r6, sl
 800bba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bba4:	f7f4 fff8 	bl	8000b98 <__aeabi_d2iz>
 800bba8:	4605      	mov	r5, r0
 800bbaa:	f7f4 fcdb 	bl	8000564 <__aeabi_i2d>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbb6:	f7f4 fb87 	bl	80002c8 <__aeabi_dsub>
 800bbba:	3530      	adds	r5, #48	@ 0x30
 800bbbc:	f806 5b01 	strb.w	r5, [r6], #1
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	42a6      	cmp	r6, r4
 800bbc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bbca:	f04f 0200 	mov.w	r2, #0
 800bbce:	d124      	bne.n	800bc1a <_dtoa_r+0x662>
 800bbd0:	4bac      	ldr	r3, [pc, #688]	@ (800be84 <_dtoa_r+0x8cc>)
 800bbd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bbd6:	f7f4 fb79 	bl	80002cc <__adddf3>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	460b      	mov	r3, r1
 800bbde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbe2:	f7f4 ffb9 	bl	8000b58 <__aeabi_dcmpgt>
 800bbe6:	2800      	cmp	r0, #0
 800bbe8:	d145      	bne.n	800bc76 <_dtoa_r+0x6be>
 800bbea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bbee:	49a5      	ldr	r1, [pc, #660]	@ (800be84 <_dtoa_r+0x8cc>)
 800bbf0:	2000      	movs	r0, #0
 800bbf2:	f7f4 fb69 	bl	80002c8 <__aeabi_dsub>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbfe:	f7f4 ff8d 	bl	8000b1c <__aeabi_dcmplt>
 800bc02:	2800      	cmp	r0, #0
 800bc04:	f43f aef5 	beq.w	800b9f2 <_dtoa_r+0x43a>
 800bc08:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800bc0a:	1e73      	subs	r3, r6, #1
 800bc0c:	9315      	str	r3, [sp, #84]	@ 0x54
 800bc0e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc12:	2b30      	cmp	r3, #48	@ 0x30
 800bc14:	d0f8      	beq.n	800bc08 <_dtoa_r+0x650>
 800bc16:	9f04      	ldr	r7, [sp, #16]
 800bc18:	e73e      	b.n	800ba98 <_dtoa_r+0x4e0>
 800bc1a:	4b9b      	ldr	r3, [pc, #620]	@ (800be88 <_dtoa_r+0x8d0>)
 800bc1c:	f7f4 fd0c 	bl	8000638 <__aeabi_dmul>
 800bc20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc24:	e7bc      	b.n	800bba0 <_dtoa_r+0x5e8>
 800bc26:	d10c      	bne.n	800bc42 <_dtoa_r+0x68a>
 800bc28:	4b98      	ldr	r3, [pc, #608]	@ (800be8c <_dtoa_r+0x8d4>)
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc30:	f7f4 fd02 	bl	8000638 <__aeabi_dmul>
 800bc34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc38:	f7f4 ff84 	bl	8000b44 <__aeabi_dcmpge>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	f000 8157 	beq.w	800bef0 <_dtoa_r+0x938>
 800bc42:	2400      	movs	r4, #0
 800bc44:	4625      	mov	r5, r4
 800bc46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc48:	43db      	mvns	r3, r3
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	4656      	mov	r6, sl
 800bc4e:	2700      	movs	r7, #0
 800bc50:	4621      	mov	r1, r4
 800bc52:	4658      	mov	r0, fp
 800bc54:	f000 ff00 	bl	800ca58 <_Bfree>
 800bc58:	2d00      	cmp	r5, #0
 800bc5a:	d0dc      	beq.n	800bc16 <_dtoa_r+0x65e>
 800bc5c:	b12f      	cbz	r7, 800bc6a <_dtoa_r+0x6b2>
 800bc5e:	42af      	cmp	r7, r5
 800bc60:	d003      	beq.n	800bc6a <_dtoa_r+0x6b2>
 800bc62:	4639      	mov	r1, r7
 800bc64:	4658      	mov	r0, fp
 800bc66:	f000 fef7 	bl	800ca58 <_Bfree>
 800bc6a:	4629      	mov	r1, r5
 800bc6c:	4658      	mov	r0, fp
 800bc6e:	f000 fef3 	bl	800ca58 <_Bfree>
 800bc72:	e7d0      	b.n	800bc16 <_dtoa_r+0x65e>
 800bc74:	9704      	str	r7, [sp, #16]
 800bc76:	4633      	mov	r3, r6
 800bc78:	461e      	mov	r6, r3
 800bc7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc7e:	2a39      	cmp	r2, #57	@ 0x39
 800bc80:	d107      	bne.n	800bc92 <_dtoa_r+0x6da>
 800bc82:	459a      	cmp	sl, r3
 800bc84:	d1f8      	bne.n	800bc78 <_dtoa_r+0x6c0>
 800bc86:	9a04      	ldr	r2, [sp, #16]
 800bc88:	3201      	adds	r2, #1
 800bc8a:	9204      	str	r2, [sp, #16]
 800bc8c:	2230      	movs	r2, #48	@ 0x30
 800bc8e:	f88a 2000 	strb.w	r2, [sl]
 800bc92:	781a      	ldrb	r2, [r3, #0]
 800bc94:	3201      	adds	r2, #1
 800bc96:	701a      	strb	r2, [r3, #0]
 800bc98:	e7bd      	b.n	800bc16 <_dtoa_r+0x65e>
 800bc9a:	4b7b      	ldr	r3, [pc, #492]	@ (800be88 <_dtoa_r+0x8d0>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	f7f4 fccb 	bl	8000638 <__aeabi_dmul>
 800bca2:	2200      	movs	r2, #0
 800bca4:	2300      	movs	r3, #0
 800bca6:	4604      	mov	r4, r0
 800bca8:	460d      	mov	r5, r1
 800bcaa:	f7f4 ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	f43f aebb 	beq.w	800ba2a <_dtoa_r+0x472>
 800bcb4:	e6f0      	b.n	800ba98 <_dtoa_r+0x4e0>
 800bcb6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bcb8:	2a00      	cmp	r2, #0
 800bcba:	f000 80db 	beq.w	800be74 <_dtoa_r+0x8bc>
 800bcbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcc0:	2a01      	cmp	r2, #1
 800bcc2:	f300 80bf 	bgt.w	800be44 <_dtoa_r+0x88c>
 800bcc6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bcc8:	2a00      	cmp	r2, #0
 800bcca:	f000 80b7 	beq.w	800be3c <_dtoa_r+0x884>
 800bcce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bcd2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bcd4:	4646      	mov	r6, r8
 800bcd6:	9a08      	ldr	r2, [sp, #32]
 800bcd8:	2101      	movs	r1, #1
 800bcda:	441a      	add	r2, r3
 800bcdc:	4658      	mov	r0, fp
 800bcde:	4498      	add	r8, r3
 800bce0:	9208      	str	r2, [sp, #32]
 800bce2:	f000 ffb7 	bl	800cc54 <__i2b>
 800bce6:	4605      	mov	r5, r0
 800bce8:	b15e      	cbz	r6, 800bd02 <_dtoa_r+0x74a>
 800bcea:	9b08      	ldr	r3, [sp, #32]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	dd08      	ble.n	800bd02 <_dtoa_r+0x74a>
 800bcf0:	42b3      	cmp	r3, r6
 800bcf2:	9a08      	ldr	r2, [sp, #32]
 800bcf4:	bfa8      	it	ge
 800bcf6:	4633      	movge	r3, r6
 800bcf8:	eba8 0803 	sub.w	r8, r8, r3
 800bcfc:	1af6      	subs	r6, r6, r3
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	9308      	str	r3, [sp, #32]
 800bd02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd04:	b1f3      	cbz	r3, 800bd44 <_dtoa_r+0x78c>
 800bd06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	f000 80b7 	beq.w	800be7c <_dtoa_r+0x8c4>
 800bd0e:	b18c      	cbz	r4, 800bd34 <_dtoa_r+0x77c>
 800bd10:	4629      	mov	r1, r5
 800bd12:	4622      	mov	r2, r4
 800bd14:	4658      	mov	r0, fp
 800bd16:	f001 f85d 	bl	800cdd4 <__pow5mult>
 800bd1a:	464a      	mov	r2, r9
 800bd1c:	4601      	mov	r1, r0
 800bd1e:	4605      	mov	r5, r0
 800bd20:	4658      	mov	r0, fp
 800bd22:	f000 ffad 	bl	800cc80 <__multiply>
 800bd26:	4649      	mov	r1, r9
 800bd28:	9004      	str	r0, [sp, #16]
 800bd2a:	4658      	mov	r0, fp
 800bd2c:	f000 fe94 	bl	800ca58 <_Bfree>
 800bd30:	9b04      	ldr	r3, [sp, #16]
 800bd32:	4699      	mov	r9, r3
 800bd34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd36:	1b1a      	subs	r2, r3, r4
 800bd38:	d004      	beq.n	800bd44 <_dtoa_r+0x78c>
 800bd3a:	4649      	mov	r1, r9
 800bd3c:	4658      	mov	r0, fp
 800bd3e:	f001 f849 	bl	800cdd4 <__pow5mult>
 800bd42:	4681      	mov	r9, r0
 800bd44:	2101      	movs	r1, #1
 800bd46:	4658      	mov	r0, fp
 800bd48:	f000 ff84 	bl	800cc54 <__i2b>
 800bd4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd4e:	4604      	mov	r4, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	f000 81cf 	beq.w	800c0f4 <_dtoa_r+0xb3c>
 800bd56:	461a      	mov	r2, r3
 800bd58:	4601      	mov	r1, r0
 800bd5a:	4658      	mov	r0, fp
 800bd5c:	f001 f83a 	bl	800cdd4 <__pow5mult>
 800bd60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	4604      	mov	r4, r0
 800bd66:	f300 8095 	bgt.w	800be94 <_dtoa_r+0x8dc>
 800bd6a:	9b02      	ldr	r3, [sp, #8]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f040 8087 	bne.w	800be80 <_dtoa_r+0x8c8>
 800bd72:	9b03      	ldr	r3, [sp, #12]
 800bd74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	f040 8089 	bne.w	800be90 <_dtoa_r+0x8d8>
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd84:	0d1b      	lsrs	r3, r3, #20
 800bd86:	051b      	lsls	r3, r3, #20
 800bd88:	b12b      	cbz	r3, 800bd96 <_dtoa_r+0x7de>
 800bd8a:	9b08      	ldr	r3, [sp, #32]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	9308      	str	r3, [sp, #32]
 800bd90:	f108 0801 	add.w	r8, r8, #1
 800bd94:	2301      	movs	r3, #1
 800bd96:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	f000 81b0 	beq.w	800c100 <_dtoa_r+0xb48>
 800bda0:	6923      	ldr	r3, [r4, #16]
 800bda2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bda6:	6918      	ldr	r0, [r3, #16]
 800bda8:	f000 ff08 	bl	800cbbc <__hi0bits>
 800bdac:	f1c0 0020 	rsb	r0, r0, #32
 800bdb0:	9b08      	ldr	r3, [sp, #32]
 800bdb2:	4418      	add	r0, r3
 800bdb4:	f010 001f 	ands.w	r0, r0, #31
 800bdb8:	d077      	beq.n	800beaa <_dtoa_r+0x8f2>
 800bdba:	f1c0 0320 	rsb	r3, r0, #32
 800bdbe:	2b04      	cmp	r3, #4
 800bdc0:	dd6b      	ble.n	800be9a <_dtoa_r+0x8e2>
 800bdc2:	9b08      	ldr	r3, [sp, #32]
 800bdc4:	f1c0 001c 	rsb	r0, r0, #28
 800bdc8:	4403      	add	r3, r0
 800bdca:	4480      	add	r8, r0
 800bdcc:	4406      	add	r6, r0
 800bdce:	9308      	str	r3, [sp, #32]
 800bdd0:	f1b8 0f00 	cmp.w	r8, #0
 800bdd4:	dd05      	ble.n	800bde2 <_dtoa_r+0x82a>
 800bdd6:	4649      	mov	r1, r9
 800bdd8:	4642      	mov	r2, r8
 800bdda:	4658      	mov	r0, fp
 800bddc:	f001 f854 	bl	800ce88 <__lshift>
 800bde0:	4681      	mov	r9, r0
 800bde2:	9b08      	ldr	r3, [sp, #32]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	dd05      	ble.n	800bdf4 <_dtoa_r+0x83c>
 800bde8:	4621      	mov	r1, r4
 800bdea:	461a      	mov	r2, r3
 800bdec:	4658      	mov	r0, fp
 800bdee:	f001 f84b 	bl	800ce88 <__lshift>
 800bdf2:	4604      	mov	r4, r0
 800bdf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d059      	beq.n	800beae <_dtoa_r+0x8f6>
 800bdfa:	4621      	mov	r1, r4
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	f001 f8af 	bl	800cf60 <__mcmp>
 800be02:	2800      	cmp	r0, #0
 800be04:	da53      	bge.n	800beae <_dtoa_r+0x8f6>
 800be06:	1e7b      	subs	r3, r7, #1
 800be08:	9304      	str	r3, [sp, #16]
 800be0a:	4649      	mov	r1, r9
 800be0c:	2300      	movs	r3, #0
 800be0e:	220a      	movs	r2, #10
 800be10:	4658      	mov	r0, fp
 800be12:	f000 fe43 	bl	800ca9c <__multadd>
 800be16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be18:	4681      	mov	r9, r0
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	f000 8172 	beq.w	800c104 <_dtoa_r+0xb4c>
 800be20:	2300      	movs	r3, #0
 800be22:	4629      	mov	r1, r5
 800be24:	220a      	movs	r2, #10
 800be26:	4658      	mov	r0, fp
 800be28:	f000 fe38 	bl	800ca9c <__multadd>
 800be2c:	9b00      	ldr	r3, [sp, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	4605      	mov	r5, r0
 800be32:	dc67      	bgt.n	800bf04 <_dtoa_r+0x94c>
 800be34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be36:	2b02      	cmp	r3, #2
 800be38:	dc41      	bgt.n	800bebe <_dtoa_r+0x906>
 800be3a:	e063      	b.n	800bf04 <_dtoa_r+0x94c>
 800be3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800be3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800be42:	e746      	b.n	800bcd2 <_dtoa_r+0x71a>
 800be44:	9b07      	ldr	r3, [sp, #28]
 800be46:	1e5c      	subs	r4, r3, #1
 800be48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be4a:	42a3      	cmp	r3, r4
 800be4c:	bfbf      	itttt	lt
 800be4e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800be50:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800be52:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800be54:	1ae3      	sublt	r3, r4, r3
 800be56:	bfb4      	ite	lt
 800be58:	18d2      	addlt	r2, r2, r3
 800be5a:	1b1c      	subge	r4, r3, r4
 800be5c:	9b07      	ldr	r3, [sp, #28]
 800be5e:	bfbc      	itt	lt
 800be60:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800be62:	2400      	movlt	r4, #0
 800be64:	2b00      	cmp	r3, #0
 800be66:	bfb5      	itete	lt
 800be68:	eba8 0603 	sublt.w	r6, r8, r3
 800be6c:	9b07      	ldrge	r3, [sp, #28]
 800be6e:	2300      	movlt	r3, #0
 800be70:	4646      	movge	r6, r8
 800be72:	e730      	b.n	800bcd6 <_dtoa_r+0x71e>
 800be74:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800be76:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800be78:	4646      	mov	r6, r8
 800be7a:	e735      	b.n	800bce8 <_dtoa_r+0x730>
 800be7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be7e:	e75c      	b.n	800bd3a <_dtoa_r+0x782>
 800be80:	2300      	movs	r3, #0
 800be82:	e788      	b.n	800bd96 <_dtoa_r+0x7de>
 800be84:	3fe00000 	.word	0x3fe00000
 800be88:	40240000 	.word	0x40240000
 800be8c:	40140000 	.word	0x40140000
 800be90:	9b02      	ldr	r3, [sp, #8]
 800be92:	e780      	b.n	800bd96 <_dtoa_r+0x7de>
 800be94:	2300      	movs	r3, #0
 800be96:	930a      	str	r3, [sp, #40]	@ 0x28
 800be98:	e782      	b.n	800bda0 <_dtoa_r+0x7e8>
 800be9a:	d099      	beq.n	800bdd0 <_dtoa_r+0x818>
 800be9c:	9a08      	ldr	r2, [sp, #32]
 800be9e:	331c      	adds	r3, #28
 800bea0:	441a      	add	r2, r3
 800bea2:	4498      	add	r8, r3
 800bea4:	441e      	add	r6, r3
 800bea6:	9208      	str	r2, [sp, #32]
 800bea8:	e792      	b.n	800bdd0 <_dtoa_r+0x818>
 800beaa:	4603      	mov	r3, r0
 800beac:	e7f6      	b.n	800be9c <_dtoa_r+0x8e4>
 800beae:	9b07      	ldr	r3, [sp, #28]
 800beb0:	9704      	str	r7, [sp, #16]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	dc20      	bgt.n	800bef8 <_dtoa_r+0x940>
 800beb6:	9300      	str	r3, [sp, #0]
 800beb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beba:	2b02      	cmp	r3, #2
 800bebc:	dd1e      	ble.n	800befc <_dtoa_r+0x944>
 800bebe:	9b00      	ldr	r3, [sp, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	f47f aec0 	bne.w	800bc46 <_dtoa_r+0x68e>
 800bec6:	4621      	mov	r1, r4
 800bec8:	2205      	movs	r2, #5
 800beca:	4658      	mov	r0, fp
 800becc:	f000 fde6 	bl	800ca9c <__multadd>
 800bed0:	4601      	mov	r1, r0
 800bed2:	4604      	mov	r4, r0
 800bed4:	4648      	mov	r0, r9
 800bed6:	f001 f843 	bl	800cf60 <__mcmp>
 800beda:	2800      	cmp	r0, #0
 800bedc:	f77f aeb3 	ble.w	800bc46 <_dtoa_r+0x68e>
 800bee0:	4656      	mov	r6, sl
 800bee2:	2331      	movs	r3, #49	@ 0x31
 800bee4:	f806 3b01 	strb.w	r3, [r6], #1
 800bee8:	9b04      	ldr	r3, [sp, #16]
 800beea:	3301      	adds	r3, #1
 800beec:	9304      	str	r3, [sp, #16]
 800beee:	e6ae      	b.n	800bc4e <_dtoa_r+0x696>
 800bef0:	9c07      	ldr	r4, [sp, #28]
 800bef2:	9704      	str	r7, [sp, #16]
 800bef4:	4625      	mov	r5, r4
 800bef6:	e7f3      	b.n	800bee0 <_dtoa_r+0x928>
 800bef8:	9b07      	ldr	r3, [sp, #28]
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800befe:	2b00      	cmp	r3, #0
 800bf00:	f000 8104 	beq.w	800c10c <_dtoa_r+0xb54>
 800bf04:	2e00      	cmp	r6, #0
 800bf06:	dd05      	ble.n	800bf14 <_dtoa_r+0x95c>
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4632      	mov	r2, r6
 800bf0c:	4658      	mov	r0, fp
 800bf0e:	f000 ffbb 	bl	800ce88 <__lshift>
 800bf12:	4605      	mov	r5, r0
 800bf14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d05a      	beq.n	800bfd0 <_dtoa_r+0xa18>
 800bf1a:	6869      	ldr	r1, [r5, #4]
 800bf1c:	4658      	mov	r0, fp
 800bf1e:	f000 fd5b 	bl	800c9d8 <_Balloc>
 800bf22:	4606      	mov	r6, r0
 800bf24:	b928      	cbnz	r0, 800bf32 <_dtoa_r+0x97a>
 800bf26:	4b84      	ldr	r3, [pc, #528]	@ (800c138 <_dtoa_r+0xb80>)
 800bf28:	4602      	mov	r2, r0
 800bf2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bf2e:	f7ff bb5a 	b.w	800b5e6 <_dtoa_r+0x2e>
 800bf32:	692a      	ldr	r2, [r5, #16]
 800bf34:	3202      	adds	r2, #2
 800bf36:	0092      	lsls	r2, r2, #2
 800bf38:	f105 010c 	add.w	r1, r5, #12
 800bf3c:	300c      	adds	r0, #12
 800bf3e:	f7ff fa9c 	bl	800b47a <memcpy>
 800bf42:	2201      	movs	r2, #1
 800bf44:	4631      	mov	r1, r6
 800bf46:	4658      	mov	r0, fp
 800bf48:	f000 ff9e 	bl	800ce88 <__lshift>
 800bf4c:	f10a 0301 	add.w	r3, sl, #1
 800bf50:	9307      	str	r3, [sp, #28]
 800bf52:	9b00      	ldr	r3, [sp, #0]
 800bf54:	4453      	add	r3, sl
 800bf56:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf58:	9b02      	ldr	r3, [sp, #8]
 800bf5a:	f003 0301 	and.w	r3, r3, #1
 800bf5e:	462f      	mov	r7, r5
 800bf60:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf62:	4605      	mov	r5, r0
 800bf64:	9b07      	ldr	r3, [sp, #28]
 800bf66:	4621      	mov	r1, r4
 800bf68:	3b01      	subs	r3, #1
 800bf6a:	4648      	mov	r0, r9
 800bf6c:	9300      	str	r3, [sp, #0]
 800bf6e:	f7ff fa9b 	bl	800b4a8 <quorem>
 800bf72:	4639      	mov	r1, r7
 800bf74:	9002      	str	r0, [sp, #8]
 800bf76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bf7a:	4648      	mov	r0, r9
 800bf7c:	f000 fff0 	bl	800cf60 <__mcmp>
 800bf80:	462a      	mov	r2, r5
 800bf82:	9008      	str	r0, [sp, #32]
 800bf84:	4621      	mov	r1, r4
 800bf86:	4658      	mov	r0, fp
 800bf88:	f001 f806 	bl	800cf98 <__mdiff>
 800bf8c:	68c2      	ldr	r2, [r0, #12]
 800bf8e:	4606      	mov	r6, r0
 800bf90:	bb02      	cbnz	r2, 800bfd4 <_dtoa_r+0xa1c>
 800bf92:	4601      	mov	r1, r0
 800bf94:	4648      	mov	r0, r9
 800bf96:	f000 ffe3 	bl	800cf60 <__mcmp>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	4631      	mov	r1, r6
 800bf9e:	4658      	mov	r0, fp
 800bfa0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bfa2:	f000 fd59 	bl	800ca58 <_Bfree>
 800bfa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfa8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfaa:	9e07      	ldr	r6, [sp, #28]
 800bfac:	ea43 0102 	orr.w	r1, r3, r2
 800bfb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfb2:	4319      	orrs	r1, r3
 800bfb4:	d110      	bne.n	800bfd8 <_dtoa_r+0xa20>
 800bfb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bfba:	d029      	beq.n	800c010 <_dtoa_r+0xa58>
 800bfbc:	9b08      	ldr	r3, [sp, #32]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	dd02      	ble.n	800bfc8 <_dtoa_r+0xa10>
 800bfc2:	9b02      	ldr	r3, [sp, #8]
 800bfc4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bfc8:	9b00      	ldr	r3, [sp, #0]
 800bfca:	f883 8000 	strb.w	r8, [r3]
 800bfce:	e63f      	b.n	800bc50 <_dtoa_r+0x698>
 800bfd0:	4628      	mov	r0, r5
 800bfd2:	e7bb      	b.n	800bf4c <_dtoa_r+0x994>
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	e7e1      	b.n	800bf9c <_dtoa_r+0x9e4>
 800bfd8:	9b08      	ldr	r3, [sp, #32]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	db04      	blt.n	800bfe8 <_dtoa_r+0xa30>
 800bfde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfe0:	430b      	orrs	r3, r1
 800bfe2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfe4:	430b      	orrs	r3, r1
 800bfe6:	d120      	bne.n	800c02a <_dtoa_r+0xa72>
 800bfe8:	2a00      	cmp	r2, #0
 800bfea:	dded      	ble.n	800bfc8 <_dtoa_r+0xa10>
 800bfec:	4649      	mov	r1, r9
 800bfee:	2201      	movs	r2, #1
 800bff0:	4658      	mov	r0, fp
 800bff2:	f000 ff49 	bl	800ce88 <__lshift>
 800bff6:	4621      	mov	r1, r4
 800bff8:	4681      	mov	r9, r0
 800bffa:	f000 ffb1 	bl	800cf60 <__mcmp>
 800bffe:	2800      	cmp	r0, #0
 800c000:	dc03      	bgt.n	800c00a <_dtoa_r+0xa52>
 800c002:	d1e1      	bne.n	800bfc8 <_dtoa_r+0xa10>
 800c004:	f018 0f01 	tst.w	r8, #1
 800c008:	d0de      	beq.n	800bfc8 <_dtoa_r+0xa10>
 800c00a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c00e:	d1d8      	bne.n	800bfc2 <_dtoa_r+0xa0a>
 800c010:	9a00      	ldr	r2, [sp, #0]
 800c012:	2339      	movs	r3, #57	@ 0x39
 800c014:	7013      	strb	r3, [r2, #0]
 800c016:	4633      	mov	r3, r6
 800c018:	461e      	mov	r6, r3
 800c01a:	3b01      	subs	r3, #1
 800c01c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c020:	2a39      	cmp	r2, #57	@ 0x39
 800c022:	d052      	beq.n	800c0ca <_dtoa_r+0xb12>
 800c024:	3201      	adds	r2, #1
 800c026:	701a      	strb	r2, [r3, #0]
 800c028:	e612      	b.n	800bc50 <_dtoa_r+0x698>
 800c02a:	2a00      	cmp	r2, #0
 800c02c:	dd07      	ble.n	800c03e <_dtoa_r+0xa86>
 800c02e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c032:	d0ed      	beq.n	800c010 <_dtoa_r+0xa58>
 800c034:	9a00      	ldr	r2, [sp, #0]
 800c036:	f108 0301 	add.w	r3, r8, #1
 800c03a:	7013      	strb	r3, [r2, #0]
 800c03c:	e608      	b.n	800bc50 <_dtoa_r+0x698>
 800c03e:	9b07      	ldr	r3, [sp, #28]
 800c040:	9a07      	ldr	r2, [sp, #28]
 800c042:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c046:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c048:	4293      	cmp	r3, r2
 800c04a:	d028      	beq.n	800c09e <_dtoa_r+0xae6>
 800c04c:	4649      	mov	r1, r9
 800c04e:	2300      	movs	r3, #0
 800c050:	220a      	movs	r2, #10
 800c052:	4658      	mov	r0, fp
 800c054:	f000 fd22 	bl	800ca9c <__multadd>
 800c058:	42af      	cmp	r7, r5
 800c05a:	4681      	mov	r9, r0
 800c05c:	f04f 0300 	mov.w	r3, #0
 800c060:	f04f 020a 	mov.w	r2, #10
 800c064:	4639      	mov	r1, r7
 800c066:	4658      	mov	r0, fp
 800c068:	d107      	bne.n	800c07a <_dtoa_r+0xac2>
 800c06a:	f000 fd17 	bl	800ca9c <__multadd>
 800c06e:	4607      	mov	r7, r0
 800c070:	4605      	mov	r5, r0
 800c072:	9b07      	ldr	r3, [sp, #28]
 800c074:	3301      	adds	r3, #1
 800c076:	9307      	str	r3, [sp, #28]
 800c078:	e774      	b.n	800bf64 <_dtoa_r+0x9ac>
 800c07a:	f000 fd0f 	bl	800ca9c <__multadd>
 800c07e:	4629      	mov	r1, r5
 800c080:	4607      	mov	r7, r0
 800c082:	2300      	movs	r3, #0
 800c084:	220a      	movs	r2, #10
 800c086:	4658      	mov	r0, fp
 800c088:	f000 fd08 	bl	800ca9c <__multadd>
 800c08c:	4605      	mov	r5, r0
 800c08e:	e7f0      	b.n	800c072 <_dtoa_r+0xaba>
 800c090:	9b00      	ldr	r3, [sp, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	bfcc      	ite	gt
 800c096:	461e      	movgt	r6, r3
 800c098:	2601      	movle	r6, #1
 800c09a:	4456      	add	r6, sl
 800c09c:	2700      	movs	r7, #0
 800c09e:	4649      	mov	r1, r9
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	4658      	mov	r0, fp
 800c0a4:	f000 fef0 	bl	800ce88 <__lshift>
 800c0a8:	4621      	mov	r1, r4
 800c0aa:	4681      	mov	r9, r0
 800c0ac:	f000 ff58 	bl	800cf60 <__mcmp>
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	dcb0      	bgt.n	800c016 <_dtoa_r+0xa5e>
 800c0b4:	d102      	bne.n	800c0bc <_dtoa_r+0xb04>
 800c0b6:	f018 0f01 	tst.w	r8, #1
 800c0ba:	d1ac      	bne.n	800c016 <_dtoa_r+0xa5e>
 800c0bc:	4633      	mov	r3, r6
 800c0be:	461e      	mov	r6, r3
 800c0c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0c4:	2a30      	cmp	r2, #48	@ 0x30
 800c0c6:	d0fa      	beq.n	800c0be <_dtoa_r+0xb06>
 800c0c8:	e5c2      	b.n	800bc50 <_dtoa_r+0x698>
 800c0ca:	459a      	cmp	sl, r3
 800c0cc:	d1a4      	bne.n	800c018 <_dtoa_r+0xa60>
 800c0ce:	9b04      	ldr	r3, [sp, #16]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	9304      	str	r3, [sp, #16]
 800c0d4:	2331      	movs	r3, #49	@ 0x31
 800c0d6:	f88a 3000 	strb.w	r3, [sl]
 800c0da:	e5b9      	b.n	800bc50 <_dtoa_r+0x698>
 800c0dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c0de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c13c <_dtoa_r+0xb84>
 800c0e2:	b11b      	cbz	r3, 800c0ec <_dtoa_r+0xb34>
 800c0e4:	f10a 0308 	add.w	r3, sl, #8
 800c0e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c0ea:	6013      	str	r3, [r2, #0]
 800c0ec:	4650      	mov	r0, sl
 800c0ee:	b019      	add	sp, #100	@ 0x64
 800c0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	f77f ae37 	ble.w	800bd6a <_dtoa_r+0x7b2>
 800c0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800c100:	2001      	movs	r0, #1
 800c102:	e655      	b.n	800bdb0 <_dtoa_r+0x7f8>
 800c104:	9b00      	ldr	r3, [sp, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	f77f aed6 	ble.w	800beb8 <_dtoa_r+0x900>
 800c10c:	4656      	mov	r6, sl
 800c10e:	4621      	mov	r1, r4
 800c110:	4648      	mov	r0, r9
 800c112:	f7ff f9c9 	bl	800b4a8 <quorem>
 800c116:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c11a:	f806 8b01 	strb.w	r8, [r6], #1
 800c11e:	9b00      	ldr	r3, [sp, #0]
 800c120:	eba6 020a 	sub.w	r2, r6, sl
 800c124:	4293      	cmp	r3, r2
 800c126:	ddb3      	ble.n	800c090 <_dtoa_r+0xad8>
 800c128:	4649      	mov	r1, r9
 800c12a:	2300      	movs	r3, #0
 800c12c:	220a      	movs	r2, #10
 800c12e:	4658      	mov	r0, fp
 800c130:	f000 fcb4 	bl	800ca9c <__multadd>
 800c134:	4681      	mov	r9, r0
 800c136:	e7ea      	b.n	800c10e <_dtoa_r+0xb56>
 800c138:	0800ef49 	.word	0x0800ef49
 800c13c:	0800eecd 	.word	0x0800eecd

0800c140 <_free_r>:
 800c140:	b538      	push	{r3, r4, r5, lr}
 800c142:	4605      	mov	r5, r0
 800c144:	2900      	cmp	r1, #0
 800c146:	d041      	beq.n	800c1cc <_free_r+0x8c>
 800c148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c14c:	1f0c      	subs	r4, r1, #4
 800c14e:	2b00      	cmp	r3, #0
 800c150:	bfb8      	it	lt
 800c152:	18e4      	addlt	r4, r4, r3
 800c154:	f000 fc34 	bl	800c9c0 <__malloc_lock>
 800c158:	4a1d      	ldr	r2, [pc, #116]	@ (800c1d0 <_free_r+0x90>)
 800c15a:	6813      	ldr	r3, [r2, #0]
 800c15c:	b933      	cbnz	r3, 800c16c <_free_r+0x2c>
 800c15e:	6063      	str	r3, [r4, #4]
 800c160:	6014      	str	r4, [r2, #0]
 800c162:	4628      	mov	r0, r5
 800c164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c168:	f000 bc30 	b.w	800c9cc <__malloc_unlock>
 800c16c:	42a3      	cmp	r3, r4
 800c16e:	d908      	bls.n	800c182 <_free_r+0x42>
 800c170:	6820      	ldr	r0, [r4, #0]
 800c172:	1821      	adds	r1, r4, r0
 800c174:	428b      	cmp	r3, r1
 800c176:	bf01      	itttt	eq
 800c178:	6819      	ldreq	r1, [r3, #0]
 800c17a:	685b      	ldreq	r3, [r3, #4]
 800c17c:	1809      	addeq	r1, r1, r0
 800c17e:	6021      	streq	r1, [r4, #0]
 800c180:	e7ed      	b.n	800c15e <_free_r+0x1e>
 800c182:	461a      	mov	r2, r3
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	b10b      	cbz	r3, 800c18c <_free_r+0x4c>
 800c188:	42a3      	cmp	r3, r4
 800c18a:	d9fa      	bls.n	800c182 <_free_r+0x42>
 800c18c:	6811      	ldr	r1, [r2, #0]
 800c18e:	1850      	adds	r0, r2, r1
 800c190:	42a0      	cmp	r0, r4
 800c192:	d10b      	bne.n	800c1ac <_free_r+0x6c>
 800c194:	6820      	ldr	r0, [r4, #0]
 800c196:	4401      	add	r1, r0
 800c198:	1850      	adds	r0, r2, r1
 800c19a:	4283      	cmp	r3, r0
 800c19c:	6011      	str	r1, [r2, #0]
 800c19e:	d1e0      	bne.n	800c162 <_free_r+0x22>
 800c1a0:	6818      	ldr	r0, [r3, #0]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	6053      	str	r3, [r2, #4]
 800c1a6:	4408      	add	r0, r1
 800c1a8:	6010      	str	r0, [r2, #0]
 800c1aa:	e7da      	b.n	800c162 <_free_r+0x22>
 800c1ac:	d902      	bls.n	800c1b4 <_free_r+0x74>
 800c1ae:	230c      	movs	r3, #12
 800c1b0:	602b      	str	r3, [r5, #0]
 800c1b2:	e7d6      	b.n	800c162 <_free_r+0x22>
 800c1b4:	6820      	ldr	r0, [r4, #0]
 800c1b6:	1821      	adds	r1, r4, r0
 800c1b8:	428b      	cmp	r3, r1
 800c1ba:	bf04      	itt	eq
 800c1bc:	6819      	ldreq	r1, [r3, #0]
 800c1be:	685b      	ldreq	r3, [r3, #4]
 800c1c0:	6063      	str	r3, [r4, #4]
 800c1c2:	bf04      	itt	eq
 800c1c4:	1809      	addeq	r1, r1, r0
 800c1c6:	6021      	streq	r1, [r4, #0]
 800c1c8:	6054      	str	r4, [r2, #4]
 800c1ca:	e7ca      	b.n	800c162 <_free_r+0x22>
 800c1cc:	bd38      	pop	{r3, r4, r5, pc}
 800c1ce:	bf00      	nop
 800c1d0:	200010fc 	.word	0x200010fc

0800c1d4 <rshift>:
 800c1d4:	6903      	ldr	r3, [r0, #16]
 800c1d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1e2:	f100 0414 	add.w	r4, r0, #20
 800c1e6:	dd45      	ble.n	800c274 <rshift+0xa0>
 800c1e8:	f011 011f 	ands.w	r1, r1, #31
 800c1ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c1f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c1f4:	d10c      	bne.n	800c210 <rshift+0x3c>
 800c1f6:	f100 0710 	add.w	r7, r0, #16
 800c1fa:	4629      	mov	r1, r5
 800c1fc:	42b1      	cmp	r1, r6
 800c1fe:	d334      	bcc.n	800c26a <rshift+0x96>
 800c200:	1a9b      	subs	r3, r3, r2
 800c202:	009b      	lsls	r3, r3, #2
 800c204:	1eea      	subs	r2, r5, #3
 800c206:	4296      	cmp	r6, r2
 800c208:	bf38      	it	cc
 800c20a:	2300      	movcc	r3, #0
 800c20c:	4423      	add	r3, r4
 800c20e:	e015      	b.n	800c23c <rshift+0x68>
 800c210:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c214:	f1c1 0820 	rsb	r8, r1, #32
 800c218:	40cf      	lsrs	r7, r1
 800c21a:	f105 0e04 	add.w	lr, r5, #4
 800c21e:	46a1      	mov	r9, r4
 800c220:	4576      	cmp	r6, lr
 800c222:	46f4      	mov	ip, lr
 800c224:	d815      	bhi.n	800c252 <rshift+0x7e>
 800c226:	1a9a      	subs	r2, r3, r2
 800c228:	0092      	lsls	r2, r2, #2
 800c22a:	3a04      	subs	r2, #4
 800c22c:	3501      	adds	r5, #1
 800c22e:	42ae      	cmp	r6, r5
 800c230:	bf38      	it	cc
 800c232:	2200      	movcc	r2, #0
 800c234:	18a3      	adds	r3, r4, r2
 800c236:	50a7      	str	r7, [r4, r2]
 800c238:	b107      	cbz	r7, 800c23c <rshift+0x68>
 800c23a:	3304      	adds	r3, #4
 800c23c:	1b1a      	subs	r2, r3, r4
 800c23e:	42a3      	cmp	r3, r4
 800c240:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c244:	bf08      	it	eq
 800c246:	2300      	moveq	r3, #0
 800c248:	6102      	str	r2, [r0, #16]
 800c24a:	bf08      	it	eq
 800c24c:	6143      	streq	r3, [r0, #20]
 800c24e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c252:	f8dc c000 	ldr.w	ip, [ip]
 800c256:	fa0c fc08 	lsl.w	ip, ip, r8
 800c25a:	ea4c 0707 	orr.w	r7, ip, r7
 800c25e:	f849 7b04 	str.w	r7, [r9], #4
 800c262:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c266:	40cf      	lsrs	r7, r1
 800c268:	e7da      	b.n	800c220 <rshift+0x4c>
 800c26a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c26e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c272:	e7c3      	b.n	800c1fc <rshift+0x28>
 800c274:	4623      	mov	r3, r4
 800c276:	e7e1      	b.n	800c23c <rshift+0x68>

0800c278 <__hexdig_fun>:
 800c278:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c27c:	2b09      	cmp	r3, #9
 800c27e:	d802      	bhi.n	800c286 <__hexdig_fun+0xe>
 800c280:	3820      	subs	r0, #32
 800c282:	b2c0      	uxtb	r0, r0
 800c284:	4770      	bx	lr
 800c286:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c28a:	2b05      	cmp	r3, #5
 800c28c:	d801      	bhi.n	800c292 <__hexdig_fun+0x1a>
 800c28e:	3847      	subs	r0, #71	@ 0x47
 800c290:	e7f7      	b.n	800c282 <__hexdig_fun+0xa>
 800c292:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c296:	2b05      	cmp	r3, #5
 800c298:	d801      	bhi.n	800c29e <__hexdig_fun+0x26>
 800c29a:	3827      	subs	r0, #39	@ 0x27
 800c29c:	e7f1      	b.n	800c282 <__hexdig_fun+0xa>
 800c29e:	2000      	movs	r0, #0
 800c2a0:	4770      	bx	lr
	...

0800c2a4 <__gethex>:
 800c2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2a8:	b085      	sub	sp, #20
 800c2aa:	468a      	mov	sl, r1
 800c2ac:	9302      	str	r3, [sp, #8]
 800c2ae:	680b      	ldr	r3, [r1, #0]
 800c2b0:	9001      	str	r0, [sp, #4]
 800c2b2:	4690      	mov	r8, r2
 800c2b4:	1c9c      	adds	r4, r3, #2
 800c2b6:	46a1      	mov	r9, r4
 800c2b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c2bc:	2830      	cmp	r0, #48	@ 0x30
 800c2be:	d0fa      	beq.n	800c2b6 <__gethex+0x12>
 800c2c0:	eba9 0303 	sub.w	r3, r9, r3
 800c2c4:	f1a3 0b02 	sub.w	fp, r3, #2
 800c2c8:	f7ff ffd6 	bl	800c278 <__hexdig_fun>
 800c2cc:	4605      	mov	r5, r0
 800c2ce:	2800      	cmp	r0, #0
 800c2d0:	d168      	bne.n	800c3a4 <__gethex+0x100>
 800c2d2:	49a0      	ldr	r1, [pc, #640]	@ (800c554 <__gethex+0x2b0>)
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	4648      	mov	r0, r9
 800c2d8:	f7ff f82a 	bl	800b330 <strncmp>
 800c2dc:	4607      	mov	r7, r0
 800c2de:	2800      	cmp	r0, #0
 800c2e0:	d167      	bne.n	800c3b2 <__gethex+0x10e>
 800c2e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c2e6:	4626      	mov	r6, r4
 800c2e8:	f7ff ffc6 	bl	800c278 <__hexdig_fun>
 800c2ec:	2800      	cmp	r0, #0
 800c2ee:	d062      	beq.n	800c3b6 <__gethex+0x112>
 800c2f0:	4623      	mov	r3, r4
 800c2f2:	7818      	ldrb	r0, [r3, #0]
 800c2f4:	2830      	cmp	r0, #48	@ 0x30
 800c2f6:	4699      	mov	r9, r3
 800c2f8:	f103 0301 	add.w	r3, r3, #1
 800c2fc:	d0f9      	beq.n	800c2f2 <__gethex+0x4e>
 800c2fe:	f7ff ffbb 	bl	800c278 <__hexdig_fun>
 800c302:	fab0 f580 	clz	r5, r0
 800c306:	096d      	lsrs	r5, r5, #5
 800c308:	f04f 0b01 	mov.w	fp, #1
 800c30c:	464a      	mov	r2, r9
 800c30e:	4616      	mov	r6, r2
 800c310:	3201      	adds	r2, #1
 800c312:	7830      	ldrb	r0, [r6, #0]
 800c314:	f7ff ffb0 	bl	800c278 <__hexdig_fun>
 800c318:	2800      	cmp	r0, #0
 800c31a:	d1f8      	bne.n	800c30e <__gethex+0x6a>
 800c31c:	498d      	ldr	r1, [pc, #564]	@ (800c554 <__gethex+0x2b0>)
 800c31e:	2201      	movs	r2, #1
 800c320:	4630      	mov	r0, r6
 800c322:	f7ff f805 	bl	800b330 <strncmp>
 800c326:	2800      	cmp	r0, #0
 800c328:	d13f      	bne.n	800c3aa <__gethex+0x106>
 800c32a:	b944      	cbnz	r4, 800c33e <__gethex+0x9a>
 800c32c:	1c74      	adds	r4, r6, #1
 800c32e:	4622      	mov	r2, r4
 800c330:	4616      	mov	r6, r2
 800c332:	3201      	adds	r2, #1
 800c334:	7830      	ldrb	r0, [r6, #0]
 800c336:	f7ff ff9f 	bl	800c278 <__hexdig_fun>
 800c33a:	2800      	cmp	r0, #0
 800c33c:	d1f8      	bne.n	800c330 <__gethex+0x8c>
 800c33e:	1ba4      	subs	r4, r4, r6
 800c340:	00a7      	lsls	r7, r4, #2
 800c342:	7833      	ldrb	r3, [r6, #0]
 800c344:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c348:	2b50      	cmp	r3, #80	@ 0x50
 800c34a:	d13e      	bne.n	800c3ca <__gethex+0x126>
 800c34c:	7873      	ldrb	r3, [r6, #1]
 800c34e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c350:	d033      	beq.n	800c3ba <__gethex+0x116>
 800c352:	2b2d      	cmp	r3, #45	@ 0x2d
 800c354:	d034      	beq.n	800c3c0 <__gethex+0x11c>
 800c356:	1c71      	adds	r1, r6, #1
 800c358:	2400      	movs	r4, #0
 800c35a:	7808      	ldrb	r0, [r1, #0]
 800c35c:	f7ff ff8c 	bl	800c278 <__hexdig_fun>
 800c360:	1e43      	subs	r3, r0, #1
 800c362:	b2db      	uxtb	r3, r3
 800c364:	2b18      	cmp	r3, #24
 800c366:	d830      	bhi.n	800c3ca <__gethex+0x126>
 800c368:	f1a0 0210 	sub.w	r2, r0, #16
 800c36c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c370:	f7ff ff82 	bl	800c278 <__hexdig_fun>
 800c374:	f100 3cff 	add.w	ip, r0, #4294967295
 800c378:	fa5f fc8c 	uxtb.w	ip, ip
 800c37c:	f1bc 0f18 	cmp.w	ip, #24
 800c380:	f04f 030a 	mov.w	r3, #10
 800c384:	d91e      	bls.n	800c3c4 <__gethex+0x120>
 800c386:	b104      	cbz	r4, 800c38a <__gethex+0xe6>
 800c388:	4252      	negs	r2, r2
 800c38a:	4417      	add	r7, r2
 800c38c:	f8ca 1000 	str.w	r1, [sl]
 800c390:	b1ed      	cbz	r5, 800c3ce <__gethex+0x12a>
 800c392:	f1bb 0f00 	cmp.w	fp, #0
 800c396:	bf0c      	ite	eq
 800c398:	2506      	moveq	r5, #6
 800c39a:	2500      	movne	r5, #0
 800c39c:	4628      	mov	r0, r5
 800c39e:	b005      	add	sp, #20
 800c3a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a4:	2500      	movs	r5, #0
 800c3a6:	462c      	mov	r4, r5
 800c3a8:	e7b0      	b.n	800c30c <__gethex+0x68>
 800c3aa:	2c00      	cmp	r4, #0
 800c3ac:	d1c7      	bne.n	800c33e <__gethex+0x9a>
 800c3ae:	4627      	mov	r7, r4
 800c3b0:	e7c7      	b.n	800c342 <__gethex+0x9e>
 800c3b2:	464e      	mov	r6, r9
 800c3b4:	462f      	mov	r7, r5
 800c3b6:	2501      	movs	r5, #1
 800c3b8:	e7c3      	b.n	800c342 <__gethex+0x9e>
 800c3ba:	2400      	movs	r4, #0
 800c3bc:	1cb1      	adds	r1, r6, #2
 800c3be:	e7cc      	b.n	800c35a <__gethex+0xb6>
 800c3c0:	2401      	movs	r4, #1
 800c3c2:	e7fb      	b.n	800c3bc <__gethex+0x118>
 800c3c4:	fb03 0002 	mla	r0, r3, r2, r0
 800c3c8:	e7ce      	b.n	800c368 <__gethex+0xc4>
 800c3ca:	4631      	mov	r1, r6
 800c3cc:	e7de      	b.n	800c38c <__gethex+0xe8>
 800c3ce:	eba6 0309 	sub.w	r3, r6, r9
 800c3d2:	3b01      	subs	r3, #1
 800c3d4:	4629      	mov	r1, r5
 800c3d6:	2b07      	cmp	r3, #7
 800c3d8:	dc0a      	bgt.n	800c3f0 <__gethex+0x14c>
 800c3da:	9801      	ldr	r0, [sp, #4]
 800c3dc:	f000 fafc 	bl	800c9d8 <_Balloc>
 800c3e0:	4604      	mov	r4, r0
 800c3e2:	b940      	cbnz	r0, 800c3f6 <__gethex+0x152>
 800c3e4:	4b5c      	ldr	r3, [pc, #368]	@ (800c558 <__gethex+0x2b4>)
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	21e4      	movs	r1, #228	@ 0xe4
 800c3ea:	485c      	ldr	r0, [pc, #368]	@ (800c55c <__gethex+0x2b8>)
 800c3ec:	f001 f9e0 	bl	800d7b0 <__assert_func>
 800c3f0:	3101      	adds	r1, #1
 800c3f2:	105b      	asrs	r3, r3, #1
 800c3f4:	e7ef      	b.n	800c3d6 <__gethex+0x132>
 800c3f6:	f100 0a14 	add.w	sl, r0, #20
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	4655      	mov	r5, sl
 800c3fe:	469b      	mov	fp, r3
 800c400:	45b1      	cmp	r9, r6
 800c402:	d337      	bcc.n	800c474 <__gethex+0x1d0>
 800c404:	f845 bb04 	str.w	fp, [r5], #4
 800c408:	eba5 050a 	sub.w	r5, r5, sl
 800c40c:	10ad      	asrs	r5, r5, #2
 800c40e:	6125      	str	r5, [r4, #16]
 800c410:	4658      	mov	r0, fp
 800c412:	f000 fbd3 	bl	800cbbc <__hi0bits>
 800c416:	016d      	lsls	r5, r5, #5
 800c418:	f8d8 6000 	ldr.w	r6, [r8]
 800c41c:	1a2d      	subs	r5, r5, r0
 800c41e:	42b5      	cmp	r5, r6
 800c420:	dd54      	ble.n	800c4cc <__gethex+0x228>
 800c422:	1bad      	subs	r5, r5, r6
 800c424:	4629      	mov	r1, r5
 800c426:	4620      	mov	r0, r4
 800c428:	f000 ff67 	bl	800d2fa <__any_on>
 800c42c:	4681      	mov	r9, r0
 800c42e:	b178      	cbz	r0, 800c450 <__gethex+0x1ac>
 800c430:	1e6b      	subs	r3, r5, #1
 800c432:	1159      	asrs	r1, r3, #5
 800c434:	f003 021f 	and.w	r2, r3, #31
 800c438:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c43c:	f04f 0901 	mov.w	r9, #1
 800c440:	fa09 f202 	lsl.w	r2, r9, r2
 800c444:	420a      	tst	r2, r1
 800c446:	d003      	beq.n	800c450 <__gethex+0x1ac>
 800c448:	454b      	cmp	r3, r9
 800c44a:	dc36      	bgt.n	800c4ba <__gethex+0x216>
 800c44c:	f04f 0902 	mov.w	r9, #2
 800c450:	4629      	mov	r1, r5
 800c452:	4620      	mov	r0, r4
 800c454:	f7ff febe 	bl	800c1d4 <rshift>
 800c458:	442f      	add	r7, r5
 800c45a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c45e:	42bb      	cmp	r3, r7
 800c460:	da42      	bge.n	800c4e8 <__gethex+0x244>
 800c462:	9801      	ldr	r0, [sp, #4]
 800c464:	4621      	mov	r1, r4
 800c466:	f000 faf7 	bl	800ca58 <_Bfree>
 800c46a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c46c:	2300      	movs	r3, #0
 800c46e:	6013      	str	r3, [r2, #0]
 800c470:	25a3      	movs	r5, #163	@ 0xa3
 800c472:	e793      	b.n	800c39c <__gethex+0xf8>
 800c474:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c478:	2a2e      	cmp	r2, #46	@ 0x2e
 800c47a:	d012      	beq.n	800c4a2 <__gethex+0x1fe>
 800c47c:	2b20      	cmp	r3, #32
 800c47e:	d104      	bne.n	800c48a <__gethex+0x1e6>
 800c480:	f845 bb04 	str.w	fp, [r5], #4
 800c484:	f04f 0b00 	mov.w	fp, #0
 800c488:	465b      	mov	r3, fp
 800c48a:	7830      	ldrb	r0, [r6, #0]
 800c48c:	9303      	str	r3, [sp, #12]
 800c48e:	f7ff fef3 	bl	800c278 <__hexdig_fun>
 800c492:	9b03      	ldr	r3, [sp, #12]
 800c494:	f000 000f 	and.w	r0, r0, #15
 800c498:	4098      	lsls	r0, r3
 800c49a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c49e:	3304      	adds	r3, #4
 800c4a0:	e7ae      	b.n	800c400 <__gethex+0x15c>
 800c4a2:	45b1      	cmp	r9, r6
 800c4a4:	d8ea      	bhi.n	800c47c <__gethex+0x1d8>
 800c4a6:	492b      	ldr	r1, [pc, #172]	@ (800c554 <__gethex+0x2b0>)
 800c4a8:	9303      	str	r3, [sp, #12]
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	4630      	mov	r0, r6
 800c4ae:	f7fe ff3f 	bl	800b330 <strncmp>
 800c4b2:	9b03      	ldr	r3, [sp, #12]
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	d1e1      	bne.n	800c47c <__gethex+0x1d8>
 800c4b8:	e7a2      	b.n	800c400 <__gethex+0x15c>
 800c4ba:	1ea9      	subs	r1, r5, #2
 800c4bc:	4620      	mov	r0, r4
 800c4be:	f000 ff1c 	bl	800d2fa <__any_on>
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d0c2      	beq.n	800c44c <__gethex+0x1a8>
 800c4c6:	f04f 0903 	mov.w	r9, #3
 800c4ca:	e7c1      	b.n	800c450 <__gethex+0x1ac>
 800c4cc:	da09      	bge.n	800c4e2 <__gethex+0x23e>
 800c4ce:	1b75      	subs	r5, r6, r5
 800c4d0:	4621      	mov	r1, r4
 800c4d2:	9801      	ldr	r0, [sp, #4]
 800c4d4:	462a      	mov	r2, r5
 800c4d6:	f000 fcd7 	bl	800ce88 <__lshift>
 800c4da:	1b7f      	subs	r7, r7, r5
 800c4dc:	4604      	mov	r4, r0
 800c4de:	f100 0a14 	add.w	sl, r0, #20
 800c4e2:	f04f 0900 	mov.w	r9, #0
 800c4e6:	e7b8      	b.n	800c45a <__gethex+0x1b6>
 800c4e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c4ec:	42bd      	cmp	r5, r7
 800c4ee:	dd6f      	ble.n	800c5d0 <__gethex+0x32c>
 800c4f0:	1bed      	subs	r5, r5, r7
 800c4f2:	42ae      	cmp	r6, r5
 800c4f4:	dc34      	bgt.n	800c560 <__gethex+0x2bc>
 800c4f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c4fa:	2b02      	cmp	r3, #2
 800c4fc:	d022      	beq.n	800c544 <__gethex+0x2a0>
 800c4fe:	2b03      	cmp	r3, #3
 800c500:	d024      	beq.n	800c54c <__gethex+0x2a8>
 800c502:	2b01      	cmp	r3, #1
 800c504:	d115      	bne.n	800c532 <__gethex+0x28e>
 800c506:	42ae      	cmp	r6, r5
 800c508:	d113      	bne.n	800c532 <__gethex+0x28e>
 800c50a:	2e01      	cmp	r6, #1
 800c50c:	d10b      	bne.n	800c526 <__gethex+0x282>
 800c50e:	9a02      	ldr	r2, [sp, #8]
 800c510:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c514:	6013      	str	r3, [r2, #0]
 800c516:	2301      	movs	r3, #1
 800c518:	6123      	str	r3, [r4, #16]
 800c51a:	f8ca 3000 	str.w	r3, [sl]
 800c51e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c520:	2562      	movs	r5, #98	@ 0x62
 800c522:	601c      	str	r4, [r3, #0]
 800c524:	e73a      	b.n	800c39c <__gethex+0xf8>
 800c526:	1e71      	subs	r1, r6, #1
 800c528:	4620      	mov	r0, r4
 800c52a:	f000 fee6 	bl	800d2fa <__any_on>
 800c52e:	2800      	cmp	r0, #0
 800c530:	d1ed      	bne.n	800c50e <__gethex+0x26a>
 800c532:	9801      	ldr	r0, [sp, #4]
 800c534:	4621      	mov	r1, r4
 800c536:	f000 fa8f 	bl	800ca58 <_Bfree>
 800c53a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c53c:	2300      	movs	r3, #0
 800c53e:	6013      	str	r3, [r2, #0]
 800c540:	2550      	movs	r5, #80	@ 0x50
 800c542:	e72b      	b.n	800c39c <__gethex+0xf8>
 800c544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c546:	2b00      	cmp	r3, #0
 800c548:	d1f3      	bne.n	800c532 <__gethex+0x28e>
 800c54a:	e7e0      	b.n	800c50e <__gethex+0x26a>
 800c54c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1dd      	bne.n	800c50e <__gethex+0x26a>
 800c552:	e7ee      	b.n	800c532 <__gethex+0x28e>
 800c554:	0800ed3c 	.word	0x0800ed3c
 800c558:	0800ef49 	.word	0x0800ef49
 800c55c:	0800ef5a 	.word	0x0800ef5a
 800c560:	1e6f      	subs	r7, r5, #1
 800c562:	f1b9 0f00 	cmp.w	r9, #0
 800c566:	d130      	bne.n	800c5ca <__gethex+0x326>
 800c568:	b127      	cbz	r7, 800c574 <__gethex+0x2d0>
 800c56a:	4639      	mov	r1, r7
 800c56c:	4620      	mov	r0, r4
 800c56e:	f000 fec4 	bl	800d2fa <__any_on>
 800c572:	4681      	mov	r9, r0
 800c574:	117a      	asrs	r2, r7, #5
 800c576:	2301      	movs	r3, #1
 800c578:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c57c:	f007 071f 	and.w	r7, r7, #31
 800c580:	40bb      	lsls	r3, r7
 800c582:	4213      	tst	r3, r2
 800c584:	4629      	mov	r1, r5
 800c586:	4620      	mov	r0, r4
 800c588:	bf18      	it	ne
 800c58a:	f049 0902 	orrne.w	r9, r9, #2
 800c58e:	f7ff fe21 	bl	800c1d4 <rshift>
 800c592:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c596:	1b76      	subs	r6, r6, r5
 800c598:	2502      	movs	r5, #2
 800c59a:	f1b9 0f00 	cmp.w	r9, #0
 800c59e:	d047      	beq.n	800c630 <__gethex+0x38c>
 800c5a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c5a4:	2b02      	cmp	r3, #2
 800c5a6:	d015      	beq.n	800c5d4 <__gethex+0x330>
 800c5a8:	2b03      	cmp	r3, #3
 800c5aa:	d017      	beq.n	800c5dc <__gethex+0x338>
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d109      	bne.n	800c5c4 <__gethex+0x320>
 800c5b0:	f019 0f02 	tst.w	r9, #2
 800c5b4:	d006      	beq.n	800c5c4 <__gethex+0x320>
 800c5b6:	f8da 3000 	ldr.w	r3, [sl]
 800c5ba:	ea49 0903 	orr.w	r9, r9, r3
 800c5be:	f019 0f01 	tst.w	r9, #1
 800c5c2:	d10e      	bne.n	800c5e2 <__gethex+0x33e>
 800c5c4:	f045 0510 	orr.w	r5, r5, #16
 800c5c8:	e032      	b.n	800c630 <__gethex+0x38c>
 800c5ca:	f04f 0901 	mov.w	r9, #1
 800c5ce:	e7d1      	b.n	800c574 <__gethex+0x2d0>
 800c5d0:	2501      	movs	r5, #1
 800c5d2:	e7e2      	b.n	800c59a <__gethex+0x2f6>
 800c5d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5d6:	f1c3 0301 	rsb	r3, r3, #1
 800c5da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d0f0      	beq.n	800c5c4 <__gethex+0x320>
 800c5e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c5e6:	f104 0314 	add.w	r3, r4, #20
 800c5ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c5ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c5f2:	f04f 0c00 	mov.w	ip, #0
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c600:	d01b      	beq.n	800c63a <__gethex+0x396>
 800c602:	3201      	adds	r2, #1
 800c604:	6002      	str	r2, [r0, #0]
 800c606:	2d02      	cmp	r5, #2
 800c608:	f104 0314 	add.w	r3, r4, #20
 800c60c:	d13c      	bne.n	800c688 <__gethex+0x3e4>
 800c60e:	f8d8 2000 	ldr.w	r2, [r8]
 800c612:	3a01      	subs	r2, #1
 800c614:	42b2      	cmp	r2, r6
 800c616:	d109      	bne.n	800c62c <__gethex+0x388>
 800c618:	1171      	asrs	r1, r6, #5
 800c61a:	2201      	movs	r2, #1
 800c61c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c620:	f006 061f 	and.w	r6, r6, #31
 800c624:	fa02 f606 	lsl.w	r6, r2, r6
 800c628:	421e      	tst	r6, r3
 800c62a:	d13a      	bne.n	800c6a2 <__gethex+0x3fe>
 800c62c:	f045 0520 	orr.w	r5, r5, #32
 800c630:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c632:	601c      	str	r4, [r3, #0]
 800c634:	9b02      	ldr	r3, [sp, #8]
 800c636:	601f      	str	r7, [r3, #0]
 800c638:	e6b0      	b.n	800c39c <__gethex+0xf8>
 800c63a:	4299      	cmp	r1, r3
 800c63c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c640:	d8d9      	bhi.n	800c5f6 <__gethex+0x352>
 800c642:	68a3      	ldr	r3, [r4, #8]
 800c644:	459b      	cmp	fp, r3
 800c646:	db17      	blt.n	800c678 <__gethex+0x3d4>
 800c648:	6861      	ldr	r1, [r4, #4]
 800c64a:	9801      	ldr	r0, [sp, #4]
 800c64c:	3101      	adds	r1, #1
 800c64e:	f000 f9c3 	bl	800c9d8 <_Balloc>
 800c652:	4681      	mov	r9, r0
 800c654:	b918      	cbnz	r0, 800c65e <__gethex+0x3ba>
 800c656:	4b1a      	ldr	r3, [pc, #104]	@ (800c6c0 <__gethex+0x41c>)
 800c658:	4602      	mov	r2, r0
 800c65a:	2184      	movs	r1, #132	@ 0x84
 800c65c:	e6c5      	b.n	800c3ea <__gethex+0x146>
 800c65e:	6922      	ldr	r2, [r4, #16]
 800c660:	3202      	adds	r2, #2
 800c662:	f104 010c 	add.w	r1, r4, #12
 800c666:	0092      	lsls	r2, r2, #2
 800c668:	300c      	adds	r0, #12
 800c66a:	f7fe ff06 	bl	800b47a <memcpy>
 800c66e:	4621      	mov	r1, r4
 800c670:	9801      	ldr	r0, [sp, #4]
 800c672:	f000 f9f1 	bl	800ca58 <_Bfree>
 800c676:	464c      	mov	r4, r9
 800c678:	6923      	ldr	r3, [r4, #16]
 800c67a:	1c5a      	adds	r2, r3, #1
 800c67c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c680:	6122      	str	r2, [r4, #16]
 800c682:	2201      	movs	r2, #1
 800c684:	615a      	str	r2, [r3, #20]
 800c686:	e7be      	b.n	800c606 <__gethex+0x362>
 800c688:	6922      	ldr	r2, [r4, #16]
 800c68a:	455a      	cmp	r2, fp
 800c68c:	dd0b      	ble.n	800c6a6 <__gethex+0x402>
 800c68e:	2101      	movs	r1, #1
 800c690:	4620      	mov	r0, r4
 800c692:	f7ff fd9f 	bl	800c1d4 <rshift>
 800c696:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c69a:	3701      	adds	r7, #1
 800c69c:	42bb      	cmp	r3, r7
 800c69e:	f6ff aee0 	blt.w	800c462 <__gethex+0x1be>
 800c6a2:	2501      	movs	r5, #1
 800c6a4:	e7c2      	b.n	800c62c <__gethex+0x388>
 800c6a6:	f016 061f 	ands.w	r6, r6, #31
 800c6aa:	d0fa      	beq.n	800c6a2 <__gethex+0x3fe>
 800c6ac:	4453      	add	r3, sl
 800c6ae:	f1c6 0620 	rsb	r6, r6, #32
 800c6b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c6b6:	f000 fa81 	bl	800cbbc <__hi0bits>
 800c6ba:	42b0      	cmp	r0, r6
 800c6bc:	dbe7      	blt.n	800c68e <__gethex+0x3ea>
 800c6be:	e7f0      	b.n	800c6a2 <__gethex+0x3fe>
 800c6c0:	0800ef49 	.word	0x0800ef49

0800c6c4 <L_shift>:
 800c6c4:	f1c2 0208 	rsb	r2, r2, #8
 800c6c8:	0092      	lsls	r2, r2, #2
 800c6ca:	b570      	push	{r4, r5, r6, lr}
 800c6cc:	f1c2 0620 	rsb	r6, r2, #32
 800c6d0:	6843      	ldr	r3, [r0, #4]
 800c6d2:	6804      	ldr	r4, [r0, #0]
 800c6d4:	fa03 f506 	lsl.w	r5, r3, r6
 800c6d8:	432c      	orrs	r4, r5
 800c6da:	40d3      	lsrs	r3, r2
 800c6dc:	6004      	str	r4, [r0, #0]
 800c6de:	f840 3f04 	str.w	r3, [r0, #4]!
 800c6e2:	4288      	cmp	r0, r1
 800c6e4:	d3f4      	bcc.n	800c6d0 <L_shift+0xc>
 800c6e6:	bd70      	pop	{r4, r5, r6, pc}

0800c6e8 <__match>:
 800c6e8:	b530      	push	{r4, r5, lr}
 800c6ea:	6803      	ldr	r3, [r0, #0]
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6f2:	b914      	cbnz	r4, 800c6fa <__match+0x12>
 800c6f4:	6003      	str	r3, [r0, #0]
 800c6f6:	2001      	movs	r0, #1
 800c6f8:	bd30      	pop	{r4, r5, pc}
 800c6fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c702:	2d19      	cmp	r5, #25
 800c704:	bf98      	it	ls
 800c706:	3220      	addls	r2, #32
 800c708:	42a2      	cmp	r2, r4
 800c70a:	d0f0      	beq.n	800c6ee <__match+0x6>
 800c70c:	2000      	movs	r0, #0
 800c70e:	e7f3      	b.n	800c6f8 <__match+0x10>

0800c710 <__hexnan>:
 800c710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c714:	680b      	ldr	r3, [r1, #0]
 800c716:	6801      	ldr	r1, [r0, #0]
 800c718:	115e      	asrs	r6, r3, #5
 800c71a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c71e:	f013 031f 	ands.w	r3, r3, #31
 800c722:	b087      	sub	sp, #28
 800c724:	bf18      	it	ne
 800c726:	3604      	addne	r6, #4
 800c728:	2500      	movs	r5, #0
 800c72a:	1f37      	subs	r7, r6, #4
 800c72c:	4682      	mov	sl, r0
 800c72e:	4690      	mov	r8, r2
 800c730:	9301      	str	r3, [sp, #4]
 800c732:	f846 5c04 	str.w	r5, [r6, #-4]
 800c736:	46b9      	mov	r9, r7
 800c738:	463c      	mov	r4, r7
 800c73a:	9502      	str	r5, [sp, #8]
 800c73c:	46ab      	mov	fp, r5
 800c73e:	784a      	ldrb	r2, [r1, #1]
 800c740:	1c4b      	adds	r3, r1, #1
 800c742:	9303      	str	r3, [sp, #12]
 800c744:	b342      	cbz	r2, 800c798 <__hexnan+0x88>
 800c746:	4610      	mov	r0, r2
 800c748:	9105      	str	r1, [sp, #20]
 800c74a:	9204      	str	r2, [sp, #16]
 800c74c:	f7ff fd94 	bl	800c278 <__hexdig_fun>
 800c750:	2800      	cmp	r0, #0
 800c752:	d151      	bne.n	800c7f8 <__hexnan+0xe8>
 800c754:	9a04      	ldr	r2, [sp, #16]
 800c756:	9905      	ldr	r1, [sp, #20]
 800c758:	2a20      	cmp	r2, #32
 800c75a:	d818      	bhi.n	800c78e <__hexnan+0x7e>
 800c75c:	9b02      	ldr	r3, [sp, #8]
 800c75e:	459b      	cmp	fp, r3
 800c760:	dd13      	ble.n	800c78a <__hexnan+0x7a>
 800c762:	454c      	cmp	r4, r9
 800c764:	d206      	bcs.n	800c774 <__hexnan+0x64>
 800c766:	2d07      	cmp	r5, #7
 800c768:	dc04      	bgt.n	800c774 <__hexnan+0x64>
 800c76a:	462a      	mov	r2, r5
 800c76c:	4649      	mov	r1, r9
 800c76e:	4620      	mov	r0, r4
 800c770:	f7ff ffa8 	bl	800c6c4 <L_shift>
 800c774:	4544      	cmp	r4, r8
 800c776:	d952      	bls.n	800c81e <__hexnan+0x10e>
 800c778:	2300      	movs	r3, #0
 800c77a:	f1a4 0904 	sub.w	r9, r4, #4
 800c77e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c782:	f8cd b008 	str.w	fp, [sp, #8]
 800c786:	464c      	mov	r4, r9
 800c788:	461d      	mov	r5, r3
 800c78a:	9903      	ldr	r1, [sp, #12]
 800c78c:	e7d7      	b.n	800c73e <__hexnan+0x2e>
 800c78e:	2a29      	cmp	r2, #41	@ 0x29
 800c790:	d157      	bne.n	800c842 <__hexnan+0x132>
 800c792:	3102      	adds	r1, #2
 800c794:	f8ca 1000 	str.w	r1, [sl]
 800c798:	f1bb 0f00 	cmp.w	fp, #0
 800c79c:	d051      	beq.n	800c842 <__hexnan+0x132>
 800c79e:	454c      	cmp	r4, r9
 800c7a0:	d206      	bcs.n	800c7b0 <__hexnan+0xa0>
 800c7a2:	2d07      	cmp	r5, #7
 800c7a4:	dc04      	bgt.n	800c7b0 <__hexnan+0xa0>
 800c7a6:	462a      	mov	r2, r5
 800c7a8:	4649      	mov	r1, r9
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	f7ff ff8a 	bl	800c6c4 <L_shift>
 800c7b0:	4544      	cmp	r4, r8
 800c7b2:	d936      	bls.n	800c822 <__hexnan+0x112>
 800c7b4:	f1a8 0204 	sub.w	r2, r8, #4
 800c7b8:	4623      	mov	r3, r4
 800c7ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800c7be:	f842 1f04 	str.w	r1, [r2, #4]!
 800c7c2:	429f      	cmp	r7, r3
 800c7c4:	d2f9      	bcs.n	800c7ba <__hexnan+0xaa>
 800c7c6:	1b3b      	subs	r3, r7, r4
 800c7c8:	f023 0303 	bic.w	r3, r3, #3
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	3401      	adds	r4, #1
 800c7d0:	3e03      	subs	r6, #3
 800c7d2:	42b4      	cmp	r4, r6
 800c7d4:	bf88      	it	hi
 800c7d6:	2304      	movhi	r3, #4
 800c7d8:	4443      	add	r3, r8
 800c7da:	2200      	movs	r2, #0
 800c7dc:	f843 2b04 	str.w	r2, [r3], #4
 800c7e0:	429f      	cmp	r7, r3
 800c7e2:	d2fb      	bcs.n	800c7dc <__hexnan+0xcc>
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	b91b      	cbnz	r3, 800c7f0 <__hexnan+0xe0>
 800c7e8:	4547      	cmp	r7, r8
 800c7ea:	d128      	bne.n	800c83e <__hexnan+0x12e>
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	603b      	str	r3, [r7, #0]
 800c7f0:	2005      	movs	r0, #5
 800c7f2:	b007      	add	sp, #28
 800c7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7f8:	3501      	adds	r5, #1
 800c7fa:	2d08      	cmp	r5, #8
 800c7fc:	f10b 0b01 	add.w	fp, fp, #1
 800c800:	dd06      	ble.n	800c810 <__hexnan+0x100>
 800c802:	4544      	cmp	r4, r8
 800c804:	d9c1      	bls.n	800c78a <__hexnan+0x7a>
 800c806:	2300      	movs	r3, #0
 800c808:	f844 3c04 	str.w	r3, [r4, #-4]
 800c80c:	2501      	movs	r5, #1
 800c80e:	3c04      	subs	r4, #4
 800c810:	6822      	ldr	r2, [r4, #0]
 800c812:	f000 000f 	and.w	r0, r0, #15
 800c816:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c81a:	6020      	str	r0, [r4, #0]
 800c81c:	e7b5      	b.n	800c78a <__hexnan+0x7a>
 800c81e:	2508      	movs	r5, #8
 800c820:	e7b3      	b.n	800c78a <__hexnan+0x7a>
 800c822:	9b01      	ldr	r3, [sp, #4]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d0dd      	beq.n	800c7e4 <__hexnan+0xd4>
 800c828:	f1c3 0320 	rsb	r3, r3, #32
 800c82c:	f04f 32ff 	mov.w	r2, #4294967295
 800c830:	40da      	lsrs	r2, r3
 800c832:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c836:	4013      	ands	r3, r2
 800c838:	f846 3c04 	str.w	r3, [r6, #-4]
 800c83c:	e7d2      	b.n	800c7e4 <__hexnan+0xd4>
 800c83e:	3f04      	subs	r7, #4
 800c840:	e7d0      	b.n	800c7e4 <__hexnan+0xd4>
 800c842:	2004      	movs	r0, #4
 800c844:	e7d5      	b.n	800c7f2 <__hexnan+0xe2>
	...

0800c848 <malloc>:
 800c848:	4b02      	ldr	r3, [pc, #8]	@ (800c854 <malloc+0xc>)
 800c84a:	4601      	mov	r1, r0
 800c84c:	6818      	ldr	r0, [r3, #0]
 800c84e:	f000 b825 	b.w	800c89c <_malloc_r>
 800c852:	bf00      	nop
 800c854:	20000250 	.word	0x20000250

0800c858 <sbrk_aligned>:
 800c858:	b570      	push	{r4, r5, r6, lr}
 800c85a:	4e0f      	ldr	r6, [pc, #60]	@ (800c898 <sbrk_aligned+0x40>)
 800c85c:	460c      	mov	r4, r1
 800c85e:	6831      	ldr	r1, [r6, #0]
 800c860:	4605      	mov	r5, r0
 800c862:	b911      	cbnz	r1, 800c86a <sbrk_aligned+0x12>
 800c864:	f000 ff94 	bl	800d790 <_sbrk_r>
 800c868:	6030      	str	r0, [r6, #0]
 800c86a:	4621      	mov	r1, r4
 800c86c:	4628      	mov	r0, r5
 800c86e:	f000 ff8f 	bl	800d790 <_sbrk_r>
 800c872:	1c43      	adds	r3, r0, #1
 800c874:	d103      	bne.n	800c87e <sbrk_aligned+0x26>
 800c876:	f04f 34ff 	mov.w	r4, #4294967295
 800c87a:	4620      	mov	r0, r4
 800c87c:	bd70      	pop	{r4, r5, r6, pc}
 800c87e:	1cc4      	adds	r4, r0, #3
 800c880:	f024 0403 	bic.w	r4, r4, #3
 800c884:	42a0      	cmp	r0, r4
 800c886:	d0f8      	beq.n	800c87a <sbrk_aligned+0x22>
 800c888:	1a21      	subs	r1, r4, r0
 800c88a:	4628      	mov	r0, r5
 800c88c:	f000 ff80 	bl	800d790 <_sbrk_r>
 800c890:	3001      	adds	r0, #1
 800c892:	d1f2      	bne.n	800c87a <sbrk_aligned+0x22>
 800c894:	e7ef      	b.n	800c876 <sbrk_aligned+0x1e>
 800c896:	bf00      	nop
 800c898:	200010f8 	.word	0x200010f8

0800c89c <_malloc_r>:
 800c89c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8a0:	1ccd      	adds	r5, r1, #3
 800c8a2:	f025 0503 	bic.w	r5, r5, #3
 800c8a6:	3508      	adds	r5, #8
 800c8a8:	2d0c      	cmp	r5, #12
 800c8aa:	bf38      	it	cc
 800c8ac:	250c      	movcc	r5, #12
 800c8ae:	2d00      	cmp	r5, #0
 800c8b0:	4606      	mov	r6, r0
 800c8b2:	db01      	blt.n	800c8b8 <_malloc_r+0x1c>
 800c8b4:	42a9      	cmp	r1, r5
 800c8b6:	d904      	bls.n	800c8c2 <_malloc_r+0x26>
 800c8b8:	230c      	movs	r3, #12
 800c8ba:	6033      	str	r3, [r6, #0]
 800c8bc:	2000      	movs	r0, #0
 800c8be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c998 <_malloc_r+0xfc>
 800c8c6:	f000 f87b 	bl	800c9c0 <__malloc_lock>
 800c8ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c8ce:	461c      	mov	r4, r3
 800c8d0:	bb44      	cbnz	r4, 800c924 <_malloc_r+0x88>
 800c8d2:	4629      	mov	r1, r5
 800c8d4:	4630      	mov	r0, r6
 800c8d6:	f7ff ffbf 	bl	800c858 <sbrk_aligned>
 800c8da:	1c43      	adds	r3, r0, #1
 800c8dc:	4604      	mov	r4, r0
 800c8de:	d158      	bne.n	800c992 <_malloc_r+0xf6>
 800c8e0:	f8d8 4000 	ldr.w	r4, [r8]
 800c8e4:	4627      	mov	r7, r4
 800c8e6:	2f00      	cmp	r7, #0
 800c8e8:	d143      	bne.n	800c972 <_malloc_r+0xd6>
 800c8ea:	2c00      	cmp	r4, #0
 800c8ec:	d04b      	beq.n	800c986 <_malloc_r+0xea>
 800c8ee:	6823      	ldr	r3, [r4, #0]
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	4630      	mov	r0, r6
 800c8f4:	eb04 0903 	add.w	r9, r4, r3
 800c8f8:	f000 ff4a 	bl	800d790 <_sbrk_r>
 800c8fc:	4581      	cmp	r9, r0
 800c8fe:	d142      	bne.n	800c986 <_malloc_r+0xea>
 800c900:	6821      	ldr	r1, [r4, #0]
 800c902:	1a6d      	subs	r5, r5, r1
 800c904:	4629      	mov	r1, r5
 800c906:	4630      	mov	r0, r6
 800c908:	f7ff ffa6 	bl	800c858 <sbrk_aligned>
 800c90c:	3001      	adds	r0, #1
 800c90e:	d03a      	beq.n	800c986 <_malloc_r+0xea>
 800c910:	6823      	ldr	r3, [r4, #0]
 800c912:	442b      	add	r3, r5
 800c914:	6023      	str	r3, [r4, #0]
 800c916:	f8d8 3000 	ldr.w	r3, [r8]
 800c91a:	685a      	ldr	r2, [r3, #4]
 800c91c:	bb62      	cbnz	r2, 800c978 <_malloc_r+0xdc>
 800c91e:	f8c8 7000 	str.w	r7, [r8]
 800c922:	e00f      	b.n	800c944 <_malloc_r+0xa8>
 800c924:	6822      	ldr	r2, [r4, #0]
 800c926:	1b52      	subs	r2, r2, r5
 800c928:	d420      	bmi.n	800c96c <_malloc_r+0xd0>
 800c92a:	2a0b      	cmp	r2, #11
 800c92c:	d917      	bls.n	800c95e <_malloc_r+0xc2>
 800c92e:	1961      	adds	r1, r4, r5
 800c930:	42a3      	cmp	r3, r4
 800c932:	6025      	str	r5, [r4, #0]
 800c934:	bf18      	it	ne
 800c936:	6059      	strne	r1, [r3, #4]
 800c938:	6863      	ldr	r3, [r4, #4]
 800c93a:	bf08      	it	eq
 800c93c:	f8c8 1000 	streq.w	r1, [r8]
 800c940:	5162      	str	r2, [r4, r5]
 800c942:	604b      	str	r3, [r1, #4]
 800c944:	4630      	mov	r0, r6
 800c946:	f000 f841 	bl	800c9cc <__malloc_unlock>
 800c94a:	f104 000b 	add.w	r0, r4, #11
 800c94e:	1d23      	adds	r3, r4, #4
 800c950:	f020 0007 	bic.w	r0, r0, #7
 800c954:	1ac2      	subs	r2, r0, r3
 800c956:	bf1c      	itt	ne
 800c958:	1a1b      	subne	r3, r3, r0
 800c95a:	50a3      	strne	r3, [r4, r2]
 800c95c:	e7af      	b.n	800c8be <_malloc_r+0x22>
 800c95e:	6862      	ldr	r2, [r4, #4]
 800c960:	42a3      	cmp	r3, r4
 800c962:	bf0c      	ite	eq
 800c964:	f8c8 2000 	streq.w	r2, [r8]
 800c968:	605a      	strne	r2, [r3, #4]
 800c96a:	e7eb      	b.n	800c944 <_malloc_r+0xa8>
 800c96c:	4623      	mov	r3, r4
 800c96e:	6864      	ldr	r4, [r4, #4]
 800c970:	e7ae      	b.n	800c8d0 <_malloc_r+0x34>
 800c972:	463c      	mov	r4, r7
 800c974:	687f      	ldr	r7, [r7, #4]
 800c976:	e7b6      	b.n	800c8e6 <_malloc_r+0x4a>
 800c978:	461a      	mov	r2, r3
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	42a3      	cmp	r3, r4
 800c97e:	d1fb      	bne.n	800c978 <_malloc_r+0xdc>
 800c980:	2300      	movs	r3, #0
 800c982:	6053      	str	r3, [r2, #4]
 800c984:	e7de      	b.n	800c944 <_malloc_r+0xa8>
 800c986:	230c      	movs	r3, #12
 800c988:	6033      	str	r3, [r6, #0]
 800c98a:	4630      	mov	r0, r6
 800c98c:	f000 f81e 	bl	800c9cc <__malloc_unlock>
 800c990:	e794      	b.n	800c8bc <_malloc_r+0x20>
 800c992:	6005      	str	r5, [r0, #0]
 800c994:	e7d6      	b.n	800c944 <_malloc_r+0xa8>
 800c996:	bf00      	nop
 800c998:	200010fc 	.word	0x200010fc

0800c99c <__ascii_mbtowc>:
 800c99c:	b082      	sub	sp, #8
 800c99e:	b901      	cbnz	r1, 800c9a2 <__ascii_mbtowc+0x6>
 800c9a0:	a901      	add	r1, sp, #4
 800c9a2:	b142      	cbz	r2, 800c9b6 <__ascii_mbtowc+0x1a>
 800c9a4:	b14b      	cbz	r3, 800c9ba <__ascii_mbtowc+0x1e>
 800c9a6:	7813      	ldrb	r3, [r2, #0]
 800c9a8:	600b      	str	r3, [r1, #0]
 800c9aa:	7812      	ldrb	r2, [r2, #0]
 800c9ac:	1e10      	subs	r0, r2, #0
 800c9ae:	bf18      	it	ne
 800c9b0:	2001      	movne	r0, #1
 800c9b2:	b002      	add	sp, #8
 800c9b4:	4770      	bx	lr
 800c9b6:	4610      	mov	r0, r2
 800c9b8:	e7fb      	b.n	800c9b2 <__ascii_mbtowc+0x16>
 800c9ba:	f06f 0001 	mvn.w	r0, #1
 800c9be:	e7f8      	b.n	800c9b2 <__ascii_mbtowc+0x16>

0800c9c0 <__malloc_lock>:
 800c9c0:	4801      	ldr	r0, [pc, #4]	@ (800c9c8 <__malloc_lock+0x8>)
 800c9c2:	f7fe bd50 	b.w	800b466 <__retarget_lock_acquire_recursive>
 800c9c6:	bf00      	nop
 800c9c8:	200010f4 	.word	0x200010f4

0800c9cc <__malloc_unlock>:
 800c9cc:	4801      	ldr	r0, [pc, #4]	@ (800c9d4 <__malloc_unlock+0x8>)
 800c9ce:	f7fe bd4b 	b.w	800b468 <__retarget_lock_release_recursive>
 800c9d2:	bf00      	nop
 800c9d4:	200010f4 	.word	0x200010f4

0800c9d8 <_Balloc>:
 800c9d8:	b570      	push	{r4, r5, r6, lr}
 800c9da:	69c6      	ldr	r6, [r0, #28]
 800c9dc:	4604      	mov	r4, r0
 800c9de:	460d      	mov	r5, r1
 800c9e0:	b976      	cbnz	r6, 800ca00 <_Balloc+0x28>
 800c9e2:	2010      	movs	r0, #16
 800c9e4:	f7ff ff30 	bl	800c848 <malloc>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	61e0      	str	r0, [r4, #28]
 800c9ec:	b920      	cbnz	r0, 800c9f8 <_Balloc+0x20>
 800c9ee:	4b18      	ldr	r3, [pc, #96]	@ (800ca50 <_Balloc+0x78>)
 800c9f0:	4818      	ldr	r0, [pc, #96]	@ (800ca54 <_Balloc+0x7c>)
 800c9f2:	216b      	movs	r1, #107	@ 0x6b
 800c9f4:	f000 fedc 	bl	800d7b0 <__assert_func>
 800c9f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9fc:	6006      	str	r6, [r0, #0]
 800c9fe:	60c6      	str	r6, [r0, #12]
 800ca00:	69e6      	ldr	r6, [r4, #28]
 800ca02:	68f3      	ldr	r3, [r6, #12]
 800ca04:	b183      	cbz	r3, 800ca28 <_Balloc+0x50>
 800ca06:	69e3      	ldr	r3, [r4, #28]
 800ca08:	68db      	ldr	r3, [r3, #12]
 800ca0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca0e:	b9b8      	cbnz	r0, 800ca40 <_Balloc+0x68>
 800ca10:	2101      	movs	r1, #1
 800ca12:	fa01 f605 	lsl.w	r6, r1, r5
 800ca16:	1d72      	adds	r2, r6, #5
 800ca18:	0092      	lsls	r2, r2, #2
 800ca1a:	4620      	mov	r0, r4
 800ca1c:	f000 fee6 	bl	800d7ec <_calloc_r>
 800ca20:	b160      	cbz	r0, 800ca3c <_Balloc+0x64>
 800ca22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca26:	e00e      	b.n	800ca46 <_Balloc+0x6e>
 800ca28:	2221      	movs	r2, #33	@ 0x21
 800ca2a:	2104      	movs	r1, #4
 800ca2c:	4620      	mov	r0, r4
 800ca2e:	f000 fedd 	bl	800d7ec <_calloc_r>
 800ca32:	69e3      	ldr	r3, [r4, #28]
 800ca34:	60f0      	str	r0, [r6, #12]
 800ca36:	68db      	ldr	r3, [r3, #12]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d1e4      	bne.n	800ca06 <_Balloc+0x2e>
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	bd70      	pop	{r4, r5, r6, pc}
 800ca40:	6802      	ldr	r2, [r0, #0]
 800ca42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca46:	2300      	movs	r3, #0
 800ca48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca4c:	e7f7      	b.n	800ca3e <_Balloc+0x66>
 800ca4e:	bf00      	nop
 800ca50:	0800eeda 	.word	0x0800eeda
 800ca54:	0800efba 	.word	0x0800efba

0800ca58 <_Bfree>:
 800ca58:	b570      	push	{r4, r5, r6, lr}
 800ca5a:	69c6      	ldr	r6, [r0, #28]
 800ca5c:	4605      	mov	r5, r0
 800ca5e:	460c      	mov	r4, r1
 800ca60:	b976      	cbnz	r6, 800ca80 <_Bfree+0x28>
 800ca62:	2010      	movs	r0, #16
 800ca64:	f7ff fef0 	bl	800c848 <malloc>
 800ca68:	4602      	mov	r2, r0
 800ca6a:	61e8      	str	r0, [r5, #28]
 800ca6c:	b920      	cbnz	r0, 800ca78 <_Bfree+0x20>
 800ca6e:	4b09      	ldr	r3, [pc, #36]	@ (800ca94 <_Bfree+0x3c>)
 800ca70:	4809      	ldr	r0, [pc, #36]	@ (800ca98 <_Bfree+0x40>)
 800ca72:	218f      	movs	r1, #143	@ 0x8f
 800ca74:	f000 fe9c 	bl	800d7b0 <__assert_func>
 800ca78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca7c:	6006      	str	r6, [r0, #0]
 800ca7e:	60c6      	str	r6, [r0, #12]
 800ca80:	b13c      	cbz	r4, 800ca92 <_Bfree+0x3a>
 800ca82:	69eb      	ldr	r3, [r5, #28]
 800ca84:	6862      	ldr	r2, [r4, #4]
 800ca86:	68db      	ldr	r3, [r3, #12]
 800ca88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca8c:	6021      	str	r1, [r4, #0]
 800ca8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca92:	bd70      	pop	{r4, r5, r6, pc}
 800ca94:	0800eeda 	.word	0x0800eeda
 800ca98:	0800efba 	.word	0x0800efba

0800ca9c <__multadd>:
 800ca9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caa0:	690d      	ldr	r5, [r1, #16]
 800caa2:	4607      	mov	r7, r0
 800caa4:	460c      	mov	r4, r1
 800caa6:	461e      	mov	r6, r3
 800caa8:	f101 0c14 	add.w	ip, r1, #20
 800caac:	2000      	movs	r0, #0
 800caae:	f8dc 3000 	ldr.w	r3, [ip]
 800cab2:	b299      	uxth	r1, r3
 800cab4:	fb02 6101 	mla	r1, r2, r1, r6
 800cab8:	0c1e      	lsrs	r6, r3, #16
 800caba:	0c0b      	lsrs	r3, r1, #16
 800cabc:	fb02 3306 	mla	r3, r2, r6, r3
 800cac0:	b289      	uxth	r1, r1
 800cac2:	3001      	adds	r0, #1
 800cac4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cac8:	4285      	cmp	r5, r0
 800caca:	f84c 1b04 	str.w	r1, [ip], #4
 800cace:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cad2:	dcec      	bgt.n	800caae <__multadd+0x12>
 800cad4:	b30e      	cbz	r6, 800cb1a <__multadd+0x7e>
 800cad6:	68a3      	ldr	r3, [r4, #8]
 800cad8:	42ab      	cmp	r3, r5
 800cada:	dc19      	bgt.n	800cb10 <__multadd+0x74>
 800cadc:	6861      	ldr	r1, [r4, #4]
 800cade:	4638      	mov	r0, r7
 800cae0:	3101      	adds	r1, #1
 800cae2:	f7ff ff79 	bl	800c9d8 <_Balloc>
 800cae6:	4680      	mov	r8, r0
 800cae8:	b928      	cbnz	r0, 800caf6 <__multadd+0x5a>
 800caea:	4602      	mov	r2, r0
 800caec:	4b0c      	ldr	r3, [pc, #48]	@ (800cb20 <__multadd+0x84>)
 800caee:	480d      	ldr	r0, [pc, #52]	@ (800cb24 <__multadd+0x88>)
 800caf0:	21ba      	movs	r1, #186	@ 0xba
 800caf2:	f000 fe5d 	bl	800d7b0 <__assert_func>
 800caf6:	6922      	ldr	r2, [r4, #16]
 800caf8:	3202      	adds	r2, #2
 800cafa:	f104 010c 	add.w	r1, r4, #12
 800cafe:	0092      	lsls	r2, r2, #2
 800cb00:	300c      	adds	r0, #12
 800cb02:	f7fe fcba 	bl	800b47a <memcpy>
 800cb06:	4621      	mov	r1, r4
 800cb08:	4638      	mov	r0, r7
 800cb0a:	f7ff ffa5 	bl	800ca58 <_Bfree>
 800cb0e:	4644      	mov	r4, r8
 800cb10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb14:	3501      	adds	r5, #1
 800cb16:	615e      	str	r6, [r3, #20]
 800cb18:	6125      	str	r5, [r4, #16]
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb20:	0800ef49 	.word	0x0800ef49
 800cb24:	0800efba 	.word	0x0800efba

0800cb28 <__s2b>:
 800cb28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb2c:	460c      	mov	r4, r1
 800cb2e:	4615      	mov	r5, r2
 800cb30:	461f      	mov	r7, r3
 800cb32:	2209      	movs	r2, #9
 800cb34:	3308      	adds	r3, #8
 800cb36:	4606      	mov	r6, r0
 800cb38:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	2201      	movs	r2, #1
 800cb40:	429a      	cmp	r2, r3
 800cb42:	db09      	blt.n	800cb58 <__s2b+0x30>
 800cb44:	4630      	mov	r0, r6
 800cb46:	f7ff ff47 	bl	800c9d8 <_Balloc>
 800cb4a:	b940      	cbnz	r0, 800cb5e <__s2b+0x36>
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	4b19      	ldr	r3, [pc, #100]	@ (800cbb4 <__s2b+0x8c>)
 800cb50:	4819      	ldr	r0, [pc, #100]	@ (800cbb8 <__s2b+0x90>)
 800cb52:	21d3      	movs	r1, #211	@ 0xd3
 800cb54:	f000 fe2c 	bl	800d7b0 <__assert_func>
 800cb58:	0052      	lsls	r2, r2, #1
 800cb5a:	3101      	adds	r1, #1
 800cb5c:	e7f0      	b.n	800cb40 <__s2b+0x18>
 800cb5e:	9b08      	ldr	r3, [sp, #32]
 800cb60:	6143      	str	r3, [r0, #20]
 800cb62:	2d09      	cmp	r5, #9
 800cb64:	f04f 0301 	mov.w	r3, #1
 800cb68:	6103      	str	r3, [r0, #16]
 800cb6a:	dd16      	ble.n	800cb9a <__s2b+0x72>
 800cb6c:	f104 0909 	add.w	r9, r4, #9
 800cb70:	46c8      	mov	r8, r9
 800cb72:	442c      	add	r4, r5
 800cb74:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cb78:	4601      	mov	r1, r0
 800cb7a:	3b30      	subs	r3, #48	@ 0x30
 800cb7c:	220a      	movs	r2, #10
 800cb7e:	4630      	mov	r0, r6
 800cb80:	f7ff ff8c 	bl	800ca9c <__multadd>
 800cb84:	45a0      	cmp	r8, r4
 800cb86:	d1f5      	bne.n	800cb74 <__s2b+0x4c>
 800cb88:	f1a5 0408 	sub.w	r4, r5, #8
 800cb8c:	444c      	add	r4, r9
 800cb8e:	1b2d      	subs	r5, r5, r4
 800cb90:	1963      	adds	r3, r4, r5
 800cb92:	42bb      	cmp	r3, r7
 800cb94:	db04      	blt.n	800cba0 <__s2b+0x78>
 800cb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb9a:	340a      	adds	r4, #10
 800cb9c:	2509      	movs	r5, #9
 800cb9e:	e7f6      	b.n	800cb8e <__s2b+0x66>
 800cba0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cba4:	4601      	mov	r1, r0
 800cba6:	3b30      	subs	r3, #48	@ 0x30
 800cba8:	220a      	movs	r2, #10
 800cbaa:	4630      	mov	r0, r6
 800cbac:	f7ff ff76 	bl	800ca9c <__multadd>
 800cbb0:	e7ee      	b.n	800cb90 <__s2b+0x68>
 800cbb2:	bf00      	nop
 800cbb4:	0800ef49 	.word	0x0800ef49
 800cbb8:	0800efba 	.word	0x0800efba

0800cbbc <__hi0bits>:
 800cbbc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	bf36      	itet	cc
 800cbc4:	0403      	lslcc	r3, r0, #16
 800cbc6:	2000      	movcs	r0, #0
 800cbc8:	2010      	movcc	r0, #16
 800cbca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbce:	bf3c      	itt	cc
 800cbd0:	021b      	lslcc	r3, r3, #8
 800cbd2:	3008      	addcc	r0, #8
 800cbd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cbd8:	bf3c      	itt	cc
 800cbda:	011b      	lslcc	r3, r3, #4
 800cbdc:	3004      	addcc	r0, #4
 800cbde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbe2:	bf3c      	itt	cc
 800cbe4:	009b      	lslcc	r3, r3, #2
 800cbe6:	3002      	addcc	r0, #2
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	db05      	blt.n	800cbf8 <__hi0bits+0x3c>
 800cbec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cbf0:	f100 0001 	add.w	r0, r0, #1
 800cbf4:	bf08      	it	eq
 800cbf6:	2020      	moveq	r0, #32
 800cbf8:	4770      	bx	lr

0800cbfa <__lo0bits>:
 800cbfa:	6803      	ldr	r3, [r0, #0]
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	f013 0007 	ands.w	r0, r3, #7
 800cc02:	d00b      	beq.n	800cc1c <__lo0bits+0x22>
 800cc04:	07d9      	lsls	r1, r3, #31
 800cc06:	d421      	bmi.n	800cc4c <__lo0bits+0x52>
 800cc08:	0798      	lsls	r0, r3, #30
 800cc0a:	bf49      	itett	mi
 800cc0c:	085b      	lsrmi	r3, r3, #1
 800cc0e:	089b      	lsrpl	r3, r3, #2
 800cc10:	2001      	movmi	r0, #1
 800cc12:	6013      	strmi	r3, [r2, #0]
 800cc14:	bf5c      	itt	pl
 800cc16:	6013      	strpl	r3, [r2, #0]
 800cc18:	2002      	movpl	r0, #2
 800cc1a:	4770      	bx	lr
 800cc1c:	b299      	uxth	r1, r3
 800cc1e:	b909      	cbnz	r1, 800cc24 <__lo0bits+0x2a>
 800cc20:	0c1b      	lsrs	r3, r3, #16
 800cc22:	2010      	movs	r0, #16
 800cc24:	b2d9      	uxtb	r1, r3
 800cc26:	b909      	cbnz	r1, 800cc2c <__lo0bits+0x32>
 800cc28:	3008      	adds	r0, #8
 800cc2a:	0a1b      	lsrs	r3, r3, #8
 800cc2c:	0719      	lsls	r1, r3, #28
 800cc2e:	bf04      	itt	eq
 800cc30:	091b      	lsreq	r3, r3, #4
 800cc32:	3004      	addeq	r0, #4
 800cc34:	0799      	lsls	r1, r3, #30
 800cc36:	bf04      	itt	eq
 800cc38:	089b      	lsreq	r3, r3, #2
 800cc3a:	3002      	addeq	r0, #2
 800cc3c:	07d9      	lsls	r1, r3, #31
 800cc3e:	d403      	bmi.n	800cc48 <__lo0bits+0x4e>
 800cc40:	085b      	lsrs	r3, r3, #1
 800cc42:	f100 0001 	add.w	r0, r0, #1
 800cc46:	d003      	beq.n	800cc50 <__lo0bits+0x56>
 800cc48:	6013      	str	r3, [r2, #0]
 800cc4a:	4770      	bx	lr
 800cc4c:	2000      	movs	r0, #0
 800cc4e:	4770      	bx	lr
 800cc50:	2020      	movs	r0, #32
 800cc52:	4770      	bx	lr

0800cc54 <__i2b>:
 800cc54:	b510      	push	{r4, lr}
 800cc56:	460c      	mov	r4, r1
 800cc58:	2101      	movs	r1, #1
 800cc5a:	f7ff febd 	bl	800c9d8 <_Balloc>
 800cc5e:	4602      	mov	r2, r0
 800cc60:	b928      	cbnz	r0, 800cc6e <__i2b+0x1a>
 800cc62:	4b05      	ldr	r3, [pc, #20]	@ (800cc78 <__i2b+0x24>)
 800cc64:	4805      	ldr	r0, [pc, #20]	@ (800cc7c <__i2b+0x28>)
 800cc66:	f240 1145 	movw	r1, #325	@ 0x145
 800cc6a:	f000 fda1 	bl	800d7b0 <__assert_func>
 800cc6e:	2301      	movs	r3, #1
 800cc70:	6144      	str	r4, [r0, #20]
 800cc72:	6103      	str	r3, [r0, #16]
 800cc74:	bd10      	pop	{r4, pc}
 800cc76:	bf00      	nop
 800cc78:	0800ef49 	.word	0x0800ef49
 800cc7c:	0800efba 	.word	0x0800efba

0800cc80 <__multiply>:
 800cc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc84:	4614      	mov	r4, r2
 800cc86:	690a      	ldr	r2, [r1, #16]
 800cc88:	6923      	ldr	r3, [r4, #16]
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	bfa8      	it	ge
 800cc8e:	4623      	movge	r3, r4
 800cc90:	460f      	mov	r7, r1
 800cc92:	bfa4      	itt	ge
 800cc94:	460c      	movge	r4, r1
 800cc96:	461f      	movge	r7, r3
 800cc98:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cc9c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cca0:	68a3      	ldr	r3, [r4, #8]
 800cca2:	6861      	ldr	r1, [r4, #4]
 800cca4:	eb0a 0609 	add.w	r6, sl, r9
 800cca8:	42b3      	cmp	r3, r6
 800ccaa:	b085      	sub	sp, #20
 800ccac:	bfb8      	it	lt
 800ccae:	3101      	addlt	r1, #1
 800ccb0:	f7ff fe92 	bl	800c9d8 <_Balloc>
 800ccb4:	b930      	cbnz	r0, 800ccc4 <__multiply+0x44>
 800ccb6:	4602      	mov	r2, r0
 800ccb8:	4b44      	ldr	r3, [pc, #272]	@ (800cdcc <__multiply+0x14c>)
 800ccba:	4845      	ldr	r0, [pc, #276]	@ (800cdd0 <__multiply+0x150>)
 800ccbc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ccc0:	f000 fd76 	bl	800d7b0 <__assert_func>
 800ccc4:	f100 0514 	add.w	r5, r0, #20
 800ccc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cccc:	462b      	mov	r3, r5
 800ccce:	2200      	movs	r2, #0
 800ccd0:	4543      	cmp	r3, r8
 800ccd2:	d321      	bcc.n	800cd18 <__multiply+0x98>
 800ccd4:	f107 0114 	add.w	r1, r7, #20
 800ccd8:	f104 0214 	add.w	r2, r4, #20
 800ccdc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cce0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cce4:	9302      	str	r3, [sp, #8]
 800cce6:	1b13      	subs	r3, r2, r4
 800cce8:	3b15      	subs	r3, #21
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	3304      	adds	r3, #4
 800ccf0:	f104 0715 	add.w	r7, r4, #21
 800ccf4:	42ba      	cmp	r2, r7
 800ccf6:	bf38      	it	cc
 800ccf8:	2304      	movcc	r3, #4
 800ccfa:	9301      	str	r3, [sp, #4]
 800ccfc:	9b02      	ldr	r3, [sp, #8]
 800ccfe:	9103      	str	r1, [sp, #12]
 800cd00:	428b      	cmp	r3, r1
 800cd02:	d80c      	bhi.n	800cd1e <__multiply+0x9e>
 800cd04:	2e00      	cmp	r6, #0
 800cd06:	dd03      	ble.n	800cd10 <__multiply+0x90>
 800cd08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d05b      	beq.n	800cdc8 <__multiply+0x148>
 800cd10:	6106      	str	r6, [r0, #16]
 800cd12:	b005      	add	sp, #20
 800cd14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd18:	f843 2b04 	str.w	r2, [r3], #4
 800cd1c:	e7d8      	b.n	800ccd0 <__multiply+0x50>
 800cd1e:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd22:	f1ba 0f00 	cmp.w	sl, #0
 800cd26:	d024      	beq.n	800cd72 <__multiply+0xf2>
 800cd28:	f104 0e14 	add.w	lr, r4, #20
 800cd2c:	46a9      	mov	r9, r5
 800cd2e:	f04f 0c00 	mov.w	ip, #0
 800cd32:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd36:	f8d9 3000 	ldr.w	r3, [r9]
 800cd3a:	fa1f fb87 	uxth.w	fp, r7
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd44:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cd48:	f8d9 7000 	ldr.w	r7, [r9]
 800cd4c:	4463      	add	r3, ip
 800cd4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd52:	fb0a c70b 	mla	r7, sl, fp, ip
 800cd56:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cd60:	4572      	cmp	r2, lr
 800cd62:	f849 3b04 	str.w	r3, [r9], #4
 800cd66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd6a:	d8e2      	bhi.n	800cd32 <__multiply+0xb2>
 800cd6c:	9b01      	ldr	r3, [sp, #4]
 800cd6e:	f845 c003 	str.w	ip, [r5, r3]
 800cd72:	9b03      	ldr	r3, [sp, #12]
 800cd74:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd78:	3104      	adds	r1, #4
 800cd7a:	f1b9 0f00 	cmp.w	r9, #0
 800cd7e:	d021      	beq.n	800cdc4 <__multiply+0x144>
 800cd80:	682b      	ldr	r3, [r5, #0]
 800cd82:	f104 0c14 	add.w	ip, r4, #20
 800cd86:	46ae      	mov	lr, r5
 800cd88:	f04f 0a00 	mov.w	sl, #0
 800cd8c:	f8bc b000 	ldrh.w	fp, [ip]
 800cd90:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cd94:	fb09 770b 	mla	r7, r9, fp, r7
 800cd98:	4457      	add	r7, sl
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cda0:	f84e 3b04 	str.w	r3, [lr], #4
 800cda4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cda8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdac:	f8be 3000 	ldrh.w	r3, [lr]
 800cdb0:	fb09 330a 	mla	r3, r9, sl, r3
 800cdb4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cdb8:	4562      	cmp	r2, ip
 800cdba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdbe:	d8e5      	bhi.n	800cd8c <__multiply+0x10c>
 800cdc0:	9f01      	ldr	r7, [sp, #4]
 800cdc2:	51eb      	str	r3, [r5, r7]
 800cdc4:	3504      	adds	r5, #4
 800cdc6:	e799      	b.n	800ccfc <__multiply+0x7c>
 800cdc8:	3e01      	subs	r6, #1
 800cdca:	e79b      	b.n	800cd04 <__multiply+0x84>
 800cdcc:	0800ef49 	.word	0x0800ef49
 800cdd0:	0800efba 	.word	0x0800efba

0800cdd4 <__pow5mult>:
 800cdd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdd8:	4615      	mov	r5, r2
 800cdda:	f012 0203 	ands.w	r2, r2, #3
 800cdde:	4607      	mov	r7, r0
 800cde0:	460e      	mov	r6, r1
 800cde2:	d007      	beq.n	800cdf4 <__pow5mult+0x20>
 800cde4:	4c25      	ldr	r4, [pc, #148]	@ (800ce7c <__pow5mult+0xa8>)
 800cde6:	3a01      	subs	r2, #1
 800cde8:	2300      	movs	r3, #0
 800cdea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cdee:	f7ff fe55 	bl	800ca9c <__multadd>
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	10ad      	asrs	r5, r5, #2
 800cdf6:	d03d      	beq.n	800ce74 <__pow5mult+0xa0>
 800cdf8:	69fc      	ldr	r4, [r7, #28]
 800cdfa:	b97c      	cbnz	r4, 800ce1c <__pow5mult+0x48>
 800cdfc:	2010      	movs	r0, #16
 800cdfe:	f7ff fd23 	bl	800c848 <malloc>
 800ce02:	4602      	mov	r2, r0
 800ce04:	61f8      	str	r0, [r7, #28]
 800ce06:	b928      	cbnz	r0, 800ce14 <__pow5mult+0x40>
 800ce08:	4b1d      	ldr	r3, [pc, #116]	@ (800ce80 <__pow5mult+0xac>)
 800ce0a:	481e      	ldr	r0, [pc, #120]	@ (800ce84 <__pow5mult+0xb0>)
 800ce0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ce10:	f000 fcce 	bl	800d7b0 <__assert_func>
 800ce14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce18:	6004      	str	r4, [r0, #0]
 800ce1a:	60c4      	str	r4, [r0, #12]
 800ce1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce24:	b94c      	cbnz	r4, 800ce3a <__pow5mult+0x66>
 800ce26:	f240 2171 	movw	r1, #625	@ 0x271
 800ce2a:	4638      	mov	r0, r7
 800ce2c:	f7ff ff12 	bl	800cc54 <__i2b>
 800ce30:	2300      	movs	r3, #0
 800ce32:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce36:	4604      	mov	r4, r0
 800ce38:	6003      	str	r3, [r0, #0]
 800ce3a:	f04f 0900 	mov.w	r9, #0
 800ce3e:	07eb      	lsls	r3, r5, #31
 800ce40:	d50a      	bpl.n	800ce58 <__pow5mult+0x84>
 800ce42:	4631      	mov	r1, r6
 800ce44:	4622      	mov	r2, r4
 800ce46:	4638      	mov	r0, r7
 800ce48:	f7ff ff1a 	bl	800cc80 <__multiply>
 800ce4c:	4631      	mov	r1, r6
 800ce4e:	4680      	mov	r8, r0
 800ce50:	4638      	mov	r0, r7
 800ce52:	f7ff fe01 	bl	800ca58 <_Bfree>
 800ce56:	4646      	mov	r6, r8
 800ce58:	106d      	asrs	r5, r5, #1
 800ce5a:	d00b      	beq.n	800ce74 <__pow5mult+0xa0>
 800ce5c:	6820      	ldr	r0, [r4, #0]
 800ce5e:	b938      	cbnz	r0, 800ce70 <__pow5mult+0x9c>
 800ce60:	4622      	mov	r2, r4
 800ce62:	4621      	mov	r1, r4
 800ce64:	4638      	mov	r0, r7
 800ce66:	f7ff ff0b 	bl	800cc80 <__multiply>
 800ce6a:	6020      	str	r0, [r4, #0]
 800ce6c:	f8c0 9000 	str.w	r9, [r0]
 800ce70:	4604      	mov	r4, r0
 800ce72:	e7e4      	b.n	800ce3e <__pow5mult+0x6a>
 800ce74:	4630      	mov	r0, r6
 800ce76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce7a:	bf00      	nop
 800ce7c:	0800f014 	.word	0x0800f014
 800ce80:	0800eeda 	.word	0x0800eeda
 800ce84:	0800efba 	.word	0x0800efba

0800ce88 <__lshift>:
 800ce88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce8c:	460c      	mov	r4, r1
 800ce8e:	6849      	ldr	r1, [r1, #4]
 800ce90:	6923      	ldr	r3, [r4, #16]
 800ce92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce96:	68a3      	ldr	r3, [r4, #8]
 800ce98:	4607      	mov	r7, r0
 800ce9a:	4691      	mov	r9, r2
 800ce9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cea0:	f108 0601 	add.w	r6, r8, #1
 800cea4:	42b3      	cmp	r3, r6
 800cea6:	db0b      	blt.n	800cec0 <__lshift+0x38>
 800cea8:	4638      	mov	r0, r7
 800ceaa:	f7ff fd95 	bl	800c9d8 <_Balloc>
 800ceae:	4605      	mov	r5, r0
 800ceb0:	b948      	cbnz	r0, 800cec6 <__lshift+0x3e>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	4b28      	ldr	r3, [pc, #160]	@ (800cf58 <__lshift+0xd0>)
 800ceb6:	4829      	ldr	r0, [pc, #164]	@ (800cf5c <__lshift+0xd4>)
 800ceb8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cebc:	f000 fc78 	bl	800d7b0 <__assert_func>
 800cec0:	3101      	adds	r1, #1
 800cec2:	005b      	lsls	r3, r3, #1
 800cec4:	e7ee      	b.n	800cea4 <__lshift+0x1c>
 800cec6:	2300      	movs	r3, #0
 800cec8:	f100 0114 	add.w	r1, r0, #20
 800cecc:	f100 0210 	add.w	r2, r0, #16
 800ced0:	4618      	mov	r0, r3
 800ced2:	4553      	cmp	r3, sl
 800ced4:	db33      	blt.n	800cf3e <__lshift+0xb6>
 800ced6:	6920      	ldr	r0, [r4, #16]
 800ced8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cedc:	f104 0314 	add.w	r3, r4, #20
 800cee0:	f019 091f 	ands.w	r9, r9, #31
 800cee4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cee8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ceec:	d02b      	beq.n	800cf46 <__lshift+0xbe>
 800ceee:	f1c9 0e20 	rsb	lr, r9, #32
 800cef2:	468a      	mov	sl, r1
 800cef4:	2200      	movs	r2, #0
 800cef6:	6818      	ldr	r0, [r3, #0]
 800cef8:	fa00 f009 	lsl.w	r0, r0, r9
 800cefc:	4310      	orrs	r0, r2
 800cefe:	f84a 0b04 	str.w	r0, [sl], #4
 800cf02:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf06:	459c      	cmp	ip, r3
 800cf08:	fa22 f20e 	lsr.w	r2, r2, lr
 800cf0c:	d8f3      	bhi.n	800cef6 <__lshift+0x6e>
 800cf0e:	ebac 0304 	sub.w	r3, ip, r4
 800cf12:	3b15      	subs	r3, #21
 800cf14:	f023 0303 	bic.w	r3, r3, #3
 800cf18:	3304      	adds	r3, #4
 800cf1a:	f104 0015 	add.w	r0, r4, #21
 800cf1e:	4584      	cmp	ip, r0
 800cf20:	bf38      	it	cc
 800cf22:	2304      	movcc	r3, #4
 800cf24:	50ca      	str	r2, [r1, r3]
 800cf26:	b10a      	cbz	r2, 800cf2c <__lshift+0xa4>
 800cf28:	f108 0602 	add.w	r6, r8, #2
 800cf2c:	3e01      	subs	r6, #1
 800cf2e:	4638      	mov	r0, r7
 800cf30:	612e      	str	r6, [r5, #16]
 800cf32:	4621      	mov	r1, r4
 800cf34:	f7ff fd90 	bl	800ca58 <_Bfree>
 800cf38:	4628      	mov	r0, r5
 800cf3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf3e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf42:	3301      	adds	r3, #1
 800cf44:	e7c5      	b.n	800ced2 <__lshift+0x4a>
 800cf46:	3904      	subs	r1, #4
 800cf48:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf4c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf50:	459c      	cmp	ip, r3
 800cf52:	d8f9      	bhi.n	800cf48 <__lshift+0xc0>
 800cf54:	e7ea      	b.n	800cf2c <__lshift+0xa4>
 800cf56:	bf00      	nop
 800cf58:	0800ef49 	.word	0x0800ef49
 800cf5c:	0800efba 	.word	0x0800efba

0800cf60 <__mcmp>:
 800cf60:	690a      	ldr	r2, [r1, #16]
 800cf62:	4603      	mov	r3, r0
 800cf64:	6900      	ldr	r0, [r0, #16]
 800cf66:	1a80      	subs	r0, r0, r2
 800cf68:	b530      	push	{r4, r5, lr}
 800cf6a:	d10e      	bne.n	800cf8a <__mcmp+0x2a>
 800cf6c:	3314      	adds	r3, #20
 800cf6e:	3114      	adds	r1, #20
 800cf70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf80:	4295      	cmp	r5, r2
 800cf82:	d003      	beq.n	800cf8c <__mcmp+0x2c>
 800cf84:	d205      	bcs.n	800cf92 <__mcmp+0x32>
 800cf86:	f04f 30ff 	mov.w	r0, #4294967295
 800cf8a:	bd30      	pop	{r4, r5, pc}
 800cf8c:	42a3      	cmp	r3, r4
 800cf8e:	d3f3      	bcc.n	800cf78 <__mcmp+0x18>
 800cf90:	e7fb      	b.n	800cf8a <__mcmp+0x2a>
 800cf92:	2001      	movs	r0, #1
 800cf94:	e7f9      	b.n	800cf8a <__mcmp+0x2a>
	...

0800cf98 <__mdiff>:
 800cf98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	4689      	mov	r9, r1
 800cf9e:	4606      	mov	r6, r0
 800cfa0:	4611      	mov	r1, r2
 800cfa2:	4648      	mov	r0, r9
 800cfa4:	4614      	mov	r4, r2
 800cfa6:	f7ff ffdb 	bl	800cf60 <__mcmp>
 800cfaa:	1e05      	subs	r5, r0, #0
 800cfac:	d112      	bne.n	800cfd4 <__mdiff+0x3c>
 800cfae:	4629      	mov	r1, r5
 800cfb0:	4630      	mov	r0, r6
 800cfb2:	f7ff fd11 	bl	800c9d8 <_Balloc>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	b928      	cbnz	r0, 800cfc6 <__mdiff+0x2e>
 800cfba:	4b3f      	ldr	r3, [pc, #252]	@ (800d0b8 <__mdiff+0x120>)
 800cfbc:	f240 2137 	movw	r1, #567	@ 0x237
 800cfc0:	483e      	ldr	r0, [pc, #248]	@ (800d0bc <__mdiff+0x124>)
 800cfc2:	f000 fbf5 	bl	800d7b0 <__assert_func>
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cfcc:	4610      	mov	r0, r2
 800cfce:	b003      	add	sp, #12
 800cfd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd4:	bfbc      	itt	lt
 800cfd6:	464b      	movlt	r3, r9
 800cfd8:	46a1      	movlt	r9, r4
 800cfda:	4630      	mov	r0, r6
 800cfdc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cfe0:	bfba      	itte	lt
 800cfe2:	461c      	movlt	r4, r3
 800cfe4:	2501      	movlt	r5, #1
 800cfe6:	2500      	movge	r5, #0
 800cfe8:	f7ff fcf6 	bl	800c9d8 <_Balloc>
 800cfec:	4602      	mov	r2, r0
 800cfee:	b918      	cbnz	r0, 800cff8 <__mdiff+0x60>
 800cff0:	4b31      	ldr	r3, [pc, #196]	@ (800d0b8 <__mdiff+0x120>)
 800cff2:	f240 2145 	movw	r1, #581	@ 0x245
 800cff6:	e7e3      	b.n	800cfc0 <__mdiff+0x28>
 800cff8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cffc:	6926      	ldr	r6, [r4, #16]
 800cffe:	60c5      	str	r5, [r0, #12]
 800d000:	f109 0310 	add.w	r3, r9, #16
 800d004:	f109 0514 	add.w	r5, r9, #20
 800d008:	f104 0e14 	add.w	lr, r4, #20
 800d00c:	f100 0b14 	add.w	fp, r0, #20
 800d010:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d014:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d018:	9301      	str	r3, [sp, #4]
 800d01a:	46d9      	mov	r9, fp
 800d01c:	f04f 0c00 	mov.w	ip, #0
 800d020:	9b01      	ldr	r3, [sp, #4]
 800d022:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d026:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d02a:	9301      	str	r3, [sp, #4]
 800d02c:	fa1f f38a 	uxth.w	r3, sl
 800d030:	4619      	mov	r1, r3
 800d032:	b283      	uxth	r3, r0
 800d034:	1acb      	subs	r3, r1, r3
 800d036:	0c00      	lsrs	r0, r0, #16
 800d038:	4463      	add	r3, ip
 800d03a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d03e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d042:	b29b      	uxth	r3, r3
 800d044:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d048:	4576      	cmp	r6, lr
 800d04a:	f849 3b04 	str.w	r3, [r9], #4
 800d04e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d052:	d8e5      	bhi.n	800d020 <__mdiff+0x88>
 800d054:	1b33      	subs	r3, r6, r4
 800d056:	3b15      	subs	r3, #21
 800d058:	f023 0303 	bic.w	r3, r3, #3
 800d05c:	3415      	adds	r4, #21
 800d05e:	3304      	adds	r3, #4
 800d060:	42a6      	cmp	r6, r4
 800d062:	bf38      	it	cc
 800d064:	2304      	movcc	r3, #4
 800d066:	441d      	add	r5, r3
 800d068:	445b      	add	r3, fp
 800d06a:	461e      	mov	r6, r3
 800d06c:	462c      	mov	r4, r5
 800d06e:	4544      	cmp	r4, r8
 800d070:	d30e      	bcc.n	800d090 <__mdiff+0xf8>
 800d072:	f108 0103 	add.w	r1, r8, #3
 800d076:	1b49      	subs	r1, r1, r5
 800d078:	f021 0103 	bic.w	r1, r1, #3
 800d07c:	3d03      	subs	r5, #3
 800d07e:	45a8      	cmp	r8, r5
 800d080:	bf38      	it	cc
 800d082:	2100      	movcc	r1, #0
 800d084:	440b      	add	r3, r1
 800d086:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d08a:	b191      	cbz	r1, 800d0b2 <__mdiff+0x11a>
 800d08c:	6117      	str	r7, [r2, #16]
 800d08e:	e79d      	b.n	800cfcc <__mdiff+0x34>
 800d090:	f854 1b04 	ldr.w	r1, [r4], #4
 800d094:	46e6      	mov	lr, ip
 800d096:	0c08      	lsrs	r0, r1, #16
 800d098:	fa1c fc81 	uxtah	ip, ip, r1
 800d09c:	4471      	add	r1, lr
 800d09e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d0a2:	b289      	uxth	r1, r1
 800d0a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d0a8:	f846 1b04 	str.w	r1, [r6], #4
 800d0ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d0b0:	e7dd      	b.n	800d06e <__mdiff+0xd6>
 800d0b2:	3f01      	subs	r7, #1
 800d0b4:	e7e7      	b.n	800d086 <__mdiff+0xee>
 800d0b6:	bf00      	nop
 800d0b8:	0800ef49 	.word	0x0800ef49
 800d0bc:	0800efba 	.word	0x0800efba

0800d0c0 <__ulp>:
 800d0c0:	b082      	sub	sp, #8
 800d0c2:	ed8d 0b00 	vstr	d0, [sp]
 800d0c6:	9a01      	ldr	r2, [sp, #4]
 800d0c8:	4b0f      	ldr	r3, [pc, #60]	@ (800d108 <__ulp+0x48>)
 800d0ca:	4013      	ands	r3, r2
 800d0cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	dc08      	bgt.n	800d0e6 <__ulp+0x26>
 800d0d4:	425b      	negs	r3, r3
 800d0d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d0da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d0de:	da04      	bge.n	800d0ea <__ulp+0x2a>
 800d0e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d0e4:	4113      	asrs	r3, r2
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	e008      	b.n	800d0fc <__ulp+0x3c>
 800d0ea:	f1a2 0314 	sub.w	r3, r2, #20
 800d0ee:	2b1e      	cmp	r3, #30
 800d0f0:	bfda      	itte	le
 800d0f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d0f6:	40da      	lsrle	r2, r3
 800d0f8:	2201      	movgt	r2, #1
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	4610      	mov	r0, r2
 800d100:	ec41 0b10 	vmov	d0, r0, r1
 800d104:	b002      	add	sp, #8
 800d106:	4770      	bx	lr
 800d108:	7ff00000 	.word	0x7ff00000

0800d10c <__b2d>:
 800d10c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d110:	6906      	ldr	r6, [r0, #16]
 800d112:	f100 0814 	add.w	r8, r0, #20
 800d116:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d11a:	1f37      	subs	r7, r6, #4
 800d11c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d120:	4610      	mov	r0, r2
 800d122:	f7ff fd4b 	bl	800cbbc <__hi0bits>
 800d126:	f1c0 0320 	rsb	r3, r0, #32
 800d12a:	280a      	cmp	r0, #10
 800d12c:	600b      	str	r3, [r1, #0]
 800d12e:	491b      	ldr	r1, [pc, #108]	@ (800d19c <__b2d+0x90>)
 800d130:	dc15      	bgt.n	800d15e <__b2d+0x52>
 800d132:	f1c0 0c0b 	rsb	ip, r0, #11
 800d136:	fa22 f30c 	lsr.w	r3, r2, ip
 800d13a:	45b8      	cmp	r8, r7
 800d13c:	ea43 0501 	orr.w	r5, r3, r1
 800d140:	bf34      	ite	cc
 800d142:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d146:	2300      	movcs	r3, #0
 800d148:	3015      	adds	r0, #21
 800d14a:	fa02 f000 	lsl.w	r0, r2, r0
 800d14e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d152:	4303      	orrs	r3, r0
 800d154:	461c      	mov	r4, r3
 800d156:	ec45 4b10 	vmov	d0, r4, r5
 800d15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d15e:	45b8      	cmp	r8, r7
 800d160:	bf3a      	itte	cc
 800d162:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d166:	f1a6 0708 	subcc.w	r7, r6, #8
 800d16a:	2300      	movcs	r3, #0
 800d16c:	380b      	subs	r0, #11
 800d16e:	d012      	beq.n	800d196 <__b2d+0x8a>
 800d170:	f1c0 0120 	rsb	r1, r0, #32
 800d174:	fa23 f401 	lsr.w	r4, r3, r1
 800d178:	4082      	lsls	r2, r0
 800d17a:	4322      	orrs	r2, r4
 800d17c:	4547      	cmp	r7, r8
 800d17e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d182:	bf8c      	ite	hi
 800d184:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d188:	2200      	movls	r2, #0
 800d18a:	4083      	lsls	r3, r0
 800d18c:	40ca      	lsrs	r2, r1
 800d18e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d192:	4313      	orrs	r3, r2
 800d194:	e7de      	b.n	800d154 <__b2d+0x48>
 800d196:	ea42 0501 	orr.w	r5, r2, r1
 800d19a:	e7db      	b.n	800d154 <__b2d+0x48>
 800d19c:	3ff00000 	.word	0x3ff00000

0800d1a0 <__d2b>:
 800d1a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d1a4:	460f      	mov	r7, r1
 800d1a6:	2101      	movs	r1, #1
 800d1a8:	ec59 8b10 	vmov	r8, r9, d0
 800d1ac:	4616      	mov	r6, r2
 800d1ae:	f7ff fc13 	bl	800c9d8 <_Balloc>
 800d1b2:	4604      	mov	r4, r0
 800d1b4:	b930      	cbnz	r0, 800d1c4 <__d2b+0x24>
 800d1b6:	4602      	mov	r2, r0
 800d1b8:	4b23      	ldr	r3, [pc, #140]	@ (800d248 <__d2b+0xa8>)
 800d1ba:	4824      	ldr	r0, [pc, #144]	@ (800d24c <__d2b+0xac>)
 800d1bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d1c0:	f000 faf6 	bl	800d7b0 <__assert_func>
 800d1c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d1c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d1cc:	b10d      	cbz	r5, 800d1d2 <__d2b+0x32>
 800d1ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1d2:	9301      	str	r3, [sp, #4]
 800d1d4:	f1b8 0300 	subs.w	r3, r8, #0
 800d1d8:	d023      	beq.n	800d222 <__d2b+0x82>
 800d1da:	4668      	mov	r0, sp
 800d1dc:	9300      	str	r3, [sp, #0]
 800d1de:	f7ff fd0c 	bl	800cbfa <__lo0bits>
 800d1e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d1e6:	b1d0      	cbz	r0, 800d21e <__d2b+0x7e>
 800d1e8:	f1c0 0320 	rsb	r3, r0, #32
 800d1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800d1f0:	430b      	orrs	r3, r1
 800d1f2:	40c2      	lsrs	r2, r0
 800d1f4:	6163      	str	r3, [r4, #20]
 800d1f6:	9201      	str	r2, [sp, #4]
 800d1f8:	9b01      	ldr	r3, [sp, #4]
 800d1fa:	61a3      	str	r3, [r4, #24]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	bf0c      	ite	eq
 800d200:	2201      	moveq	r2, #1
 800d202:	2202      	movne	r2, #2
 800d204:	6122      	str	r2, [r4, #16]
 800d206:	b1a5      	cbz	r5, 800d232 <__d2b+0x92>
 800d208:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d20c:	4405      	add	r5, r0
 800d20e:	603d      	str	r5, [r7, #0]
 800d210:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d214:	6030      	str	r0, [r6, #0]
 800d216:	4620      	mov	r0, r4
 800d218:	b003      	add	sp, #12
 800d21a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d21e:	6161      	str	r1, [r4, #20]
 800d220:	e7ea      	b.n	800d1f8 <__d2b+0x58>
 800d222:	a801      	add	r0, sp, #4
 800d224:	f7ff fce9 	bl	800cbfa <__lo0bits>
 800d228:	9b01      	ldr	r3, [sp, #4]
 800d22a:	6163      	str	r3, [r4, #20]
 800d22c:	3020      	adds	r0, #32
 800d22e:	2201      	movs	r2, #1
 800d230:	e7e8      	b.n	800d204 <__d2b+0x64>
 800d232:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d236:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d23a:	6038      	str	r0, [r7, #0]
 800d23c:	6918      	ldr	r0, [r3, #16]
 800d23e:	f7ff fcbd 	bl	800cbbc <__hi0bits>
 800d242:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d246:	e7e5      	b.n	800d214 <__d2b+0x74>
 800d248:	0800ef49 	.word	0x0800ef49
 800d24c:	0800efba 	.word	0x0800efba

0800d250 <__ratio>:
 800d250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d254:	b085      	sub	sp, #20
 800d256:	e9cd 1000 	strd	r1, r0, [sp]
 800d25a:	a902      	add	r1, sp, #8
 800d25c:	f7ff ff56 	bl	800d10c <__b2d>
 800d260:	9800      	ldr	r0, [sp, #0]
 800d262:	a903      	add	r1, sp, #12
 800d264:	ec55 4b10 	vmov	r4, r5, d0
 800d268:	f7ff ff50 	bl	800d10c <__b2d>
 800d26c:	9b01      	ldr	r3, [sp, #4]
 800d26e:	6919      	ldr	r1, [r3, #16]
 800d270:	9b00      	ldr	r3, [sp, #0]
 800d272:	691b      	ldr	r3, [r3, #16]
 800d274:	1ac9      	subs	r1, r1, r3
 800d276:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d27a:	1a9b      	subs	r3, r3, r2
 800d27c:	ec5b ab10 	vmov	sl, fp, d0
 800d280:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d284:	2b00      	cmp	r3, #0
 800d286:	bfce      	itee	gt
 800d288:	462a      	movgt	r2, r5
 800d28a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d28e:	465a      	movle	r2, fp
 800d290:	462f      	mov	r7, r5
 800d292:	46d9      	mov	r9, fp
 800d294:	bfcc      	ite	gt
 800d296:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d29a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d29e:	464b      	mov	r3, r9
 800d2a0:	4652      	mov	r2, sl
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	4639      	mov	r1, r7
 800d2a6:	f7f3 faf1 	bl	800088c <__aeabi_ddiv>
 800d2aa:	ec41 0b10 	vmov	d0, r0, r1
 800d2ae:	b005      	add	sp, #20
 800d2b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d2b4 <__copybits>:
 800d2b4:	3901      	subs	r1, #1
 800d2b6:	b570      	push	{r4, r5, r6, lr}
 800d2b8:	1149      	asrs	r1, r1, #5
 800d2ba:	6914      	ldr	r4, [r2, #16]
 800d2bc:	3101      	adds	r1, #1
 800d2be:	f102 0314 	add.w	r3, r2, #20
 800d2c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d2c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d2ca:	1f05      	subs	r5, r0, #4
 800d2cc:	42a3      	cmp	r3, r4
 800d2ce:	d30c      	bcc.n	800d2ea <__copybits+0x36>
 800d2d0:	1aa3      	subs	r3, r4, r2
 800d2d2:	3b11      	subs	r3, #17
 800d2d4:	f023 0303 	bic.w	r3, r3, #3
 800d2d8:	3211      	adds	r2, #17
 800d2da:	42a2      	cmp	r2, r4
 800d2dc:	bf88      	it	hi
 800d2de:	2300      	movhi	r3, #0
 800d2e0:	4418      	add	r0, r3
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	4288      	cmp	r0, r1
 800d2e6:	d305      	bcc.n	800d2f4 <__copybits+0x40>
 800d2e8:	bd70      	pop	{r4, r5, r6, pc}
 800d2ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800d2ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800d2f2:	e7eb      	b.n	800d2cc <__copybits+0x18>
 800d2f4:	f840 3b04 	str.w	r3, [r0], #4
 800d2f8:	e7f4      	b.n	800d2e4 <__copybits+0x30>

0800d2fa <__any_on>:
 800d2fa:	f100 0214 	add.w	r2, r0, #20
 800d2fe:	6900      	ldr	r0, [r0, #16]
 800d300:	114b      	asrs	r3, r1, #5
 800d302:	4298      	cmp	r0, r3
 800d304:	b510      	push	{r4, lr}
 800d306:	db11      	blt.n	800d32c <__any_on+0x32>
 800d308:	dd0a      	ble.n	800d320 <__any_on+0x26>
 800d30a:	f011 011f 	ands.w	r1, r1, #31
 800d30e:	d007      	beq.n	800d320 <__any_on+0x26>
 800d310:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d314:	fa24 f001 	lsr.w	r0, r4, r1
 800d318:	fa00 f101 	lsl.w	r1, r0, r1
 800d31c:	428c      	cmp	r4, r1
 800d31e:	d10b      	bne.n	800d338 <__any_on+0x3e>
 800d320:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d324:	4293      	cmp	r3, r2
 800d326:	d803      	bhi.n	800d330 <__any_on+0x36>
 800d328:	2000      	movs	r0, #0
 800d32a:	bd10      	pop	{r4, pc}
 800d32c:	4603      	mov	r3, r0
 800d32e:	e7f7      	b.n	800d320 <__any_on+0x26>
 800d330:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d334:	2900      	cmp	r1, #0
 800d336:	d0f5      	beq.n	800d324 <__any_on+0x2a>
 800d338:	2001      	movs	r0, #1
 800d33a:	e7f6      	b.n	800d32a <__any_on+0x30>

0800d33c <__ascii_wctomb>:
 800d33c:	4603      	mov	r3, r0
 800d33e:	4608      	mov	r0, r1
 800d340:	b141      	cbz	r1, 800d354 <__ascii_wctomb+0x18>
 800d342:	2aff      	cmp	r2, #255	@ 0xff
 800d344:	d904      	bls.n	800d350 <__ascii_wctomb+0x14>
 800d346:	228a      	movs	r2, #138	@ 0x8a
 800d348:	601a      	str	r2, [r3, #0]
 800d34a:	f04f 30ff 	mov.w	r0, #4294967295
 800d34e:	4770      	bx	lr
 800d350:	700a      	strb	r2, [r1, #0]
 800d352:	2001      	movs	r0, #1
 800d354:	4770      	bx	lr

0800d356 <__ssputs_r>:
 800d356:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d35a:	688e      	ldr	r6, [r1, #8]
 800d35c:	461f      	mov	r7, r3
 800d35e:	42be      	cmp	r6, r7
 800d360:	680b      	ldr	r3, [r1, #0]
 800d362:	4682      	mov	sl, r0
 800d364:	460c      	mov	r4, r1
 800d366:	4690      	mov	r8, r2
 800d368:	d82d      	bhi.n	800d3c6 <__ssputs_r+0x70>
 800d36a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d36e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d372:	d026      	beq.n	800d3c2 <__ssputs_r+0x6c>
 800d374:	6965      	ldr	r5, [r4, #20]
 800d376:	6909      	ldr	r1, [r1, #16]
 800d378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d37c:	eba3 0901 	sub.w	r9, r3, r1
 800d380:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d384:	1c7b      	adds	r3, r7, #1
 800d386:	444b      	add	r3, r9
 800d388:	106d      	asrs	r5, r5, #1
 800d38a:	429d      	cmp	r5, r3
 800d38c:	bf38      	it	cc
 800d38e:	461d      	movcc	r5, r3
 800d390:	0553      	lsls	r3, r2, #21
 800d392:	d527      	bpl.n	800d3e4 <__ssputs_r+0x8e>
 800d394:	4629      	mov	r1, r5
 800d396:	f7ff fa81 	bl	800c89c <_malloc_r>
 800d39a:	4606      	mov	r6, r0
 800d39c:	b360      	cbz	r0, 800d3f8 <__ssputs_r+0xa2>
 800d39e:	6921      	ldr	r1, [r4, #16]
 800d3a0:	464a      	mov	r2, r9
 800d3a2:	f7fe f86a 	bl	800b47a <memcpy>
 800d3a6:	89a3      	ldrh	r3, [r4, #12]
 800d3a8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d3ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3b0:	81a3      	strh	r3, [r4, #12]
 800d3b2:	6126      	str	r6, [r4, #16]
 800d3b4:	6165      	str	r5, [r4, #20]
 800d3b6:	444e      	add	r6, r9
 800d3b8:	eba5 0509 	sub.w	r5, r5, r9
 800d3bc:	6026      	str	r6, [r4, #0]
 800d3be:	60a5      	str	r5, [r4, #8]
 800d3c0:	463e      	mov	r6, r7
 800d3c2:	42be      	cmp	r6, r7
 800d3c4:	d900      	bls.n	800d3c8 <__ssputs_r+0x72>
 800d3c6:	463e      	mov	r6, r7
 800d3c8:	6820      	ldr	r0, [r4, #0]
 800d3ca:	4632      	mov	r2, r6
 800d3cc:	4641      	mov	r1, r8
 800d3ce:	f000 f9c5 	bl	800d75c <memmove>
 800d3d2:	68a3      	ldr	r3, [r4, #8]
 800d3d4:	1b9b      	subs	r3, r3, r6
 800d3d6:	60a3      	str	r3, [r4, #8]
 800d3d8:	6823      	ldr	r3, [r4, #0]
 800d3da:	4433      	add	r3, r6
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	2000      	movs	r0, #0
 800d3e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3e4:	462a      	mov	r2, r5
 800d3e6:	f000 fa15 	bl	800d814 <_realloc_r>
 800d3ea:	4606      	mov	r6, r0
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	d1e0      	bne.n	800d3b2 <__ssputs_r+0x5c>
 800d3f0:	6921      	ldr	r1, [r4, #16]
 800d3f2:	4650      	mov	r0, sl
 800d3f4:	f7fe fea4 	bl	800c140 <_free_r>
 800d3f8:	230c      	movs	r3, #12
 800d3fa:	f8ca 3000 	str.w	r3, [sl]
 800d3fe:	89a3      	ldrh	r3, [r4, #12]
 800d400:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d404:	81a3      	strh	r3, [r4, #12]
 800d406:	f04f 30ff 	mov.w	r0, #4294967295
 800d40a:	e7e9      	b.n	800d3e0 <__ssputs_r+0x8a>

0800d40c <_svfiprintf_r>:
 800d40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d410:	4698      	mov	r8, r3
 800d412:	898b      	ldrh	r3, [r1, #12]
 800d414:	061b      	lsls	r3, r3, #24
 800d416:	b09d      	sub	sp, #116	@ 0x74
 800d418:	4607      	mov	r7, r0
 800d41a:	460d      	mov	r5, r1
 800d41c:	4614      	mov	r4, r2
 800d41e:	d510      	bpl.n	800d442 <_svfiprintf_r+0x36>
 800d420:	690b      	ldr	r3, [r1, #16]
 800d422:	b973      	cbnz	r3, 800d442 <_svfiprintf_r+0x36>
 800d424:	2140      	movs	r1, #64	@ 0x40
 800d426:	f7ff fa39 	bl	800c89c <_malloc_r>
 800d42a:	6028      	str	r0, [r5, #0]
 800d42c:	6128      	str	r0, [r5, #16]
 800d42e:	b930      	cbnz	r0, 800d43e <_svfiprintf_r+0x32>
 800d430:	230c      	movs	r3, #12
 800d432:	603b      	str	r3, [r7, #0]
 800d434:	f04f 30ff 	mov.w	r0, #4294967295
 800d438:	b01d      	add	sp, #116	@ 0x74
 800d43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43e:	2340      	movs	r3, #64	@ 0x40
 800d440:	616b      	str	r3, [r5, #20]
 800d442:	2300      	movs	r3, #0
 800d444:	9309      	str	r3, [sp, #36]	@ 0x24
 800d446:	2320      	movs	r3, #32
 800d448:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d44c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d450:	2330      	movs	r3, #48	@ 0x30
 800d452:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d5f0 <_svfiprintf_r+0x1e4>
 800d456:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d45a:	f04f 0901 	mov.w	r9, #1
 800d45e:	4623      	mov	r3, r4
 800d460:	469a      	mov	sl, r3
 800d462:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d466:	b10a      	cbz	r2, 800d46c <_svfiprintf_r+0x60>
 800d468:	2a25      	cmp	r2, #37	@ 0x25
 800d46a:	d1f9      	bne.n	800d460 <_svfiprintf_r+0x54>
 800d46c:	ebba 0b04 	subs.w	fp, sl, r4
 800d470:	d00b      	beq.n	800d48a <_svfiprintf_r+0x7e>
 800d472:	465b      	mov	r3, fp
 800d474:	4622      	mov	r2, r4
 800d476:	4629      	mov	r1, r5
 800d478:	4638      	mov	r0, r7
 800d47a:	f7ff ff6c 	bl	800d356 <__ssputs_r>
 800d47e:	3001      	adds	r0, #1
 800d480:	f000 80a7 	beq.w	800d5d2 <_svfiprintf_r+0x1c6>
 800d484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d486:	445a      	add	r2, fp
 800d488:	9209      	str	r2, [sp, #36]	@ 0x24
 800d48a:	f89a 3000 	ldrb.w	r3, [sl]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f000 809f 	beq.w	800d5d2 <_svfiprintf_r+0x1c6>
 800d494:	2300      	movs	r3, #0
 800d496:	f04f 32ff 	mov.w	r2, #4294967295
 800d49a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d49e:	f10a 0a01 	add.w	sl, sl, #1
 800d4a2:	9304      	str	r3, [sp, #16]
 800d4a4:	9307      	str	r3, [sp, #28]
 800d4a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d4aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4ac:	4654      	mov	r4, sl
 800d4ae:	2205      	movs	r2, #5
 800d4b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4b4:	484e      	ldr	r0, [pc, #312]	@ (800d5f0 <_svfiprintf_r+0x1e4>)
 800d4b6:	f7f2 feab 	bl	8000210 <memchr>
 800d4ba:	9a04      	ldr	r2, [sp, #16]
 800d4bc:	b9d8      	cbnz	r0, 800d4f6 <_svfiprintf_r+0xea>
 800d4be:	06d0      	lsls	r0, r2, #27
 800d4c0:	bf44      	itt	mi
 800d4c2:	2320      	movmi	r3, #32
 800d4c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4c8:	0711      	lsls	r1, r2, #28
 800d4ca:	bf44      	itt	mi
 800d4cc:	232b      	movmi	r3, #43	@ 0x2b
 800d4ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d4d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4d8:	d015      	beq.n	800d506 <_svfiprintf_r+0xfa>
 800d4da:	9a07      	ldr	r2, [sp, #28]
 800d4dc:	4654      	mov	r4, sl
 800d4de:	2000      	movs	r0, #0
 800d4e0:	f04f 0c0a 	mov.w	ip, #10
 800d4e4:	4621      	mov	r1, r4
 800d4e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4ea:	3b30      	subs	r3, #48	@ 0x30
 800d4ec:	2b09      	cmp	r3, #9
 800d4ee:	d94b      	bls.n	800d588 <_svfiprintf_r+0x17c>
 800d4f0:	b1b0      	cbz	r0, 800d520 <_svfiprintf_r+0x114>
 800d4f2:	9207      	str	r2, [sp, #28]
 800d4f4:	e014      	b.n	800d520 <_svfiprintf_r+0x114>
 800d4f6:	eba0 0308 	sub.w	r3, r0, r8
 800d4fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d4fe:	4313      	orrs	r3, r2
 800d500:	9304      	str	r3, [sp, #16]
 800d502:	46a2      	mov	sl, r4
 800d504:	e7d2      	b.n	800d4ac <_svfiprintf_r+0xa0>
 800d506:	9b03      	ldr	r3, [sp, #12]
 800d508:	1d19      	adds	r1, r3, #4
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	9103      	str	r1, [sp, #12]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	bfbb      	ittet	lt
 800d512:	425b      	neglt	r3, r3
 800d514:	f042 0202 	orrlt.w	r2, r2, #2
 800d518:	9307      	strge	r3, [sp, #28]
 800d51a:	9307      	strlt	r3, [sp, #28]
 800d51c:	bfb8      	it	lt
 800d51e:	9204      	strlt	r2, [sp, #16]
 800d520:	7823      	ldrb	r3, [r4, #0]
 800d522:	2b2e      	cmp	r3, #46	@ 0x2e
 800d524:	d10a      	bne.n	800d53c <_svfiprintf_r+0x130>
 800d526:	7863      	ldrb	r3, [r4, #1]
 800d528:	2b2a      	cmp	r3, #42	@ 0x2a
 800d52a:	d132      	bne.n	800d592 <_svfiprintf_r+0x186>
 800d52c:	9b03      	ldr	r3, [sp, #12]
 800d52e:	1d1a      	adds	r2, r3, #4
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	9203      	str	r2, [sp, #12]
 800d534:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d538:	3402      	adds	r4, #2
 800d53a:	9305      	str	r3, [sp, #20]
 800d53c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d600 <_svfiprintf_r+0x1f4>
 800d540:	7821      	ldrb	r1, [r4, #0]
 800d542:	2203      	movs	r2, #3
 800d544:	4650      	mov	r0, sl
 800d546:	f7f2 fe63 	bl	8000210 <memchr>
 800d54a:	b138      	cbz	r0, 800d55c <_svfiprintf_r+0x150>
 800d54c:	9b04      	ldr	r3, [sp, #16]
 800d54e:	eba0 000a 	sub.w	r0, r0, sl
 800d552:	2240      	movs	r2, #64	@ 0x40
 800d554:	4082      	lsls	r2, r0
 800d556:	4313      	orrs	r3, r2
 800d558:	3401      	adds	r4, #1
 800d55a:	9304      	str	r3, [sp, #16]
 800d55c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d560:	4824      	ldr	r0, [pc, #144]	@ (800d5f4 <_svfiprintf_r+0x1e8>)
 800d562:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d566:	2206      	movs	r2, #6
 800d568:	f7f2 fe52 	bl	8000210 <memchr>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d036      	beq.n	800d5de <_svfiprintf_r+0x1d2>
 800d570:	4b21      	ldr	r3, [pc, #132]	@ (800d5f8 <_svfiprintf_r+0x1ec>)
 800d572:	bb1b      	cbnz	r3, 800d5bc <_svfiprintf_r+0x1b0>
 800d574:	9b03      	ldr	r3, [sp, #12]
 800d576:	3307      	adds	r3, #7
 800d578:	f023 0307 	bic.w	r3, r3, #7
 800d57c:	3308      	adds	r3, #8
 800d57e:	9303      	str	r3, [sp, #12]
 800d580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d582:	4433      	add	r3, r6
 800d584:	9309      	str	r3, [sp, #36]	@ 0x24
 800d586:	e76a      	b.n	800d45e <_svfiprintf_r+0x52>
 800d588:	fb0c 3202 	mla	r2, ip, r2, r3
 800d58c:	460c      	mov	r4, r1
 800d58e:	2001      	movs	r0, #1
 800d590:	e7a8      	b.n	800d4e4 <_svfiprintf_r+0xd8>
 800d592:	2300      	movs	r3, #0
 800d594:	3401      	adds	r4, #1
 800d596:	9305      	str	r3, [sp, #20]
 800d598:	4619      	mov	r1, r3
 800d59a:	f04f 0c0a 	mov.w	ip, #10
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5a4:	3a30      	subs	r2, #48	@ 0x30
 800d5a6:	2a09      	cmp	r2, #9
 800d5a8:	d903      	bls.n	800d5b2 <_svfiprintf_r+0x1a6>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d0c6      	beq.n	800d53c <_svfiprintf_r+0x130>
 800d5ae:	9105      	str	r1, [sp, #20]
 800d5b0:	e7c4      	b.n	800d53c <_svfiprintf_r+0x130>
 800d5b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e7f0      	b.n	800d59e <_svfiprintf_r+0x192>
 800d5bc:	ab03      	add	r3, sp, #12
 800d5be:	9300      	str	r3, [sp, #0]
 800d5c0:	462a      	mov	r2, r5
 800d5c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d5fc <_svfiprintf_r+0x1f0>)
 800d5c4:	a904      	add	r1, sp, #16
 800d5c6:	4638      	mov	r0, r7
 800d5c8:	f7fd f9aa 	bl	800a920 <_printf_float>
 800d5cc:	1c42      	adds	r2, r0, #1
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	d1d6      	bne.n	800d580 <_svfiprintf_r+0x174>
 800d5d2:	89ab      	ldrh	r3, [r5, #12]
 800d5d4:	065b      	lsls	r3, r3, #25
 800d5d6:	f53f af2d 	bmi.w	800d434 <_svfiprintf_r+0x28>
 800d5da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5dc:	e72c      	b.n	800d438 <_svfiprintf_r+0x2c>
 800d5de:	ab03      	add	r3, sp, #12
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	462a      	mov	r2, r5
 800d5e4:	4b05      	ldr	r3, [pc, #20]	@ (800d5fc <_svfiprintf_r+0x1f0>)
 800d5e6:	a904      	add	r1, sp, #16
 800d5e8:	4638      	mov	r0, r7
 800d5ea:	f7fd fc31 	bl	800ae50 <_printf_i>
 800d5ee:	e7ed      	b.n	800d5cc <_svfiprintf_r+0x1c0>
 800d5f0:	0800f110 	.word	0x0800f110
 800d5f4:	0800f11a 	.word	0x0800f11a
 800d5f8:	0800a921 	.word	0x0800a921
 800d5fc:	0800d357 	.word	0x0800d357
 800d600:	0800f116 	.word	0x0800f116

0800d604 <__sflush_r>:
 800d604:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d60c:	0716      	lsls	r6, r2, #28
 800d60e:	4605      	mov	r5, r0
 800d610:	460c      	mov	r4, r1
 800d612:	d454      	bmi.n	800d6be <__sflush_r+0xba>
 800d614:	684b      	ldr	r3, [r1, #4]
 800d616:	2b00      	cmp	r3, #0
 800d618:	dc02      	bgt.n	800d620 <__sflush_r+0x1c>
 800d61a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	dd48      	ble.n	800d6b2 <__sflush_r+0xae>
 800d620:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d622:	2e00      	cmp	r6, #0
 800d624:	d045      	beq.n	800d6b2 <__sflush_r+0xae>
 800d626:	2300      	movs	r3, #0
 800d628:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d62c:	682f      	ldr	r7, [r5, #0]
 800d62e:	6a21      	ldr	r1, [r4, #32]
 800d630:	602b      	str	r3, [r5, #0]
 800d632:	d030      	beq.n	800d696 <__sflush_r+0x92>
 800d634:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d636:	89a3      	ldrh	r3, [r4, #12]
 800d638:	0759      	lsls	r1, r3, #29
 800d63a:	d505      	bpl.n	800d648 <__sflush_r+0x44>
 800d63c:	6863      	ldr	r3, [r4, #4]
 800d63e:	1ad2      	subs	r2, r2, r3
 800d640:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d642:	b10b      	cbz	r3, 800d648 <__sflush_r+0x44>
 800d644:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d646:	1ad2      	subs	r2, r2, r3
 800d648:	2300      	movs	r3, #0
 800d64a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d64c:	6a21      	ldr	r1, [r4, #32]
 800d64e:	4628      	mov	r0, r5
 800d650:	47b0      	blx	r6
 800d652:	1c43      	adds	r3, r0, #1
 800d654:	89a3      	ldrh	r3, [r4, #12]
 800d656:	d106      	bne.n	800d666 <__sflush_r+0x62>
 800d658:	6829      	ldr	r1, [r5, #0]
 800d65a:	291d      	cmp	r1, #29
 800d65c:	d82b      	bhi.n	800d6b6 <__sflush_r+0xb2>
 800d65e:	4a2a      	ldr	r2, [pc, #168]	@ (800d708 <__sflush_r+0x104>)
 800d660:	410a      	asrs	r2, r1
 800d662:	07d6      	lsls	r6, r2, #31
 800d664:	d427      	bmi.n	800d6b6 <__sflush_r+0xb2>
 800d666:	2200      	movs	r2, #0
 800d668:	6062      	str	r2, [r4, #4]
 800d66a:	04d9      	lsls	r1, r3, #19
 800d66c:	6922      	ldr	r2, [r4, #16]
 800d66e:	6022      	str	r2, [r4, #0]
 800d670:	d504      	bpl.n	800d67c <__sflush_r+0x78>
 800d672:	1c42      	adds	r2, r0, #1
 800d674:	d101      	bne.n	800d67a <__sflush_r+0x76>
 800d676:	682b      	ldr	r3, [r5, #0]
 800d678:	b903      	cbnz	r3, 800d67c <__sflush_r+0x78>
 800d67a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d67c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d67e:	602f      	str	r7, [r5, #0]
 800d680:	b1b9      	cbz	r1, 800d6b2 <__sflush_r+0xae>
 800d682:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d686:	4299      	cmp	r1, r3
 800d688:	d002      	beq.n	800d690 <__sflush_r+0x8c>
 800d68a:	4628      	mov	r0, r5
 800d68c:	f7fe fd58 	bl	800c140 <_free_r>
 800d690:	2300      	movs	r3, #0
 800d692:	6363      	str	r3, [r4, #52]	@ 0x34
 800d694:	e00d      	b.n	800d6b2 <__sflush_r+0xae>
 800d696:	2301      	movs	r3, #1
 800d698:	4628      	mov	r0, r5
 800d69a:	47b0      	blx	r6
 800d69c:	4602      	mov	r2, r0
 800d69e:	1c50      	adds	r0, r2, #1
 800d6a0:	d1c9      	bne.n	800d636 <__sflush_r+0x32>
 800d6a2:	682b      	ldr	r3, [r5, #0]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d0c6      	beq.n	800d636 <__sflush_r+0x32>
 800d6a8:	2b1d      	cmp	r3, #29
 800d6aa:	d001      	beq.n	800d6b0 <__sflush_r+0xac>
 800d6ac:	2b16      	cmp	r3, #22
 800d6ae:	d11e      	bne.n	800d6ee <__sflush_r+0xea>
 800d6b0:	602f      	str	r7, [r5, #0]
 800d6b2:	2000      	movs	r0, #0
 800d6b4:	e022      	b.n	800d6fc <__sflush_r+0xf8>
 800d6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6ba:	b21b      	sxth	r3, r3
 800d6bc:	e01b      	b.n	800d6f6 <__sflush_r+0xf2>
 800d6be:	690f      	ldr	r7, [r1, #16]
 800d6c0:	2f00      	cmp	r7, #0
 800d6c2:	d0f6      	beq.n	800d6b2 <__sflush_r+0xae>
 800d6c4:	0793      	lsls	r3, r2, #30
 800d6c6:	680e      	ldr	r6, [r1, #0]
 800d6c8:	bf08      	it	eq
 800d6ca:	694b      	ldreq	r3, [r1, #20]
 800d6cc:	600f      	str	r7, [r1, #0]
 800d6ce:	bf18      	it	ne
 800d6d0:	2300      	movne	r3, #0
 800d6d2:	eba6 0807 	sub.w	r8, r6, r7
 800d6d6:	608b      	str	r3, [r1, #8]
 800d6d8:	f1b8 0f00 	cmp.w	r8, #0
 800d6dc:	dde9      	ble.n	800d6b2 <__sflush_r+0xae>
 800d6de:	6a21      	ldr	r1, [r4, #32]
 800d6e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d6e2:	4643      	mov	r3, r8
 800d6e4:	463a      	mov	r2, r7
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	47b0      	blx	r6
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	dc08      	bgt.n	800d700 <__sflush_r+0xfc>
 800d6ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6f6:	81a3      	strh	r3, [r4, #12]
 800d6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d700:	4407      	add	r7, r0
 800d702:	eba8 0800 	sub.w	r8, r8, r0
 800d706:	e7e7      	b.n	800d6d8 <__sflush_r+0xd4>
 800d708:	dfbffffe 	.word	0xdfbffffe

0800d70c <_fflush_r>:
 800d70c:	b538      	push	{r3, r4, r5, lr}
 800d70e:	690b      	ldr	r3, [r1, #16]
 800d710:	4605      	mov	r5, r0
 800d712:	460c      	mov	r4, r1
 800d714:	b913      	cbnz	r3, 800d71c <_fflush_r+0x10>
 800d716:	2500      	movs	r5, #0
 800d718:	4628      	mov	r0, r5
 800d71a:	bd38      	pop	{r3, r4, r5, pc}
 800d71c:	b118      	cbz	r0, 800d726 <_fflush_r+0x1a>
 800d71e:	6a03      	ldr	r3, [r0, #32]
 800d720:	b90b      	cbnz	r3, 800d726 <_fflush_r+0x1a>
 800d722:	f7fd fd41 	bl	800b1a8 <__sinit>
 800d726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d0f3      	beq.n	800d716 <_fflush_r+0xa>
 800d72e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d730:	07d0      	lsls	r0, r2, #31
 800d732:	d404      	bmi.n	800d73e <_fflush_r+0x32>
 800d734:	0599      	lsls	r1, r3, #22
 800d736:	d402      	bmi.n	800d73e <_fflush_r+0x32>
 800d738:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d73a:	f7fd fe94 	bl	800b466 <__retarget_lock_acquire_recursive>
 800d73e:	4628      	mov	r0, r5
 800d740:	4621      	mov	r1, r4
 800d742:	f7ff ff5f 	bl	800d604 <__sflush_r>
 800d746:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d748:	07da      	lsls	r2, r3, #31
 800d74a:	4605      	mov	r5, r0
 800d74c:	d4e4      	bmi.n	800d718 <_fflush_r+0xc>
 800d74e:	89a3      	ldrh	r3, [r4, #12]
 800d750:	059b      	lsls	r3, r3, #22
 800d752:	d4e1      	bmi.n	800d718 <_fflush_r+0xc>
 800d754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d756:	f7fd fe87 	bl	800b468 <__retarget_lock_release_recursive>
 800d75a:	e7dd      	b.n	800d718 <_fflush_r+0xc>

0800d75c <memmove>:
 800d75c:	4288      	cmp	r0, r1
 800d75e:	b510      	push	{r4, lr}
 800d760:	eb01 0402 	add.w	r4, r1, r2
 800d764:	d902      	bls.n	800d76c <memmove+0x10>
 800d766:	4284      	cmp	r4, r0
 800d768:	4623      	mov	r3, r4
 800d76a:	d807      	bhi.n	800d77c <memmove+0x20>
 800d76c:	1e43      	subs	r3, r0, #1
 800d76e:	42a1      	cmp	r1, r4
 800d770:	d008      	beq.n	800d784 <memmove+0x28>
 800d772:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d776:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d77a:	e7f8      	b.n	800d76e <memmove+0x12>
 800d77c:	4402      	add	r2, r0
 800d77e:	4601      	mov	r1, r0
 800d780:	428a      	cmp	r2, r1
 800d782:	d100      	bne.n	800d786 <memmove+0x2a>
 800d784:	bd10      	pop	{r4, pc}
 800d786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d78a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d78e:	e7f7      	b.n	800d780 <memmove+0x24>

0800d790 <_sbrk_r>:
 800d790:	b538      	push	{r3, r4, r5, lr}
 800d792:	4d06      	ldr	r5, [pc, #24]	@ (800d7ac <_sbrk_r+0x1c>)
 800d794:	2300      	movs	r3, #0
 800d796:	4604      	mov	r4, r0
 800d798:	4608      	mov	r0, r1
 800d79a:	602b      	str	r3, [r5, #0]
 800d79c:	f7f6 fa38 	bl	8003c10 <_sbrk>
 800d7a0:	1c43      	adds	r3, r0, #1
 800d7a2:	d102      	bne.n	800d7aa <_sbrk_r+0x1a>
 800d7a4:	682b      	ldr	r3, [r5, #0]
 800d7a6:	b103      	cbz	r3, 800d7aa <_sbrk_r+0x1a>
 800d7a8:	6023      	str	r3, [r4, #0]
 800d7aa:	bd38      	pop	{r3, r4, r5, pc}
 800d7ac:	200010f0 	.word	0x200010f0

0800d7b0 <__assert_func>:
 800d7b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d7b2:	4614      	mov	r4, r2
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	4b09      	ldr	r3, [pc, #36]	@ (800d7dc <__assert_func+0x2c>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4605      	mov	r5, r0
 800d7bc:	68d8      	ldr	r0, [r3, #12]
 800d7be:	b954      	cbnz	r4, 800d7d6 <__assert_func+0x26>
 800d7c0:	4b07      	ldr	r3, [pc, #28]	@ (800d7e0 <__assert_func+0x30>)
 800d7c2:	461c      	mov	r4, r3
 800d7c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d7c8:	9100      	str	r1, [sp, #0]
 800d7ca:	462b      	mov	r3, r5
 800d7cc:	4905      	ldr	r1, [pc, #20]	@ (800d7e4 <__assert_func+0x34>)
 800d7ce:	f000 f84f 	bl	800d870 <fiprintf>
 800d7d2:	f000 f85f 	bl	800d894 <abort>
 800d7d6:	4b04      	ldr	r3, [pc, #16]	@ (800d7e8 <__assert_func+0x38>)
 800d7d8:	e7f4      	b.n	800d7c4 <__assert_func+0x14>
 800d7da:	bf00      	nop
 800d7dc:	20000250 	.word	0x20000250
 800d7e0:	0800f15c 	.word	0x0800f15c
 800d7e4:	0800f12e 	.word	0x0800f12e
 800d7e8:	0800f121 	.word	0x0800f121

0800d7ec <_calloc_r>:
 800d7ec:	b570      	push	{r4, r5, r6, lr}
 800d7ee:	fba1 5402 	umull	r5, r4, r1, r2
 800d7f2:	b93c      	cbnz	r4, 800d804 <_calloc_r+0x18>
 800d7f4:	4629      	mov	r1, r5
 800d7f6:	f7ff f851 	bl	800c89c <_malloc_r>
 800d7fa:	4606      	mov	r6, r0
 800d7fc:	b928      	cbnz	r0, 800d80a <_calloc_r+0x1e>
 800d7fe:	2600      	movs	r6, #0
 800d800:	4630      	mov	r0, r6
 800d802:	bd70      	pop	{r4, r5, r6, pc}
 800d804:	220c      	movs	r2, #12
 800d806:	6002      	str	r2, [r0, #0]
 800d808:	e7f9      	b.n	800d7fe <_calloc_r+0x12>
 800d80a:	462a      	mov	r2, r5
 800d80c:	4621      	mov	r1, r4
 800d80e:	f7fd fd78 	bl	800b302 <memset>
 800d812:	e7f5      	b.n	800d800 <_calloc_r+0x14>

0800d814 <_realloc_r>:
 800d814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d818:	4680      	mov	r8, r0
 800d81a:	4615      	mov	r5, r2
 800d81c:	460c      	mov	r4, r1
 800d81e:	b921      	cbnz	r1, 800d82a <_realloc_r+0x16>
 800d820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d824:	4611      	mov	r1, r2
 800d826:	f7ff b839 	b.w	800c89c <_malloc_r>
 800d82a:	b92a      	cbnz	r2, 800d838 <_realloc_r+0x24>
 800d82c:	f7fe fc88 	bl	800c140 <_free_r>
 800d830:	2400      	movs	r4, #0
 800d832:	4620      	mov	r0, r4
 800d834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d838:	f000 f833 	bl	800d8a2 <_malloc_usable_size_r>
 800d83c:	4285      	cmp	r5, r0
 800d83e:	4606      	mov	r6, r0
 800d840:	d802      	bhi.n	800d848 <_realloc_r+0x34>
 800d842:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d846:	d8f4      	bhi.n	800d832 <_realloc_r+0x1e>
 800d848:	4629      	mov	r1, r5
 800d84a:	4640      	mov	r0, r8
 800d84c:	f7ff f826 	bl	800c89c <_malloc_r>
 800d850:	4607      	mov	r7, r0
 800d852:	2800      	cmp	r0, #0
 800d854:	d0ec      	beq.n	800d830 <_realloc_r+0x1c>
 800d856:	42b5      	cmp	r5, r6
 800d858:	462a      	mov	r2, r5
 800d85a:	4621      	mov	r1, r4
 800d85c:	bf28      	it	cs
 800d85e:	4632      	movcs	r2, r6
 800d860:	f7fd fe0b 	bl	800b47a <memcpy>
 800d864:	4621      	mov	r1, r4
 800d866:	4640      	mov	r0, r8
 800d868:	f7fe fc6a 	bl	800c140 <_free_r>
 800d86c:	463c      	mov	r4, r7
 800d86e:	e7e0      	b.n	800d832 <_realloc_r+0x1e>

0800d870 <fiprintf>:
 800d870:	b40e      	push	{r1, r2, r3}
 800d872:	b503      	push	{r0, r1, lr}
 800d874:	4601      	mov	r1, r0
 800d876:	ab03      	add	r3, sp, #12
 800d878:	4805      	ldr	r0, [pc, #20]	@ (800d890 <fiprintf+0x20>)
 800d87a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d87e:	6800      	ldr	r0, [r0, #0]
 800d880:	9301      	str	r3, [sp, #4]
 800d882:	f000 f83f 	bl	800d904 <_vfiprintf_r>
 800d886:	b002      	add	sp, #8
 800d888:	f85d eb04 	ldr.w	lr, [sp], #4
 800d88c:	b003      	add	sp, #12
 800d88e:	4770      	bx	lr
 800d890:	20000250 	.word	0x20000250

0800d894 <abort>:
 800d894:	b508      	push	{r3, lr}
 800d896:	2006      	movs	r0, #6
 800d898:	f000 fa08 	bl	800dcac <raise>
 800d89c:	2001      	movs	r0, #1
 800d89e:	f7f6 f93f 	bl	8003b20 <_exit>

0800d8a2 <_malloc_usable_size_r>:
 800d8a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8a6:	1f18      	subs	r0, r3, #4
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	bfbc      	itt	lt
 800d8ac:	580b      	ldrlt	r3, [r1, r0]
 800d8ae:	18c0      	addlt	r0, r0, r3
 800d8b0:	4770      	bx	lr

0800d8b2 <__sfputc_r>:
 800d8b2:	6893      	ldr	r3, [r2, #8]
 800d8b4:	3b01      	subs	r3, #1
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	b410      	push	{r4}
 800d8ba:	6093      	str	r3, [r2, #8]
 800d8bc:	da08      	bge.n	800d8d0 <__sfputc_r+0x1e>
 800d8be:	6994      	ldr	r4, [r2, #24]
 800d8c0:	42a3      	cmp	r3, r4
 800d8c2:	db01      	blt.n	800d8c8 <__sfputc_r+0x16>
 800d8c4:	290a      	cmp	r1, #10
 800d8c6:	d103      	bne.n	800d8d0 <__sfputc_r+0x1e>
 800d8c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8cc:	f000 b932 	b.w	800db34 <__swbuf_r>
 800d8d0:	6813      	ldr	r3, [r2, #0]
 800d8d2:	1c58      	adds	r0, r3, #1
 800d8d4:	6010      	str	r0, [r2, #0]
 800d8d6:	7019      	strb	r1, [r3, #0]
 800d8d8:	4608      	mov	r0, r1
 800d8da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8de:	4770      	bx	lr

0800d8e0 <__sfputs_r>:
 800d8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8e2:	4606      	mov	r6, r0
 800d8e4:	460f      	mov	r7, r1
 800d8e6:	4614      	mov	r4, r2
 800d8e8:	18d5      	adds	r5, r2, r3
 800d8ea:	42ac      	cmp	r4, r5
 800d8ec:	d101      	bne.n	800d8f2 <__sfputs_r+0x12>
 800d8ee:	2000      	movs	r0, #0
 800d8f0:	e007      	b.n	800d902 <__sfputs_r+0x22>
 800d8f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8f6:	463a      	mov	r2, r7
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	f7ff ffda 	bl	800d8b2 <__sfputc_r>
 800d8fe:	1c43      	adds	r3, r0, #1
 800d900:	d1f3      	bne.n	800d8ea <__sfputs_r+0xa>
 800d902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d904 <_vfiprintf_r>:
 800d904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d908:	460d      	mov	r5, r1
 800d90a:	b09d      	sub	sp, #116	@ 0x74
 800d90c:	4614      	mov	r4, r2
 800d90e:	4698      	mov	r8, r3
 800d910:	4606      	mov	r6, r0
 800d912:	b118      	cbz	r0, 800d91c <_vfiprintf_r+0x18>
 800d914:	6a03      	ldr	r3, [r0, #32]
 800d916:	b90b      	cbnz	r3, 800d91c <_vfiprintf_r+0x18>
 800d918:	f7fd fc46 	bl	800b1a8 <__sinit>
 800d91c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d91e:	07d9      	lsls	r1, r3, #31
 800d920:	d405      	bmi.n	800d92e <_vfiprintf_r+0x2a>
 800d922:	89ab      	ldrh	r3, [r5, #12]
 800d924:	059a      	lsls	r2, r3, #22
 800d926:	d402      	bmi.n	800d92e <_vfiprintf_r+0x2a>
 800d928:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d92a:	f7fd fd9c 	bl	800b466 <__retarget_lock_acquire_recursive>
 800d92e:	89ab      	ldrh	r3, [r5, #12]
 800d930:	071b      	lsls	r3, r3, #28
 800d932:	d501      	bpl.n	800d938 <_vfiprintf_r+0x34>
 800d934:	692b      	ldr	r3, [r5, #16]
 800d936:	b99b      	cbnz	r3, 800d960 <_vfiprintf_r+0x5c>
 800d938:	4629      	mov	r1, r5
 800d93a:	4630      	mov	r0, r6
 800d93c:	f000 f938 	bl	800dbb0 <__swsetup_r>
 800d940:	b170      	cbz	r0, 800d960 <_vfiprintf_r+0x5c>
 800d942:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d944:	07dc      	lsls	r4, r3, #31
 800d946:	d504      	bpl.n	800d952 <_vfiprintf_r+0x4e>
 800d948:	f04f 30ff 	mov.w	r0, #4294967295
 800d94c:	b01d      	add	sp, #116	@ 0x74
 800d94e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d952:	89ab      	ldrh	r3, [r5, #12]
 800d954:	0598      	lsls	r0, r3, #22
 800d956:	d4f7      	bmi.n	800d948 <_vfiprintf_r+0x44>
 800d958:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d95a:	f7fd fd85 	bl	800b468 <__retarget_lock_release_recursive>
 800d95e:	e7f3      	b.n	800d948 <_vfiprintf_r+0x44>
 800d960:	2300      	movs	r3, #0
 800d962:	9309      	str	r3, [sp, #36]	@ 0x24
 800d964:	2320      	movs	r3, #32
 800d966:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d96a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d96e:	2330      	movs	r3, #48	@ 0x30
 800d970:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800db20 <_vfiprintf_r+0x21c>
 800d974:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d978:	f04f 0901 	mov.w	r9, #1
 800d97c:	4623      	mov	r3, r4
 800d97e:	469a      	mov	sl, r3
 800d980:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d984:	b10a      	cbz	r2, 800d98a <_vfiprintf_r+0x86>
 800d986:	2a25      	cmp	r2, #37	@ 0x25
 800d988:	d1f9      	bne.n	800d97e <_vfiprintf_r+0x7a>
 800d98a:	ebba 0b04 	subs.w	fp, sl, r4
 800d98e:	d00b      	beq.n	800d9a8 <_vfiprintf_r+0xa4>
 800d990:	465b      	mov	r3, fp
 800d992:	4622      	mov	r2, r4
 800d994:	4629      	mov	r1, r5
 800d996:	4630      	mov	r0, r6
 800d998:	f7ff ffa2 	bl	800d8e0 <__sfputs_r>
 800d99c:	3001      	adds	r0, #1
 800d99e:	f000 80a7 	beq.w	800daf0 <_vfiprintf_r+0x1ec>
 800d9a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9a4:	445a      	add	r2, fp
 800d9a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9a8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	f000 809f 	beq.w	800daf0 <_vfiprintf_r+0x1ec>
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d9b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9bc:	f10a 0a01 	add.w	sl, sl, #1
 800d9c0:	9304      	str	r3, [sp, #16]
 800d9c2:	9307      	str	r3, [sp, #28]
 800d9c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9ca:	4654      	mov	r4, sl
 800d9cc:	2205      	movs	r2, #5
 800d9ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9d2:	4853      	ldr	r0, [pc, #332]	@ (800db20 <_vfiprintf_r+0x21c>)
 800d9d4:	f7f2 fc1c 	bl	8000210 <memchr>
 800d9d8:	9a04      	ldr	r2, [sp, #16]
 800d9da:	b9d8      	cbnz	r0, 800da14 <_vfiprintf_r+0x110>
 800d9dc:	06d1      	lsls	r1, r2, #27
 800d9de:	bf44      	itt	mi
 800d9e0:	2320      	movmi	r3, #32
 800d9e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9e6:	0713      	lsls	r3, r2, #28
 800d9e8:	bf44      	itt	mi
 800d9ea:	232b      	movmi	r3, #43	@ 0x2b
 800d9ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9f6:	d015      	beq.n	800da24 <_vfiprintf_r+0x120>
 800d9f8:	9a07      	ldr	r2, [sp, #28]
 800d9fa:	4654      	mov	r4, sl
 800d9fc:	2000      	movs	r0, #0
 800d9fe:	f04f 0c0a 	mov.w	ip, #10
 800da02:	4621      	mov	r1, r4
 800da04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da08:	3b30      	subs	r3, #48	@ 0x30
 800da0a:	2b09      	cmp	r3, #9
 800da0c:	d94b      	bls.n	800daa6 <_vfiprintf_r+0x1a2>
 800da0e:	b1b0      	cbz	r0, 800da3e <_vfiprintf_r+0x13a>
 800da10:	9207      	str	r2, [sp, #28]
 800da12:	e014      	b.n	800da3e <_vfiprintf_r+0x13a>
 800da14:	eba0 0308 	sub.w	r3, r0, r8
 800da18:	fa09 f303 	lsl.w	r3, r9, r3
 800da1c:	4313      	orrs	r3, r2
 800da1e:	9304      	str	r3, [sp, #16]
 800da20:	46a2      	mov	sl, r4
 800da22:	e7d2      	b.n	800d9ca <_vfiprintf_r+0xc6>
 800da24:	9b03      	ldr	r3, [sp, #12]
 800da26:	1d19      	adds	r1, r3, #4
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	9103      	str	r1, [sp, #12]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	bfbb      	ittet	lt
 800da30:	425b      	neglt	r3, r3
 800da32:	f042 0202 	orrlt.w	r2, r2, #2
 800da36:	9307      	strge	r3, [sp, #28]
 800da38:	9307      	strlt	r3, [sp, #28]
 800da3a:	bfb8      	it	lt
 800da3c:	9204      	strlt	r2, [sp, #16]
 800da3e:	7823      	ldrb	r3, [r4, #0]
 800da40:	2b2e      	cmp	r3, #46	@ 0x2e
 800da42:	d10a      	bne.n	800da5a <_vfiprintf_r+0x156>
 800da44:	7863      	ldrb	r3, [r4, #1]
 800da46:	2b2a      	cmp	r3, #42	@ 0x2a
 800da48:	d132      	bne.n	800dab0 <_vfiprintf_r+0x1ac>
 800da4a:	9b03      	ldr	r3, [sp, #12]
 800da4c:	1d1a      	adds	r2, r3, #4
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	9203      	str	r2, [sp, #12]
 800da52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da56:	3402      	adds	r4, #2
 800da58:	9305      	str	r3, [sp, #20]
 800da5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db30 <_vfiprintf_r+0x22c>
 800da5e:	7821      	ldrb	r1, [r4, #0]
 800da60:	2203      	movs	r2, #3
 800da62:	4650      	mov	r0, sl
 800da64:	f7f2 fbd4 	bl	8000210 <memchr>
 800da68:	b138      	cbz	r0, 800da7a <_vfiprintf_r+0x176>
 800da6a:	9b04      	ldr	r3, [sp, #16]
 800da6c:	eba0 000a 	sub.w	r0, r0, sl
 800da70:	2240      	movs	r2, #64	@ 0x40
 800da72:	4082      	lsls	r2, r0
 800da74:	4313      	orrs	r3, r2
 800da76:	3401      	adds	r4, #1
 800da78:	9304      	str	r3, [sp, #16]
 800da7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da7e:	4829      	ldr	r0, [pc, #164]	@ (800db24 <_vfiprintf_r+0x220>)
 800da80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da84:	2206      	movs	r2, #6
 800da86:	f7f2 fbc3 	bl	8000210 <memchr>
 800da8a:	2800      	cmp	r0, #0
 800da8c:	d03f      	beq.n	800db0e <_vfiprintf_r+0x20a>
 800da8e:	4b26      	ldr	r3, [pc, #152]	@ (800db28 <_vfiprintf_r+0x224>)
 800da90:	bb1b      	cbnz	r3, 800dada <_vfiprintf_r+0x1d6>
 800da92:	9b03      	ldr	r3, [sp, #12]
 800da94:	3307      	adds	r3, #7
 800da96:	f023 0307 	bic.w	r3, r3, #7
 800da9a:	3308      	adds	r3, #8
 800da9c:	9303      	str	r3, [sp, #12]
 800da9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daa0:	443b      	add	r3, r7
 800daa2:	9309      	str	r3, [sp, #36]	@ 0x24
 800daa4:	e76a      	b.n	800d97c <_vfiprintf_r+0x78>
 800daa6:	fb0c 3202 	mla	r2, ip, r2, r3
 800daaa:	460c      	mov	r4, r1
 800daac:	2001      	movs	r0, #1
 800daae:	e7a8      	b.n	800da02 <_vfiprintf_r+0xfe>
 800dab0:	2300      	movs	r3, #0
 800dab2:	3401      	adds	r4, #1
 800dab4:	9305      	str	r3, [sp, #20]
 800dab6:	4619      	mov	r1, r3
 800dab8:	f04f 0c0a 	mov.w	ip, #10
 800dabc:	4620      	mov	r0, r4
 800dabe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dac2:	3a30      	subs	r2, #48	@ 0x30
 800dac4:	2a09      	cmp	r2, #9
 800dac6:	d903      	bls.n	800dad0 <_vfiprintf_r+0x1cc>
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d0c6      	beq.n	800da5a <_vfiprintf_r+0x156>
 800dacc:	9105      	str	r1, [sp, #20]
 800dace:	e7c4      	b.n	800da5a <_vfiprintf_r+0x156>
 800dad0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dad4:	4604      	mov	r4, r0
 800dad6:	2301      	movs	r3, #1
 800dad8:	e7f0      	b.n	800dabc <_vfiprintf_r+0x1b8>
 800dada:	ab03      	add	r3, sp, #12
 800dadc:	9300      	str	r3, [sp, #0]
 800dade:	462a      	mov	r2, r5
 800dae0:	4b12      	ldr	r3, [pc, #72]	@ (800db2c <_vfiprintf_r+0x228>)
 800dae2:	a904      	add	r1, sp, #16
 800dae4:	4630      	mov	r0, r6
 800dae6:	f7fc ff1b 	bl	800a920 <_printf_float>
 800daea:	4607      	mov	r7, r0
 800daec:	1c78      	adds	r0, r7, #1
 800daee:	d1d6      	bne.n	800da9e <_vfiprintf_r+0x19a>
 800daf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daf2:	07d9      	lsls	r1, r3, #31
 800daf4:	d405      	bmi.n	800db02 <_vfiprintf_r+0x1fe>
 800daf6:	89ab      	ldrh	r3, [r5, #12]
 800daf8:	059a      	lsls	r2, r3, #22
 800dafa:	d402      	bmi.n	800db02 <_vfiprintf_r+0x1fe>
 800dafc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dafe:	f7fd fcb3 	bl	800b468 <__retarget_lock_release_recursive>
 800db02:	89ab      	ldrh	r3, [r5, #12]
 800db04:	065b      	lsls	r3, r3, #25
 800db06:	f53f af1f 	bmi.w	800d948 <_vfiprintf_r+0x44>
 800db0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db0c:	e71e      	b.n	800d94c <_vfiprintf_r+0x48>
 800db0e:	ab03      	add	r3, sp, #12
 800db10:	9300      	str	r3, [sp, #0]
 800db12:	462a      	mov	r2, r5
 800db14:	4b05      	ldr	r3, [pc, #20]	@ (800db2c <_vfiprintf_r+0x228>)
 800db16:	a904      	add	r1, sp, #16
 800db18:	4630      	mov	r0, r6
 800db1a:	f7fd f999 	bl	800ae50 <_printf_i>
 800db1e:	e7e4      	b.n	800daea <_vfiprintf_r+0x1e6>
 800db20:	0800f110 	.word	0x0800f110
 800db24:	0800f11a 	.word	0x0800f11a
 800db28:	0800a921 	.word	0x0800a921
 800db2c:	0800d8e1 	.word	0x0800d8e1
 800db30:	0800f116 	.word	0x0800f116

0800db34 <__swbuf_r>:
 800db34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db36:	460e      	mov	r6, r1
 800db38:	4614      	mov	r4, r2
 800db3a:	4605      	mov	r5, r0
 800db3c:	b118      	cbz	r0, 800db46 <__swbuf_r+0x12>
 800db3e:	6a03      	ldr	r3, [r0, #32]
 800db40:	b90b      	cbnz	r3, 800db46 <__swbuf_r+0x12>
 800db42:	f7fd fb31 	bl	800b1a8 <__sinit>
 800db46:	69a3      	ldr	r3, [r4, #24]
 800db48:	60a3      	str	r3, [r4, #8]
 800db4a:	89a3      	ldrh	r3, [r4, #12]
 800db4c:	071a      	lsls	r2, r3, #28
 800db4e:	d501      	bpl.n	800db54 <__swbuf_r+0x20>
 800db50:	6923      	ldr	r3, [r4, #16]
 800db52:	b943      	cbnz	r3, 800db66 <__swbuf_r+0x32>
 800db54:	4621      	mov	r1, r4
 800db56:	4628      	mov	r0, r5
 800db58:	f000 f82a 	bl	800dbb0 <__swsetup_r>
 800db5c:	b118      	cbz	r0, 800db66 <__swbuf_r+0x32>
 800db5e:	f04f 37ff 	mov.w	r7, #4294967295
 800db62:	4638      	mov	r0, r7
 800db64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db66:	6823      	ldr	r3, [r4, #0]
 800db68:	6922      	ldr	r2, [r4, #16]
 800db6a:	1a98      	subs	r0, r3, r2
 800db6c:	6963      	ldr	r3, [r4, #20]
 800db6e:	b2f6      	uxtb	r6, r6
 800db70:	4283      	cmp	r3, r0
 800db72:	4637      	mov	r7, r6
 800db74:	dc05      	bgt.n	800db82 <__swbuf_r+0x4e>
 800db76:	4621      	mov	r1, r4
 800db78:	4628      	mov	r0, r5
 800db7a:	f7ff fdc7 	bl	800d70c <_fflush_r>
 800db7e:	2800      	cmp	r0, #0
 800db80:	d1ed      	bne.n	800db5e <__swbuf_r+0x2a>
 800db82:	68a3      	ldr	r3, [r4, #8]
 800db84:	3b01      	subs	r3, #1
 800db86:	60a3      	str	r3, [r4, #8]
 800db88:	6823      	ldr	r3, [r4, #0]
 800db8a:	1c5a      	adds	r2, r3, #1
 800db8c:	6022      	str	r2, [r4, #0]
 800db8e:	701e      	strb	r6, [r3, #0]
 800db90:	6962      	ldr	r2, [r4, #20]
 800db92:	1c43      	adds	r3, r0, #1
 800db94:	429a      	cmp	r2, r3
 800db96:	d004      	beq.n	800dba2 <__swbuf_r+0x6e>
 800db98:	89a3      	ldrh	r3, [r4, #12]
 800db9a:	07db      	lsls	r3, r3, #31
 800db9c:	d5e1      	bpl.n	800db62 <__swbuf_r+0x2e>
 800db9e:	2e0a      	cmp	r6, #10
 800dba0:	d1df      	bne.n	800db62 <__swbuf_r+0x2e>
 800dba2:	4621      	mov	r1, r4
 800dba4:	4628      	mov	r0, r5
 800dba6:	f7ff fdb1 	bl	800d70c <_fflush_r>
 800dbaa:	2800      	cmp	r0, #0
 800dbac:	d0d9      	beq.n	800db62 <__swbuf_r+0x2e>
 800dbae:	e7d6      	b.n	800db5e <__swbuf_r+0x2a>

0800dbb0 <__swsetup_r>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	4b29      	ldr	r3, [pc, #164]	@ (800dc58 <__swsetup_r+0xa8>)
 800dbb4:	4605      	mov	r5, r0
 800dbb6:	6818      	ldr	r0, [r3, #0]
 800dbb8:	460c      	mov	r4, r1
 800dbba:	b118      	cbz	r0, 800dbc4 <__swsetup_r+0x14>
 800dbbc:	6a03      	ldr	r3, [r0, #32]
 800dbbe:	b90b      	cbnz	r3, 800dbc4 <__swsetup_r+0x14>
 800dbc0:	f7fd faf2 	bl	800b1a8 <__sinit>
 800dbc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbc8:	0719      	lsls	r1, r3, #28
 800dbca:	d422      	bmi.n	800dc12 <__swsetup_r+0x62>
 800dbcc:	06da      	lsls	r2, r3, #27
 800dbce:	d407      	bmi.n	800dbe0 <__swsetup_r+0x30>
 800dbd0:	2209      	movs	r2, #9
 800dbd2:	602a      	str	r2, [r5, #0]
 800dbd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbd8:	81a3      	strh	r3, [r4, #12]
 800dbda:	f04f 30ff 	mov.w	r0, #4294967295
 800dbde:	e033      	b.n	800dc48 <__swsetup_r+0x98>
 800dbe0:	0758      	lsls	r0, r3, #29
 800dbe2:	d512      	bpl.n	800dc0a <__swsetup_r+0x5a>
 800dbe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbe6:	b141      	cbz	r1, 800dbfa <__swsetup_r+0x4a>
 800dbe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbec:	4299      	cmp	r1, r3
 800dbee:	d002      	beq.n	800dbf6 <__swsetup_r+0x46>
 800dbf0:	4628      	mov	r0, r5
 800dbf2:	f7fe faa5 	bl	800c140 <_free_r>
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbfa:	89a3      	ldrh	r3, [r4, #12]
 800dbfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc00:	81a3      	strh	r3, [r4, #12]
 800dc02:	2300      	movs	r3, #0
 800dc04:	6063      	str	r3, [r4, #4]
 800dc06:	6923      	ldr	r3, [r4, #16]
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	89a3      	ldrh	r3, [r4, #12]
 800dc0c:	f043 0308 	orr.w	r3, r3, #8
 800dc10:	81a3      	strh	r3, [r4, #12]
 800dc12:	6923      	ldr	r3, [r4, #16]
 800dc14:	b94b      	cbnz	r3, 800dc2a <__swsetup_r+0x7a>
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc20:	d003      	beq.n	800dc2a <__swsetup_r+0x7a>
 800dc22:	4621      	mov	r1, r4
 800dc24:	4628      	mov	r0, r5
 800dc26:	f000 f883 	bl	800dd30 <__smakebuf_r>
 800dc2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc2e:	f013 0201 	ands.w	r2, r3, #1
 800dc32:	d00a      	beq.n	800dc4a <__swsetup_r+0x9a>
 800dc34:	2200      	movs	r2, #0
 800dc36:	60a2      	str	r2, [r4, #8]
 800dc38:	6962      	ldr	r2, [r4, #20]
 800dc3a:	4252      	negs	r2, r2
 800dc3c:	61a2      	str	r2, [r4, #24]
 800dc3e:	6922      	ldr	r2, [r4, #16]
 800dc40:	b942      	cbnz	r2, 800dc54 <__swsetup_r+0xa4>
 800dc42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc46:	d1c5      	bne.n	800dbd4 <__swsetup_r+0x24>
 800dc48:	bd38      	pop	{r3, r4, r5, pc}
 800dc4a:	0799      	lsls	r1, r3, #30
 800dc4c:	bf58      	it	pl
 800dc4e:	6962      	ldrpl	r2, [r4, #20]
 800dc50:	60a2      	str	r2, [r4, #8]
 800dc52:	e7f4      	b.n	800dc3e <__swsetup_r+0x8e>
 800dc54:	2000      	movs	r0, #0
 800dc56:	e7f7      	b.n	800dc48 <__swsetup_r+0x98>
 800dc58:	20000250 	.word	0x20000250

0800dc5c <_raise_r>:
 800dc5c:	291f      	cmp	r1, #31
 800dc5e:	b538      	push	{r3, r4, r5, lr}
 800dc60:	4605      	mov	r5, r0
 800dc62:	460c      	mov	r4, r1
 800dc64:	d904      	bls.n	800dc70 <_raise_r+0x14>
 800dc66:	2316      	movs	r3, #22
 800dc68:	6003      	str	r3, [r0, #0]
 800dc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6e:	bd38      	pop	{r3, r4, r5, pc}
 800dc70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dc72:	b112      	cbz	r2, 800dc7a <_raise_r+0x1e>
 800dc74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc78:	b94b      	cbnz	r3, 800dc8e <_raise_r+0x32>
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	f000 f830 	bl	800dce0 <_getpid_r>
 800dc80:	4622      	mov	r2, r4
 800dc82:	4601      	mov	r1, r0
 800dc84:	4628      	mov	r0, r5
 800dc86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc8a:	f000 b817 	b.w	800dcbc <_kill_r>
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d00a      	beq.n	800dca8 <_raise_r+0x4c>
 800dc92:	1c59      	adds	r1, r3, #1
 800dc94:	d103      	bne.n	800dc9e <_raise_r+0x42>
 800dc96:	2316      	movs	r3, #22
 800dc98:	6003      	str	r3, [r0, #0]
 800dc9a:	2001      	movs	r0, #1
 800dc9c:	e7e7      	b.n	800dc6e <_raise_r+0x12>
 800dc9e:	2100      	movs	r1, #0
 800dca0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dca4:	4620      	mov	r0, r4
 800dca6:	4798      	blx	r3
 800dca8:	2000      	movs	r0, #0
 800dcaa:	e7e0      	b.n	800dc6e <_raise_r+0x12>

0800dcac <raise>:
 800dcac:	4b02      	ldr	r3, [pc, #8]	@ (800dcb8 <raise+0xc>)
 800dcae:	4601      	mov	r1, r0
 800dcb0:	6818      	ldr	r0, [r3, #0]
 800dcb2:	f7ff bfd3 	b.w	800dc5c <_raise_r>
 800dcb6:	bf00      	nop
 800dcb8:	20000250 	.word	0x20000250

0800dcbc <_kill_r>:
 800dcbc:	b538      	push	{r3, r4, r5, lr}
 800dcbe:	4d07      	ldr	r5, [pc, #28]	@ (800dcdc <_kill_r+0x20>)
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	4604      	mov	r4, r0
 800dcc4:	4608      	mov	r0, r1
 800dcc6:	4611      	mov	r1, r2
 800dcc8:	602b      	str	r3, [r5, #0]
 800dcca:	f7f5 ff19 	bl	8003b00 <_kill>
 800dcce:	1c43      	adds	r3, r0, #1
 800dcd0:	d102      	bne.n	800dcd8 <_kill_r+0x1c>
 800dcd2:	682b      	ldr	r3, [r5, #0]
 800dcd4:	b103      	cbz	r3, 800dcd8 <_kill_r+0x1c>
 800dcd6:	6023      	str	r3, [r4, #0]
 800dcd8:	bd38      	pop	{r3, r4, r5, pc}
 800dcda:	bf00      	nop
 800dcdc:	200010f0 	.word	0x200010f0

0800dce0 <_getpid_r>:
 800dce0:	f7f5 bf06 	b.w	8003af0 <_getpid>

0800dce4 <__swhatbuf_r>:
 800dce4:	b570      	push	{r4, r5, r6, lr}
 800dce6:	460c      	mov	r4, r1
 800dce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcec:	2900      	cmp	r1, #0
 800dcee:	b096      	sub	sp, #88	@ 0x58
 800dcf0:	4615      	mov	r5, r2
 800dcf2:	461e      	mov	r6, r3
 800dcf4:	da0d      	bge.n	800dd12 <__swhatbuf_r+0x2e>
 800dcf6:	89a3      	ldrh	r3, [r4, #12]
 800dcf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dcfc:	f04f 0100 	mov.w	r1, #0
 800dd00:	bf14      	ite	ne
 800dd02:	2340      	movne	r3, #64	@ 0x40
 800dd04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd08:	2000      	movs	r0, #0
 800dd0a:	6031      	str	r1, [r6, #0]
 800dd0c:	602b      	str	r3, [r5, #0]
 800dd0e:	b016      	add	sp, #88	@ 0x58
 800dd10:	bd70      	pop	{r4, r5, r6, pc}
 800dd12:	466a      	mov	r2, sp
 800dd14:	f000 f848 	bl	800dda8 <_fstat_r>
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	dbec      	blt.n	800dcf6 <__swhatbuf_r+0x12>
 800dd1c:	9901      	ldr	r1, [sp, #4]
 800dd1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd26:	4259      	negs	r1, r3
 800dd28:	4159      	adcs	r1, r3
 800dd2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd2e:	e7eb      	b.n	800dd08 <__swhatbuf_r+0x24>

0800dd30 <__smakebuf_r>:
 800dd30:	898b      	ldrh	r3, [r1, #12]
 800dd32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd34:	079d      	lsls	r5, r3, #30
 800dd36:	4606      	mov	r6, r0
 800dd38:	460c      	mov	r4, r1
 800dd3a:	d507      	bpl.n	800dd4c <__smakebuf_r+0x1c>
 800dd3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd40:	6023      	str	r3, [r4, #0]
 800dd42:	6123      	str	r3, [r4, #16]
 800dd44:	2301      	movs	r3, #1
 800dd46:	6163      	str	r3, [r4, #20]
 800dd48:	b003      	add	sp, #12
 800dd4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd4c:	ab01      	add	r3, sp, #4
 800dd4e:	466a      	mov	r2, sp
 800dd50:	f7ff ffc8 	bl	800dce4 <__swhatbuf_r>
 800dd54:	9f00      	ldr	r7, [sp, #0]
 800dd56:	4605      	mov	r5, r0
 800dd58:	4639      	mov	r1, r7
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f7fe fd9e 	bl	800c89c <_malloc_r>
 800dd60:	b948      	cbnz	r0, 800dd76 <__smakebuf_r+0x46>
 800dd62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd66:	059a      	lsls	r2, r3, #22
 800dd68:	d4ee      	bmi.n	800dd48 <__smakebuf_r+0x18>
 800dd6a:	f023 0303 	bic.w	r3, r3, #3
 800dd6e:	f043 0302 	orr.w	r3, r3, #2
 800dd72:	81a3      	strh	r3, [r4, #12]
 800dd74:	e7e2      	b.n	800dd3c <__smakebuf_r+0xc>
 800dd76:	89a3      	ldrh	r3, [r4, #12]
 800dd78:	6020      	str	r0, [r4, #0]
 800dd7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd7e:	81a3      	strh	r3, [r4, #12]
 800dd80:	9b01      	ldr	r3, [sp, #4]
 800dd82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd86:	b15b      	cbz	r3, 800dda0 <__smakebuf_r+0x70>
 800dd88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	f000 f81d 	bl	800ddcc <_isatty_r>
 800dd92:	b128      	cbz	r0, 800dda0 <__smakebuf_r+0x70>
 800dd94:	89a3      	ldrh	r3, [r4, #12]
 800dd96:	f023 0303 	bic.w	r3, r3, #3
 800dd9a:	f043 0301 	orr.w	r3, r3, #1
 800dd9e:	81a3      	strh	r3, [r4, #12]
 800dda0:	89a3      	ldrh	r3, [r4, #12]
 800dda2:	431d      	orrs	r5, r3
 800dda4:	81a5      	strh	r5, [r4, #12]
 800dda6:	e7cf      	b.n	800dd48 <__smakebuf_r+0x18>

0800dda8 <_fstat_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d07      	ldr	r5, [pc, #28]	@ (800ddc8 <_fstat_r+0x20>)
 800ddac:	2300      	movs	r3, #0
 800ddae:	4604      	mov	r4, r0
 800ddb0:	4608      	mov	r0, r1
 800ddb2:	4611      	mov	r1, r2
 800ddb4:	602b      	str	r3, [r5, #0]
 800ddb6:	f7f5 ff03 	bl	8003bc0 <_fstat>
 800ddba:	1c43      	adds	r3, r0, #1
 800ddbc:	d102      	bne.n	800ddc4 <_fstat_r+0x1c>
 800ddbe:	682b      	ldr	r3, [r5, #0]
 800ddc0:	b103      	cbz	r3, 800ddc4 <_fstat_r+0x1c>
 800ddc2:	6023      	str	r3, [r4, #0]
 800ddc4:	bd38      	pop	{r3, r4, r5, pc}
 800ddc6:	bf00      	nop
 800ddc8:	200010f0 	.word	0x200010f0

0800ddcc <_isatty_r>:
 800ddcc:	b538      	push	{r3, r4, r5, lr}
 800ddce:	4d06      	ldr	r5, [pc, #24]	@ (800dde8 <_isatty_r+0x1c>)
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	4604      	mov	r4, r0
 800ddd4:	4608      	mov	r0, r1
 800ddd6:	602b      	str	r3, [r5, #0]
 800ddd8:	f7f5 ff02 	bl	8003be0 <_isatty>
 800dddc:	1c43      	adds	r3, r0, #1
 800ddde:	d102      	bne.n	800dde6 <_isatty_r+0x1a>
 800dde0:	682b      	ldr	r3, [r5, #0]
 800dde2:	b103      	cbz	r3, 800dde6 <_isatty_r+0x1a>
 800dde4:	6023      	str	r3, [r4, #0]
 800dde6:	bd38      	pop	{r3, r4, r5, pc}
 800dde8:	200010f0 	.word	0x200010f0

0800ddec <atan2>:
 800ddec:	f000 b8a8 	b.w	800df40 <__ieee754_atan2>

0800ddf0 <powf>:
 800ddf0:	b508      	push	{r3, lr}
 800ddf2:	ed2d 8b04 	vpush	{d8-d9}
 800ddf6:	eeb0 8a60 	vmov.f32	s16, s1
 800ddfa:	eeb0 9a40 	vmov.f32	s18, s0
 800ddfe:	f000 fb07 	bl	800e410 <__ieee754_powf>
 800de02:	eeb4 8a48 	vcmp.f32	s16, s16
 800de06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de0a:	eef0 8a40 	vmov.f32	s17, s0
 800de0e:	d63e      	bvs.n	800de8e <powf+0x9e>
 800de10:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800de14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de18:	d112      	bne.n	800de40 <powf+0x50>
 800de1a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800de1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de22:	d039      	beq.n	800de98 <powf+0xa8>
 800de24:	eeb0 0a48 	vmov.f32	s0, s16
 800de28:	f000 f839 	bl	800de9e <finitef>
 800de2c:	b378      	cbz	r0, 800de8e <powf+0x9e>
 800de2e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800de32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de36:	d52a      	bpl.n	800de8e <powf+0x9e>
 800de38:	f7fd faea 	bl	800b410 <__errno>
 800de3c:	2322      	movs	r3, #34	@ 0x22
 800de3e:	e014      	b.n	800de6a <powf+0x7a>
 800de40:	f000 f82d 	bl	800de9e <finitef>
 800de44:	b998      	cbnz	r0, 800de6e <powf+0x7e>
 800de46:	eeb0 0a49 	vmov.f32	s0, s18
 800de4a:	f000 f828 	bl	800de9e <finitef>
 800de4e:	b170      	cbz	r0, 800de6e <powf+0x7e>
 800de50:	eeb0 0a48 	vmov.f32	s0, s16
 800de54:	f000 f823 	bl	800de9e <finitef>
 800de58:	b148      	cbz	r0, 800de6e <powf+0x7e>
 800de5a:	eef4 8a68 	vcmp.f32	s17, s17
 800de5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de62:	d7e9      	bvc.n	800de38 <powf+0x48>
 800de64:	f7fd fad4 	bl	800b410 <__errno>
 800de68:	2321      	movs	r3, #33	@ 0x21
 800de6a:	6003      	str	r3, [r0, #0]
 800de6c:	e00f      	b.n	800de8e <powf+0x9e>
 800de6e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800de72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de76:	d10a      	bne.n	800de8e <powf+0x9e>
 800de78:	eeb0 0a49 	vmov.f32	s0, s18
 800de7c:	f000 f80f 	bl	800de9e <finitef>
 800de80:	b128      	cbz	r0, 800de8e <powf+0x9e>
 800de82:	eeb0 0a48 	vmov.f32	s0, s16
 800de86:	f000 f80a 	bl	800de9e <finitef>
 800de8a:	2800      	cmp	r0, #0
 800de8c:	d1d4      	bne.n	800de38 <powf+0x48>
 800de8e:	eeb0 0a68 	vmov.f32	s0, s17
 800de92:	ecbd 8b04 	vpop	{d8-d9}
 800de96:	bd08      	pop	{r3, pc}
 800de98:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800de9c:	e7f7      	b.n	800de8e <powf+0x9e>

0800de9e <finitef>:
 800de9e:	ee10 3a10 	vmov	r3, s0
 800dea2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800dea6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800deaa:	bfac      	ite	ge
 800deac:	2000      	movge	r0, #0
 800deae:	2001      	movlt	r0, #1
 800deb0:	4770      	bx	lr
	...

0800deb4 <round>:
 800deb4:	ec51 0b10 	vmov	r0, r1, d0
 800deb8:	b570      	push	{r4, r5, r6, lr}
 800deba:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800debe:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800dec2:	2a13      	cmp	r2, #19
 800dec4:	460b      	mov	r3, r1
 800dec6:	4605      	mov	r5, r0
 800dec8:	dc1b      	bgt.n	800df02 <round+0x4e>
 800deca:	2a00      	cmp	r2, #0
 800decc:	da0b      	bge.n	800dee6 <round+0x32>
 800dece:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ded2:	3201      	adds	r2, #1
 800ded4:	bf04      	itt	eq
 800ded6:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800deda:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800dede:	2200      	movs	r2, #0
 800dee0:	4619      	mov	r1, r3
 800dee2:	4610      	mov	r0, r2
 800dee4:	e015      	b.n	800df12 <round+0x5e>
 800dee6:	4c15      	ldr	r4, [pc, #84]	@ (800df3c <round+0x88>)
 800dee8:	4114      	asrs	r4, r2
 800deea:	ea04 0601 	and.w	r6, r4, r1
 800deee:	4306      	orrs	r6, r0
 800def0:	d00f      	beq.n	800df12 <round+0x5e>
 800def2:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800def6:	fa41 f202 	asr.w	r2, r1, r2
 800defa:	4413      	add	r3, r2
 800defc:	ea23 0304 	bic.w	r3, r3, r4
 800df00:	e7ed      	b.n	800dede <round+0x2a>
 800df02:	2a33      	cmp	r2, #51	@ 0x33
 800df04:	dd08      	ble.n	800df18 <round+0x64>
 800df06:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800df0a:	d102      	bne.n	800df12 <round+0x5e>
 800df0c:	4602      	mov	r2, r0
 800df0e:	f7f2 f9dd 	bl	80002cc <__adddf3>
 800df12:	ec41 0b10 	vmov	d0, r0, r1
 800df16:	bd70      	pop	{r4, r5, r6, pc}
 800df18:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800df1c:	f04f 34ff 	mov.w	r4, #4294967295
 800df20:	40f4      	lsrs	r4, r6
 800df22:	4204      	tst	r4, r0
 800df24:	d0f5      	beq.n	800df12 <round+0x5e>
 800df26:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800df2a:	2201      	movs	r2, #1
 800df2c:	408a      	lsls	r2, r1
 800df2e:	1952      	adds	r2, r2, r5
 800df30:	bf28      	it	cs
 800df32:	3301      	addcs	r3, #1
 800df34:	ea22 0204 	bic.w	r2, r2, r4
 800df38:	e7d2      	b.n	800dee0 <round+0x2c>
 800df3a:	bf00      	nop
 800df3c:	000fffff 	.word	0x000fffff

0800df40 <__ieee754_atan2>:
 800df40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df44:	ec57 6b11 	vmov	r6, r7, d1
 800df48:	4273      	negs	r3, r6
 800df4a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800e0c8 <__ieee754_atan2+0x188>
 800df4e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800df52:	4333      	orrs	r3, r6
 800df54:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800df58:	4543      	cmp	r3, r8
 800df5a:	ec51 0b10 	vmov	r0, r1, d0
 800df5e:	4635      	mov	r5, r6
 800df60:	d809      	bhi.n	800df76 <__ieee754_atan2+0x36>
 800df62:	4244      	negs	r4, r0
 800df64:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800df68:	4304      	orrs	r4, r0
 800df6a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800df6e:	4544      	cmp	r4, r8
 800df70:	468e      	mov	lr, r1
 800df72:	4681      	mov	r9, r0
 800df74:	d907      	bls.n	800df86 <__ieee754_atan2+0x46>
 800df76:	4632      	mov	r2, r6
 800df78:	463b      	mov	r3, r7
 800df7a:	f7f2 f9a7 	bl	80002cc <__adddf3>
 800df7e:	ec41 0b10 	vmov	d0, r0, r1
 800df82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df86:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800df8a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800df8e:	4334      	orrs	r4, r6
 800df90:	d103      	bne.n	800df9a <__ieee754_atan2+0x5a>
 800df92:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df96:	f000 b89b 	b.w	800e0d0 <atan>
 800df9a:	17bc      	asrs	r4, r7, #30
 800df9c:	f004 0402 	and.w	r4, r4, #2
 800dfa0:	ea53 0909 	orrs.w	r9, r3, r9
 800dfa4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800dfa8:	d107      	bne.n	800dfba <__ieee754_atan2+0x7a>
 800dfaa:	2c02      	cmp	r4, #2
 800dfac:	d05f      	beq.n	800e06e <__ieee754_atan2+0x12e>
 800dfae:	2c03      	cmp	r4, #3
 800dfb0:	d1e5      	bne.n	800df7e <__ieee754_atan2+0x3e>
 800dfb2:	a141      	add	r1, pc, #260	@ (adr r1, 800e0b8 <__ieee754_atan2+0x178>)
 800dfb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfb8:	e7e1      	b.n	800df7e <__ieee754_atan2+0x3e>
 800dfba:	4315      	orrs	r5, r2
 800dfbc:	d106      	bne.n	800dfcc <__ieee754_atan2+0x8c>
 800dfbe:	f1be 0f00 	cmp.w	lr, #0
 800dfc2:	da5f      	bge.n	800e084 <__ieee754_atan2+0x144>
 800dfc4:	a13e      	add	r1, pc, #248	@ (adr r1, 800e0c0 <__ieee754_atan2+0x180>)
 800dfc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfca:	e7d8      	b.n	800df7e <__ieee754_atan2+0x3e>
 800dfcc:	4542      	cmp	r2, r8
 800dfce:	d10f      	bne.n	800dff0 <__ieee754_atan2+0xb0>
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	f104 34ff 	add.w	r4, r4, #4294967295
 800dfd6:	d107      	bne.n	800dfe8 <__ieee754_atan2+0xa8>
 800dfd8:	2c02      	cmp	r4, #2
 800dfda:	d84c      	bhi.n	800e076 <__ieee754_atan2+0x136>
 800dfdc:	4b34      	ldr	r3, [pc, #208]	@ (800e0b0 <__ieee754_atan2+0x170>)
 800dfde:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dfe2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dfe6:	e7ca      	b.n	800df7e <__ieee754_atan2+0x3e>
 800dfe8:	2c02      	cmp	r4, #2
 800dfea:	d848      	bhi.n	800e07e <__ieee754_atan2+0x13e>
 800dfec:	4b31      	ldr	r3, [pc, #196]	@ (800e0b4 <__ieee754_atan2+0x174>)
 800dfee:	e7f6      	b.n	800dfde <__ieee754_atan2+0x9e>
 800dff0:	4543      	cmp	r3, r8
 800dff2:	d0e4      	beq.n	800dfbe <__ieee754_atan2+0x7e>
 800dff4:	1a9b      	subs	r3, r3, r2
 800dff6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800dffa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dffe:	da1e      	bge.n	800e03e <__ieee754_atan2+0xfe>
 800e000:	2f00      	cmp	r7, #0
 800e002:	da01      	bge.n	800e008 <__ieee754_atan2+0xc8>
 800e004:	323c      	adds	r2, #60	@ 0x3c
 800e006:	db1e      	blt.n	800e046 <__ieee754_atan2+0x106>
 800e008:	4632      	mov	r2, r6
 800e00a:	463b      	mov	r3, r7
 800e00c:	f7f2 fc3e 	bl	800088c <__aeabi_ddiv>
 800e010:	ec41 0b10 	vmov	d0, r0, r1
 800e014:	f000 f9f4 	bl	800e400 <fabs>
 800e018:	f000 f85a 	bl	800e0d0 <atan>
 800e01c:	ec51 0b10 	vmov	r0, r1, d0
 800e020:	2c01      	cmp	r4, #1
 800e022:	d013      	beq.n	800e04c <__ieee754_atan2+0x10c>
 800e024:	2c02      	cmp	r4, #2
 800e026:	d015      	beq.n	800e054 <__ieee754_atan2+0x114>
 800e028:	2c00      	cmp	r4, #0
 800e02a:	d0a8      	beq.n	800df7e <__ieee754_atan2+0x3e>
 800e02c:	a318      	add	r3, pc, #96	@ (adr r3, 800e090 <__ieee754_atan2+0x150>)
 800e02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e032:	f7f2 f949 	bl	80002c8 <__aeabi_dsub>
 800e036:	a318      	add	r3, pc, #96	@ (adr r3, 800e098 <__ieee754_atan2+0x158>)
 800e038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e03c:	e014      	b.n	800e068 <__ieee754_atan2+0x128>
 800e03e:	a118      	add	r1, pc, #96	@ (adr r1, 800e0a0 <__ieee754_atan2+0x160>)
 800e040:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e044:	e7ec      	b.n	800e020 <__ieee754_atan2+0xe0>
 800e046:	2000      	movs	r0, #0
 800e048:	2100      	movs	r1, #0
 800e04a:	e7e9      	b.n	800e020 <__ieee754_atan2+0xe0>
 800e04c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e050:	4619      	mov	r1, r3
 800e052:	e794      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e054:	a30e      	add	r3, pc, #56	@ (adr r3, 800e090 <__ieee754_atan2+0x150>)
 800e056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05a:	f7f2 f935 	bl	80002c8 <__aeabi_dsub>
 800e05e:	4602      	mov	r2, r0
 800e060:	460b      	mov	r3, r1
 800e062:	a10d      	add	r1, pc, #52	@ (adr r1, 800e098 <__ieee754_atan2+0x158>)
 800e064:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e068:	f7f2 f92e 	bl	80002c8 <__aeabi_dsub>
 800e06c:	e787      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e06e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e098 <__ieee754_atan2+0x158>)
 800e070:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e074:	e783      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e076:	a10c      	add	r1, pc, #48	@ (adr r1, 800e0a8 <__ieee754_atan2+0x168>)
 800e078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e07c:	e77f      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e07e:	2000      	movs	r0, #0
 800e080:	2100      	movs	r1, #0
 800e082:	e77c      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e084:	a106      	add	r1, pc, #24	@ (adr r1, 800e0a0 <__ieee754_atan2+0x160>)
 800e086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e08a:	e778      	b.n	800df7e <__ieee754_atan2+0x3e>
 800e08c:	f3af 8000 	nop.w
 800e090:	33145c07 	.word	0x33145c07
 800e094:	3ca1a626 	.word	0x3ca1a626
 800e098:	54442d18 	.word	0x54442d18
 800e09c:	400921fb 	.word	0x400921fb
 800e0a0:	54442d18 	.word	0x54442d18
 800e0a4:	3ff921fb 	.word	0x3ff921fb
 800e0a8:	54442d18 	.word	0x54442d18
 800e0ac:	3fe921fb 	.word	0x3fe921fb
 800e0b0:	0800f178 	.word	0x0800f178
 800e0b4:	0800f160 	.word	0x0800f160
 800e0b8:	54442d18 	.word	0x54442d18
 800e0bc:	c00921fb 	.word	0xc00921fb
 800e0c0:	54442d18 	.word	0x54442d18
 800e0c4:	bff921fb 	.word	0xbff921fb
 800e0c8:	7ff00000 	.word	0x7ff00000
 800e0cc:	00000000 	.word	0x00000000

0800e0d0 <atan>:
 800e0d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d4:	ec55 4b10 	vmov	r4, r5, d0
 800e0d8:	4bbf      	ldr	r3, [pc, #764]	@ (800e3d8 <atan+0x308>)
 800e0da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e0de:	429e      	cmp	r6, r3
 800e0e0:	46ab      	mov	fp, r5
 800e0e2:	d918      	bls.n	800e116 <atan+0x46>
 800e0e4:	4bbd      	ldr	r3, [pc, #756]	@ (800e3dc <atan+0x30c>)
 800e0e6:	429e      	cmp	r6, r3
 800e0e8:	d801      	bhi.n	800e0ee <atan+0x1e>
 800e0ea:	d109      	bne.n	800e100 <atan+0x30>
 800e0ec:	b144      	cbz	r4, 800e100 <atan+0x30>
 800e0ee:	4622      	mov	r2, r4
 800e0f0:	462b      	mov	r3, r5
 800e0f2:	4620      	mov	r0, r4
 800e0f4:	4629      	mov	r1, r5
 800e0f6:	f7f2 f8e9 	bl	80002cc <__adddf3>
 800e0fa:	4604      	mov	r4, r0
 800e0fc:	460d      	mov	r5, r1
 800e0fe:	e006      	b.n	800e10e <atan+0x3e>
 800e100:	f1bb 0f00 	cmp.w	fp, #0
 800e104:	f340 812b 	ble.w	800e35e <atan+0x28e>
 800e108:	a597      	add	r5, pc, #604	@ (adr r5, 800e368 <atan+0x298>)
 800e10a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e10e:	ec45 4b10 	vmov	d0, r4, r5
 800e112:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e116:	4bb2      	ldr	r3, [pc, #712]	@ (800e3e0 <atan+0x310>)
 800e118:	429e      	cmp	r6, r3
 800e11a:	d813      	bhi.n	800e144 <atan+0x74>
 800e11c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e120:	429e      	cmp	r6, r3
 800e122:	d80c      	bhi.n	800e13e <atan+0x6e>
 800e124:	a392      	add	r3, pc, #584	@ (adr r3, 800e370 <atan+0x2a0>)
 800e126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e12a:	4620      	mov	r0, r4
 800e12c:	4629      	mov	r1, r5
 800e12e:	f7f2 f8cd 	bl	80002cc <__adddf3>
 800e132:	4bac      	ldr	r3, [pc, #688]	@ (800e3e4 <atan+0x314>)
 800e134:	2200      	movs	r2, #0
 800e136:	f7f2 fd0f 	bl	8000b58 <__aeabi_dcmpgt>
 800e13a:	2800      	cmp	r0, #0
 800e13c:	d1e7      	bne.n	800e10e <atan+0x3e>
 800e13e:	f04f 3aff 	mov.w	sl, #4294967295
 800e142:	e029      	b.n	800e198 <atan+0xc8>
 800e144:	f000 f95c 	bl	800e400 <fabs>
 800e148:	4ba7      	ldr	r3, [pc, #668]	@ (800e3e8 <atan+0x318>)
 800e14a:	429e      	cmp	r6, r3
 800e14c:	ec55 4b10 	vmov	r4, r5, d0
 800e150:	f200 80bc 	bhi.w	800e2cc <atan+0x1fc>
 800e154:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e158:	429e      	cmp	r6, r3
 800e15a:	f200 809e 	bhi.w	800e29a <atan+0x1ca>
 800e15e:	4622      	mov	r2, r4
 800e160:	462b      	mov	r3, r5
 800e162:	4620      	mov	r0, r4
 800e164:	4629      	mov	r1, r5
 800e166:	f7f2 f8b1 	bl	80002cc <__adddf3>
 800e16a:	4b9e      	ldr	r3, [pc, #632]	@ (800e3e4 <atan+0x314>)
 800e16c:	2200      	movs	r2, #0
 800e16e:	f7f2 f8ab 	bl	80002c8 <__aeabi_dsub>
 800e172:	2200      	movs	r2, #0
 800e174:	4606      	mov	r6, r0
 800e176:	460f      	mov	r7, r1
 800e178:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e17c:	4620      	mov	r0, r4
 800e17e:	4629      	mov	r1, r5
 800e180:	f7f2 f8a4 	bl	80002cc <__adddf3>
 800e184:	4602      	mov	r2, r0
 800e186:	460b      	mov	r3, r1
 800e188:	4630      	mov	r0, r6
 800e18a:	4639      	mov	r1, r7
 800e18c:	f7f2 fb7e 	bl	800088c <__aeabi_ddiv>
 800e190:	f04f 0a00 	mov.w	sl, #0
 800e194:	4604      	mov	r4, r0
 800e196:	460d      	mov	r5, r1
 800e198:	4622      	mov	r2, r4
 800e19a:	462b      	mov	r3, r5
 800e19c:	4620      	mov	r0, r4
 800e19e:	4629      	mov	r1, r5
 800e1a0:	f7f2 fa4a 	bl	8000638 <__aeabi_dmul>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	4680      	mov	r8, r0
 800e1aa:	4689      	mov	r9, r1
 800e1ac:	f7f2 fa44 	bl	8000638 <__aeabi_dmul>
 800e1b0:	a371      	add	r3, pc, #452	@ (adr r3, 800e378 <atan+0x2a8>)
 800e1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b6:	4606      	mov	r6, r0
 800e1b8:	460f      	mov	r7, r1
 800e1ba:	f7f2 fa3d 	bl	8000638 <__aeabi_dmul>
 800e1be:	a370      	add	r3, pc, #448	@ (adr r3, 800e380 <atan+0x2b0>)
 800e1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c4:	f7f2 f882 	bl	80002cc <__adddf3>
 800e1c8:	4632      	mov	r2, r6
 800e1ca:	463b      	mov	r3, r7
 800e1cc:	f7f2 fa34 	bl	8000638 <__aeabi_dmul>
 800e1d0:	a36d      	add	r3, pc, #436	@ (adr r3, 800e388 <atan+0x2b8>)
 800e1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d6:	f7f2 f879 	bl	80002cc <__adddf3>
 800e1da:	4632      	mov	r2, r6
 800e1dc:	463b      	mov	r3, r7
 800e1de:	f7f2 fa2b 	bl	8000638 <__aeabi_dmul>
 800e1e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e390 <atan+0x2c0>)
 800e1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e8:	f7f2 f870 	bl	80002cc <__adddf3>
 800e1ec:	4632      	mov	r2, r6
 800e1ee:	463b      	mov	r3, r7
 800e1f0:	f7f2 fa22 	bl	8000638 <__aeabi_dmul>
 800e1f4:	a368      	add	r3, pc, #416	@ (adr r3, 800e398 <atan+0x2c8>)
 800e1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fa:	f7f2 f867 	bl	80002cc <__adddf3>
 800e1fe:	4632      	mov	r2, r6
 800e200:	463b      	mov	r3, r7
 800e202:	f7f2 fa19 	bl	8000638 <__aeabi_dmul>
 800e206:	a366      	add	r3, pc, #408	@ (adr r3, 800e3a0 <atan+0x2d0>)
 800e208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20c:	f7f2 f85e 	bl	80002cc <__adddf3>
 800e210:	4642      	mov	r2, r8
 800e212:	464b      	mov	r3, r9
 800e214:	f7f2 fa10 	bl	8000638 <__aeabi_dmul>
 800e218:	a363      	add	r3, pc, #396	@ (adr r3, 800e3a8 <atan+0x2d8>)
 800e21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e21e:	4680      	mov	r8, r0
 800e220:	4689      	mov	r9, r1
 800e222:	4630      	mov	r0, r6
 800e224:	4639      	mov	r1, r7
 800e226:	f7f2 fa07 	bl	8000638 <__aeabi_dmul>
 800e22a:	a361      	add	r3, pc, #388	@ (adr r3, 800e3b0 <atan+0x2e0>)
 800e22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e230:	f7f2 f84a 	bl	80002c8 <__aeabi_dsub>
 800e234:	4632      	mov	r2, r6
 800e236:	463b      	mov	r3, r7
 800e238:	f7f2 f9fe 	bl	8000638 <__aeabi_dmul>
 800e23c:	a35e      	add	r3, pc, #376	@ (adr r3, 800e3b8 <atan+0x2e8>)
 800e23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e242:	f7f2 f841 	bl	80002c8 <__aeabi_dsub>
 800e246:	4632      	mov	r2, r6
 800e248:	463b      	mov	r3, r7
 800e24a:	f7f2 f9f5 	bl	8000638 <__aeabi_dmul>
 800e24e:	a35c      	add	r3, pc, #368	@ (adr r3, 800e3c0 <atan+0x2f0>)
 800e250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e254:	f7f2 f838 	bl	80002c8 <__aeabi_dsub>
 800e258:	4632      	mov	r2, r6
 800e25a:	463b      	mov	r3, r7
 800e25c:	f7f2 f9ec 	bl	8000638 <__aeabi_dmul>
 800e260:	a359      	add	r3, pc, #356	@ (adr r3, 800e3c8 <atan+0x2f8>)
 800e262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e266:	f7f2 f82f 	bl	80002c8 <__aeabi_dsub>
 800e26a:	4632      	mov	r2, r6
 800e26c:	463b      	mov	r3, r7
 800e26e:	f7f2 f9e3 	bl	8000638 <__aeabi_dmul>
 800e272:	4602      	mov	r2, r0
 800e274:	460b      	mov	r3, r1
 800e276:	4640      	mov	r0, r8
 800e278:	4649      	mov	r1, r9
 800e27a:	f7f2 f827 	bl	80002cc <__adddf3>
 800e27e:	4622      	mov	r2, r4
 800e280:	462b      	mov	r3, r5
 800e282:	f7f2 f9d9 	bl	8000638 <__aeabi_dmul>
 800e286:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e28a:	4602      	mov	r2, r0
 800e28c:	460b      	mov	r3, r1
 800e28e:	d148      	bne.n	800e322 <atan+0x252>
 800e290:	4620      	mov	r0, r4
 800e292:	4629      	mov	r1, r5
 800e294:	f7f2 f818 	bl	80002c8 <__aeabi_dsub>
 800e298:	e72f      	b.n	800e0fa <atan+0x2a>
 800e29a:	4b52      	ldr	r3, [pc, #328]	@ (800e3e4 <atan+0x314>)
 800e29c:	2200      	movs	r2, #0
 800e29e:	4620      	mov	r0, r4
 800e2a0:	4629      	mov	r1, r5
 800e2a2:	f7f2 f811 	bl	80002c8 <__aeabi_dsub>
 800e2a6:	4b4f      	ldr	r3, [pc, #316]	@ (800e3e4 <atan+0x314>)
 800e2a8:	4606      	mov	r6, r0
 800e2aa:	460f      	mov	r7, r1
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	4620      	mov	r0, r4
 800e2b0:	4629      	mov	r1, r5
 800e2b2:	f7f2 f80b 	bl	80002cc <__adddf3>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	4630      	mov	r0, r6
 800e2bc:	4639      	mov	r1, r7
 800e2be:	f7f2 fae5 	bl	800088c <__aeabi_ddiv>
 800e2c2:	f04f 0a01 	mov.w	sl, #1
 800e2c6:	4604      	mov	r4, r0
 800e2c8:	460d      	mov	r5, r1
 800e2ca:	e765      	b.n	800e198 <atan+0xc8>
 800e2cc:	4b47      	ldr	r3, [pc, #284]	@ (800e3ec <atan+0x31c>)
 800e2ce:	429e      	cmp	r6, r3
 800e2d0:	d21c      	bcs.n	800e30c <atan+0x23c>
 800e2d2:	4b47      	ldr	r3, [pc, #284]	@ (800e3f0 <atan+0x320>)
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	4620      	mov	r0, r4
 800e2d8:	4629      	mov	r1, r5
 800e2da:	f7f1 fff5 	bl	80002c8 <__aeabi_dsub>
 800e2de:	4b44      	ldr	r3, [pc, #272]	@ (800e3f0 <atan+0x320>)
 800e2e0:	4606      	mov	r6, r0
 800e2e2:	460f      	mov	r7, r1
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	4620      	mov	r0, r4
 800e2e8:	4629      	mov	r1, r5
 800e2ea:	f7f2 f9a5 	bl	8000638 <__aeabi_dmul>
 800e2ee:	4b3d      	ldr	r3, [pc, #244]	@ (800e3e4 <atan+0x314>)
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	f7f1 ffeb 	bl	80002cc <__adddf3>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	460b      	mov	r3, r1
 800e2fa:	4630      	mov	r0, r6
 800e2fc:	4639      	mov	r1, r7
 800e2fe:	f7f2 fac5 	bl	800088c <__aeabi_ddiv>
 800e302:	f04f 0a02 	mov.w	sl, #2
 800e306:	4604      	mov	r4, r0
 800e308:	460d      	mov	r5, r1
 800e30a:	e745      	b.n	800e198 <atan+0xc8>
 800e30c:	4622      	mov	r2, r4
 800e30e:	462b      	mov	r3, r5
 800e310:	4938      	ldr	r1, [pc, #224]	@ (800e3f4 <atan+0x324>)
 800e312:	2000      	movs	r0, #0
 800e314:	f7f2 faba 	bl	800088c <__aeabi_ddiv>
 800e318:	f04f 0a03 	mov.w	sl, #3
 800e31c:	4604      	mov	r4, r0
 800e31e:	460d      	mov	r5, r1
 800e320:	e73a      	b.n	800e198 <atan+0xc8>
 800e322:	4b35      	ldr	r3, [pc, #212]	@ (800e3f8 <atan+0x328>)
 800e324:	4e35      	ldr	r6, [pc, #212]	@ (800e3fc <atan+0x32c>)
 800e326:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	f7f1 ffcb 	bl	80002c8 <__aeabi_dsub>
 800e332:	4622      	mov	r2, r4
 800e334:	462b      	mov	r3, r5
 800e336:	f7f1 ffc7 	bl	80002c8 <__aeabi_dsub>
 800e33a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e33e:	4602      	mov	r2, r0
 800e340:	460b      	mov	r3, r1
 800e342:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e346:	f7f1 ffbf 	bl	80002c8 <__aeabi_dsub>
 800e34a:	f1bb 0f00 	cmp.w	fp, #0
 800e34e:	4604      	mov	r4, r0
 800e350:	460d      	mov	r5, r1
 800e352:	f6bf aedc 	bge.w	800e10e <atan+0x3e>
 800e356:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e35a:	461d      	mov	r5, r3
 800e35c:	e6d7      	b.n	800e10e <atan+0x3e>
 800e35e:	a51c      	add	r5, pc, #112	@ (adr r5, 800e3d0 <atan+0x300>)
 800e360:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e364:	e6d3      	b.n	800e10e <atan+0x3e>
 800e366:	bf00      	nop
 800e368:	54442d18 	.word	0x54442d18
 800e36c:	3ff921fb 	.word	0x3ff921fb
 800e370:	8800759c 	.word	0x8800759c
 800e374:	7e37e43c 	.word	0x7e37e43c
 800e378:	e322da11 	.word	0xe322da11
 800e37c:	3f90ad3a 	.word	0x3f90ad3a
 800e380:	24760deb 	.word	0x24760deb
 800e384:	3fa97b4b 	.word	0x3fa97b4b
 800e388:	a0d03d51 	.word	0xa0d03d51
 800e38c:	3fb10d66 	.word	0x3fb10d66
 800e390:	c54c206e 	.word	0xc54c206e
 800e394:	3fb745cd 	.word	0x3fb745cd
 800e398:	920083ff 	.word	0x920083ff
 800e39c:	3fc24924 	.word	0x3fc24924
 800e3a0:	5555550d 	.word	0x5555550d
 800e3a4:	3fd55555 	.word	0x3fd55555
 800e3a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800e3ac:	bfa2b444 	.word	0xbfa2b444
 800e3b0:	52defd9a 	.word	0x52defd9a
 800e3b4:	3fadde2d 	.word	0x3fadde2d
 800e3b8:	af749a6d 	.word	0xaf749a6d
 800e3bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800e3c0:	fe231671 	.word	0xfe231671
 800e3c4:	3fbc71c6 	.word	0x3fbc71c6
 800e3c8:	9998ebc4 	.word	0x9998ebc4
 800e3cc:	3fc99999 	.word	0x3fc99999
 800e3d0:	54442d18 	.word	0x54442d18
 800e3d4:	bff921fb 	.word	0xbff921fb
 800e3d8:	440fffff 	.word	0x440fffff
 800e3dc:	7ff00000 	.word	0x7ff00000
 800e3e0:	3fdbffff 	.word	0x3fdbffff
 800e3e4:	3ff00000 	.word	0x3ff00000
 800e3e8:	3ff2ffff 	.word	0x3ff2ffff
 800e3ec:	40038000 	.word	0x40038000
 800e3f0:	3ff80000 	.word	0x3ff80000
 800e3f4:	bff00000 	.word	0xbff00000
 800e3f8:	0800f190 	.word	0x0800f190
 800e3fc:	0800f1b0 	.word	0x0800f1b0

0800e400 <fabs>:
 800e400:	ec51 0b10 	vmov	r0, r1, d0
 800e404:	4602      	mov	r2, r0
 800e406:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e40a:	ec43 2b10 	vmov	d0, r2, r3
 800e40e:	4770      	bx	lr

0800e410 <__ieee754_powf>:
 800e410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e414:	ee10 4a90 	vmov	r4, s1
 800e418:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e41c:	ed2d 8b02 	vpush	{d8}
 800e420:	ee10 6a10 	vmov	r6, s0
 800e424:	eeb0 8a40 	vmov.f32	s16, s0
 800e428:	eef0 8a60 	vmov.f32	s17, s1
 800e42c:	d10c      	bne.n	800e448 <__ieee754_powf+0x38>
 800e42e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e432:	0076      	lsls	r6, r6, #1
 800e434:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e438:	f240 829c 	bls.w	800e974 <__ieee754_powf+0x564>
 800e43c:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e440:	ecbd 8b02 	vpop	{d8}
 800e444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e448:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e44c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e450:	d802      	bhi.n	800e458 <__ieee754_powf+0x48>
 800e452:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e456:	d908      	bls.n	800e46a <__ieee754_powf+0x5a>
 800e458:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e45c:	d1ee      	bne.n	800e43c <__ieee754_powf+0x2c>
 800e45e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e462:	0064      	lsls	r4, r4, #1
 800e464:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e468:	e7e6      	b.n	800e438 <__ieee754_powf+0x28>
 800e46a:	2e00      	cmp	r6, #0
 800e46c:	da1e      	bge.n	800e4ac <__ieee754_powf+0x9c>
 800e46e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e472:	d22b      	bcs.n	800e4cc <__ieee754_powf+0xbc>
 800e474:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e478:	d332      	bcc.n	800e4e0 <__ieee754_powf+0xd0>
 800e47a:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e47e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e482:	fa49 f503 	asr.w	r5, r9, r3
 800e486:	fa05 f303 	lsl.w	r3, r5, r3
 800e48a:	454b      	cmp	r3, r9
 800e48c:	d126      	bne.n	800e4dc <__ieee754_powf+0xcc>
 800e48e:	f005 0501 	and.w	r5, r5, #1
 800e492:	f1c5 0502 	rsb	r5, r5, #2
 800e496:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e49a:	d122      	bne.n	800e4e2 <__ieee754_powf+0xd2>
 800e49c:	2c00      	cmp	r4, #0
 800e49e:	f280 826f 	bge.w	800e980 <__ieee754_powf+0x570>
 800e4a2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e4a6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e4aa:	e7c9      	b.n	800e440 <__ieee754_powf+0x30>
 800e4ac:	2500      	movs	r5, #0
 800e4ae:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e4b2:	d1f0      	bne.n	800e496 <__ieee754_powf+0x86>
 800e4b4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e4b8:	f000 825c 	beq.w	800e974 <__ieee754_powf+0x564>
 800e4bc:	d908      	bls.n	800e4d0 <__ieee754_powf+0xc0>
 800e4be:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800e820 <__ieee754_powf+0x410>
 800e4c2:	2c00      	cmp	r4, #0
 800e4c4:	bfa8      	it	ge
 800e4c6:	eeb0 0a68 	vmovge.f32	s0, s17
 800e4ca:	e7b9      	b.n	800e440 <__ieee754_powf+0x30>
 800e4cc:	2502      	movs	r5, #2
 800e4ce:	e7ee      	b.n	800e4ae <__ieee754_powf+0x9e>
 800e4d0:	2c00      	cmp	r4, #0
 800e4d2:	f280 8252 	bge.w	800e97a <__ieee754_powf+0x56a>
 800e4d6:	eeb1 0a68 	vneg.f32	s0, s17
 800e4da:	e7b1      	b.n	800e440 <__ieee754_powf+0x30>
 800e4dc:	2500      	movs	r5, #0
 800e4de:	e7da      	b.n	800e496 <__ieee754_powf+0x86>
 800e4e0:	2500      	movs	r5, #0
 800e4e2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e4e6:	d102      	bne.n	800e4ee <__ieee754_powf+0xde>
 800e4e8:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e4ec:	e7a8      	b.n	800e440 <__ieee754_powf+0x30>
 800e4ee:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e4f2:	d109      	bne.n	800e508 <__ieee754_powf+0xf8>
 800e4f4:	2e00      	cmp	r6, #0
 800e4f6:	db07      	blt.n	800e508 <__ieee754_powf+0xf8>
 800e4f8:	eeb0 0a48 	vmov.f32	s0, s16
 800e4fc:	ecbd 8b02 	vpop	{d8}
 800e500:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e504:	f000 bae8 	b.w	800ead8 <__ieee754_sqrtf>
 800e508:	eeb0 0a48 	vmov.f32	s0, s16
 800e50c:	f000 fa50 	bl	800e9b0 <fabsf>
 800e510:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e514:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e518:	4647      	mov	r7, r8
 800e51a:	d002      	beq.n	800e522 <__ieee754_powf+0x112>
 800e51c:	f1b8 0f00 	cmp.w	r8, #0
 800e520:	d117      	bne.n	800e552 <__ieee754_powf+0x142>
 800e522:	2c00      	cmp	r4, #0
 800e524:	bfbc      	itt	lt
 800e526:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e52a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e52e:	2e00      	cmp	r6, #0
 800e530:	da86      	bge.n	800e440 <__ieee754_powf+0x30>
 800e532:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e536:	ea58 0805 	orrs.w	r8, r8, r5
 800e53a:	d104      	bne.n	800e546 <__ieee754_powf+0x136>
 800e53c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e540:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e544:	e77c      	b.n	800e440 <__ieee754_powf+0x30>
 800e546:	2d01      	cmp	r5, #1
 800e548:	f47f af7a 	bne.w	800e440 <__ieee754_powf+0x30>
 800e54c:	eeb1 0a40 	vneg.f32	s0, s0
 800e550:	e776      	b.n	800e440 <__ieee754_powf+0x30>
 800e552:	0ff0      	lsrs	r0, r6, #31
 800e554:	3801      	subs	r0, #1
 800e556:	ea55 0300 	orrs.w	r3, r5, r0
 800e55a:	d104      	bne.n	800e566 <__ieee754_powf+0x156>
 800e55c:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e560:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e564:	e76c      	b.n	800e440 <__ieee754_powf+0x30>
 800e566:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e56a:	d973      	bls.n	800e654 <__ieee754_powf+0x244>
 800e56c:	4bad      	ldr	r3, [pc, #692]	@ (800e824 <__ieee754_powf+0x414>)
 800e56e:	4598      	cmp	r8, r3
 800e570:	d808      	bhi.n	800e584 <__ieee754_powf+0x174>
 800e572:	2c00      	cmp	r4, #0
 800e574:	da0b      	bge.n	800e58e <__ieee754_powf+0x17e>
 800e576:	2000      	movs	r0, #0
 800e578:	ecbd 8b02 	vpop	{d8}
 800e57c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e580:	f000 baa4 	b.w	800eacc <__math_oflowf>
 800e584:	4ba8      	ldr	r3, [pc, #672]	@ (800e828 <__ieee754_powf+0x418>)
 800e586:	4598      	cmp	r8, r3
 800e588:	d908      	bls.n	800e59c <__ieee754_powf+0x18c>
 800e58a:	2c00      	cmp	r4, #0
 800e58c:	dcf3      	bgt.n	800e576 <__ieee754_powf+0x166>
 800e58e:	2000      	movs	r0, #0
 800e590:	ecbd 8b02 	vpop	{d8}
 800e594:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e598:	f000 ba92 	b.w	800eac0 <__math_uflowf>
 800e59c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e5a0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e5a4:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800e82c <__ieee754_powf+0x41c>
 800e5a8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e5ac:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e5b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e5b4:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e5b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e5bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e5c0:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800e830 <__ieee754_powf+0x420>
 800e5c4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e5c8:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e834 <__ieee754_powf+0x424>
 800e5cc:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e5d0:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800e838 <__ieee754_powf+0x428>
 800e5d4:	eef0 6a67 	vmov.f32	s13, s15
 800e5d8:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e5dc:	ee16 3a90 	vmov	r3, s13
 800e5e0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e5e4:	f023 030f 	bic.w	r3, r3, #15
 800e5e8:	ee06 3a90 	vmov	s13, r3
 800e5ec:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e5f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e5f4:	3d01      	subs	r5, #1
 800e5f6:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e5fa:	4305      	orrs	r5, r0
 800e5fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e600:	f024 040f 	bic.w	r4, r4, #15
 800e604:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e608:	bf18      	it	ne
 800e60a:	eeb0 8a47 	vmovne.f32	s16, s14
 800e60e:	ee07 4a10 	vmov	s14, r4
 800e612:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e616:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e61a:	ee07 3a90 	vmov	s15, r3
 800e61e:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e622:	ee07 4a10 	vmov	s14, r4
 800e626:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e62a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800e62e:	ee17 1a10 	vmov	r1, s14
 800e632:	2900      	cmp	r1, #0
 800e634:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e638:	f340 80dd 	ble.w	800e7f6 <__ieee754_powf+0x3e6>
 800e63c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800e640:	f240 80ca 	bls.w	800e7d8 <__ieee754_powf+0x3c8>
 800e644:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e64c:	bf4c      	ite	mi
 800e64e:	2001      	movmi	r0, #1
 800e650:	2000      	movpl	r0, #0
 800e652:	e791      	b.n	800e578 <__ieee754_powf+0x168>
 800e654:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e658:	bf01      	itttt	eq
 800e65a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800e83c <__ieee754_powf+0x42c>
 800e65e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800e662:	f06f 0317 	mvneq.w	r3, #23
 800e666:	ee17 7a90 	vmoveq	r7, s15
 800e66a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800e66e:	bf18      	it	ne
 800e670:	2300      	movne	r3, #0
 800e672:	3a7f      	subs	r2, #127	@ 0x7f
 800e674:	441a      	add	r2, r3
 800e676:	4b72      	ldr	r3, [pc, #456]	@ (800e840 <__ieee754_powf+0x430>)
 800e678:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800e67c:	429f      	cmp	r7, r3
 800e67e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800e682:	dd06      	ble.n	800e692 <__ieee754_powf+0x282>
 800e684:	4b6f      	ldr	r3, [pc, #444]	@ (800e844 <__ieee754_powf+0x434>)
 800e686:	429f      	cmp	r7, r3
 800e688:	f340 80a4 	ble.w	800e7d4 <__ieee754_powf+0x3c4>
 800e68c:	3201      	adds	r2, #1
 800e68e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800e692:	2600      	movs	r6, #0
 800e694:	4b6c      	ldr	r3, [pc, #432]	@ (800e848 <__ieee754_powf+0x438>)
 800e696:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800e69a:	ee07 1a10 	vmov	s14, r1
 800e69e:	edd3 5a00 	vldr	s11, [r3]
 800e6a2:	4b6a      	ldr	r3, [pc, #424]	@ (800e84c <__ieee754_powf+0x43c>)
 800e6a4:	ee75 7a87 	vadd.f32	s15, s11, s14
 800e6a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6ac:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800e6b0:	1049      	asrs	r1, r1, #1
 800e6b2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800e6b6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800e6ba:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800e6be:	ee37 6a65 	vsub.f32	s12, s14, s11
 800e6c2:	ee07 1a90 	vmov	s15, r1
 800e6c6:	ee26 5a24 	vmul.f32	s10, s12, s9
 800e6ca:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800e6ce:	ee15 7a10 	vmov	r7, s10
 800e6d2:	401f      	ands	r7, r3
 800e6d4:	ee06 7a90 	vmov	s13, r7
 800e6d8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800e6dc:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e6e0:	ee65 7a05 	vmul.f32	s15, s10, s10
 800e6e4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e6e8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800e850 <__ieee754_powf+0x440>
 800e6ec:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e854 <__ieee754_powf+0x444>
 800e6f0:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e6f4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800e858 <__ieee754_powf+0x448>
 800e6f8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e6fc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800e82c <__ieee754_powf+0x41c>
 800e700:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e704:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800e85c <__ieee754_powf+0x44c>
 800e708:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e70c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800e860 <__ieee754_powf+0x450>
 800e710:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e714:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e718:	ee35 7a26 	vadd.f32	s14, s10, s13
 800e71c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800e720:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e724:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800e728:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800e72c:	eef0 5a67 	vmov.f32	s11, s15
 800e730:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800e734:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e738:	ee15 1a90 	vmov	r1, s11
 800e73c:	4019      	ands	r1, r3
 800e73e:	ee05 1a90 	vmov	s11, r1
 800e742:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e746:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800e74a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e74e:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e752:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e756:	eeb0 6a67 	vmov.f32	s12, s15
 800e75a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800e75e:	ee16 1a10 	vmov	r1, s12
 800e762:	4019      	ands	r1, r3
 800e764:	ee06 1a10 	vmov	s12, r1
 800e768:	eeb0 7a46 	vmov.f32	s14, s12
 800e76c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800e770:	493c      	ldr	r1, [pc, #240]	@ (800e864 <__ieee754_powf+0x454>)
 800e772:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800e776:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e77a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800e868 <__ieee754_powf+0x458>
 800e77e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800e86c <__ieee754_powf+0x45c>
 800e782:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e786:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800e870 <__ieee754_powf+0x460>
 800e78a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e78e:	ed91 7a00 	vldr	s14, [r1]
 800e792:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e796:	ee07 2a10 	vmov	s14, r2
 800e79a:	eef0 6a67 	vmov.f32	s13, s15
 800e79e:	4a35      	ldr	r2, [pc, #212]	@ (800e874 <__ieee754_powf+0x464>)
 800e7a0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e7a4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e7a8:	ed92 5a00 	vldr	s10, [r2]
 800e7ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e7b0:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e7b4:	ee76 6a87 	vadd.f32	s13, s13, s14
 800e7b8:	ee16 2a90 	vmov	r2, s13
 800e7bc:	4013      	ands	r3, r2
 800e7be:	ee06 3a90 	vmov	s13, r3
 800e7c2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e7c6:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e7ca:	eea6 7a65 	vfms.f32	s14, s12, s11
 800e7ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7d2:	e70f      	b.n	800e5f4 <__ieee754_powf+0x1e4>
 800e7d4:	2601      	movs	r6, #1
 800e7d6:	e75d      	b.n	800e694 <__ieee754_powf+0x284>
 800e7d8:	d152      	bne.n	800e880 <__ieee754_powf+0x470>
 800e7da:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e878 <__ieee754_powf+0x468>
 800e7de:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e7e2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800e7e6:	eef4 6ac7 	vcmpe.f32	s13, s14
 800e7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7ee:	f73f af29 	bgt.w	800e644 <__ieee754_powf+0x234>
 800e7f2:	2386      	movs	r3, #134	@ 0x86
 800e7f4:	e048      	b.n	800e888 <__ieee754_powf+0x478>
 800e7f6:	4a21      	ldr	r2, [pc, #132]	@ (800e87c <__ieee754_powf+0x46c>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d907      	bls.n	800e80c <__ieee754_powf+0x3fc>
 800e7fc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e804:	bf4c      	ite	mi
 800e806:	2001      	movmi	r0, #1
 800e808:	2000      	movpl	r0, #0
 800e80a:	e6c1      	b.n	800e590 <__ieee754_powf+0x180>
 800e80c:	d138      	bne.n	800e880 <__ieee754_powf+0x470>
 800e80e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e812:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e81a:	dbea      	blt.n	800e7f2 <__ieee754_powf+0x3e2>
 800e81c:	e7ee      	b.n	800e7fc <__ieee754_powf+0x3ec>
 800e81e:	bf00      	nop
 800e820:	00000000 	.word	0x00000000
 800e824:	3f7ffff3 	.word	0x3f7ffff3
 800e828:	3f800007 	.word	0x3f800007
 800e82c:	3eaaaaab 	.word	0x3eaaaaab
 800e830:	3fb8aa3b 	.word	0x3fb8aa3b
 800e834:	36eca570 	.word	0x36eca570
 800e838:	3fb8aa00 	.word	0x3fb8aa00
 800e83c:	4b800000 	.word	0x4b800000
 800e840:	001cc471 	.word	0x001cc471
 800e844:	005db3d6 	.word	0x005db3d6
 800e848:	0800f1e0 	.word	0x0800f1e0
 800e84c:	fffff000 	.word	0xfffff000
 800e850:	3e6c3255 	.word	0x3e6c3255
 800e854:	3e53f142 	.word	0x3e53f142
 800e858:	3e8ba305 	.word	0x3e8ba305
 800e85c:	3edb6db7 	.word	0x3edb6db7
 800e860:	3f19999a 	.word	0x3f19999a
 800e864:	0800f1d0 	.word	0x0800f1d0
 800e868:	3f76384f 	.word	0x3f76384f
 800e86c:	3f763800 	.word	0x3f763800
 800e870:	369dc3a0 	.word	0x369dc3a0
 800e874:	0800f1d8 	.word	0x0800f1d8
 800e878:	3338aa3c 	.word	0x3338aa3c
 800e87c:	43160000 	.word	0x43160000
 800e880:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800e884:	d971      	bls.n	800e96a <__ieee754_powf+0x55a>
 800e886:	15db      	asrs	r3, r3, #23
 800e888:	3b7e      	subs	r3, #126	@ 0x7e
 800e88a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800e88e:	4118      	asrs	r0, r3
 800e890:	4408      	add	r0, r1
 800e892:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e896:	4a3c      	ldr	r2, [pc, #240]	@ (800e988 <__ieee754_powf+0x578>)
 800e898:	3b7f      	subs	r3, #127	@ 0x7f
 800e89a:	411a      	asrs	r2, r3
 800e89c:	4002      	ands	r2, r0
 800e89e:	ee07 2a10 	vmov	s14, r2
 800e8a2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800e8a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e8aa:	f1c3 0317 	rsb	r3, r3, #23
 800e8ae:	4118      	asrs	r0, r3
 800e8b0:	2900      	cmp	r1, #0
 800e8b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e8b6:	bfb8      	it	lt
 800e8b8:	4240      	neglt	r0, r0
 800e8ba:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e8be:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800e98c <__ieee754_powf+0x57c>
 800e8c2:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800e990 <__ieee754_powf+0x580>
 800e8c6:	ee17 3a10 	vmov	r3, s14
 800e8ca:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e8ce:	f023 030f 	bic.w	r3, r3, #15
 800e8d2:	ee07 3a10 	vmov	s14, r3
 800e8d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e8da:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e8de:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e8e2:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800e994 <__ieee754_powf+0x584>
 800e8e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8ea:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800e8ee:	eef0 6a67 	vmov.f32	s13, s15
 800e8f2:	eee7 6a06 	vfma.f32	s13, s14, s12
 800e8f6:	eef0 5a66 	vmov.f32	s11, s13
 800e8fa:	eee7 5a46 	vfms.f32	s11, s14, s12
 800e8fe:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e902:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e906:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800e998 <__ieee754_powf+0x588>
 800e90a:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800e99c <__ieee754_powf+0x58c>
 800e90e:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e912:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800e9a0 <__ieee754_powf+0x590>
 800e916:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e91a:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800e9a4 <__ieee754_powf+0x594>
 800e91e:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e922:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800e9a8 <__ieee754_powf+0x598>
 800e926:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e92a:	eeb0 6a66 	vmov.f32	s12, s13
 800e92e:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800e932:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e936:	ee66 5a86 	vmul.f32	s11, s13, s12
 800e93a:	ee36 6a47 	vsub.f32	s12, s12, s14
 800e93e:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800e942:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800e946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e94a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e94e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e952:	ee10 3a10 	vmov	r3, s0
 800e956:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e95a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e95e:	da06      	bge.n	800e96e <__ieee754_powf+0x55e>
 800e960:	f000 f82e 	bl	800e9c0 <scalbnf>
 800e964:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e968:	e56a      	b.n	800e440 <__ieee754_powf+0x30>
 800e96a:	2000      	movs	r0, #0
 800e96c:	e7a5      	b.n	800e8ba <__ieee754_powf+0x4aa>
 800e96e:	ee00 3a10 	vmov	s0, r3
 800e972:	e7f7      	b.n	800e964 <__ieee754_powf+0x554>
 800e974:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e978:	e562      	b.n	800e440 <__ieee754_powf+0x30>
 800e97a:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800e9ac <__ieee754_powf+0x59c>
 800e97e:	e55f      	b.n	800e440 <__ieee754_powf+0x30>
 800e980:	eeb0 0a48 	vmov.f32	s0, s16
 800e984:	e55c      	b.n	800e440 <__ieee754_powf+0x30>
 800e986:	bf00      	nop
 800e988:	ff800000 	.word	0xff800000
 800e98c:	3f317218 	.word	0x3f317218
 800e990:	3f317200 	.word	0x3f317200
 800e994:	35bfbe8c 	.word	0x35bfbe8c
 800e998:	b5ddea0e 	.word	0xb5ddea0e
 800e99c:	3331bb4c 	.word	0x3331bb4c
 800e9a0:	388ab355 	.word	0x388ab355
 800e9a4:	bb360b61 	.word	0xbb360b61
 800e9a8:	3e2aaaab 	.word	0x3e2aaaab
 800e9ac:	00000000 	.word	0x00000000

0800e9b0 <fabsf>:
 800e9b0:	ee10 3a10 	vmov	r3, s0
 800e9b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e9b8:	ee00 3a10 	vmov	s0, r3
 800e9bc:	4770      	bx	lr
	...

0800e9c0 <scalbnf>:
 800e9c0:	ee10 3a10 	vmov	r3, s0
 800e9c4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e9c8:	d02b      	beq.n	800ea22 <scalbnf+0x62>
 800e9ca:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e9ce:	d302      	bcc.n	800e9d6 <scalbnf+0x16>
 800e9d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e9d4:	4770      	bx	lr
 800e9d6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e9da:	d123      	bne.n	800ea24 <scalbnf+0x64>
 800e9dc:	4b24      	ldr	r3, [pc, #144]	@ (800ea70 <scalbnf+0xb0>)
 800e9de:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ea74 <scalbnf+0xb4>
 800e9e2:	4298      	cmp	r0, r3
 800e9e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e9e8:	db17      	blt.n	800ea1a <scalbnf+0x5a>
 800e9ea:	ee10 3a10 	vmov	r3, s0
 800e9ee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e9f2:	3a19      	subs	r2, #25
 800e9f4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e9f8:	4288      	cmp	r0, r1
 800e9fa:	dd15      	ble.n	800ea28 <scalbnf+0x68>
 800e9fc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ea78 <scalbnf+0xb8>
 800ea00:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ea7c <scalbnf+0xbc>
 800ea04:	ee10 3a10 	vmov	r3, s0
 800ea08:	eeb0 7a67 	vmov.f32	s14, s15
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	bfb8      	it	lt
 800ea10:	eef0 7a66 	vmovlt.f32	s15, s13
 800ea14:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ea18:	4770      	bx	lr
 800ea1a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ea80 <scalbnf+0xc0>
 800ea1e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ea22:	4770      	bx	lr
 800ea24:	0dd2      	lsrs	r2, r2, #23
 800ea26:	e7e5      	b.n	800e9f4 <scalbnf+0x34>
 800ea28:	4410      	add	r0, r2
 800ea2a:	28fe      	cmp	r0, #254	@ 0xfe
 800ea2c:	dce6      	bgt.n	800e9fc <scalbnf+0x3c>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	dd06      	ble.n	800ea40 <scalbnf+0x80>
 800ea32:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ea36:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ea3a:	ee00 3a10 	vmov	s0, r3
 800ea3e:	4770      	bx	lr
 800ea40:	f110 0f16 	cmn.w	r0, #22
 800ea44:	da09      	bge.n	800ea5a <scalbnf+0x9a>
 800ea46:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800ea80 <scalbnf+0xc0>
 800ea4a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ea84 <scalbnf+0xc4>
 800ea4e:	ee10 3a10 	vmov	r3, s0
 800ea52:	eeb0 7a67 	vmov.f32	s14, s15
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	e7d9      	b.n	800ea0e <scalbnf+0x4e>
 800ea5a:	3019      	adds	r0, #25
 800ea5c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ea60:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ea64:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ea88 <scalbnf+0xc8>
 800ea68:	ee07 3a90 	vmov	s15, r3
 800ea6c:	e7d7      	b.n	800ea1e <scalbnf+0x5e>
 800ea6e:	bf00      	nop
 800ea70:	ffff3cb0 	.word	0xffff3cb0
 800ea74:	4c000000 	.word	0x4c000000
 800ea78:	7149f2ca 	.word	0x7149f2ca
 800ea7c:	f149f2ca 	.word	0xf149f2ca
 800ea80:	0da24260 	.word	0x0da24260
 800ea84:	8da24260 	.word	0x8da24260
 800ea88:	33000000 	.word	0x33000000

0800ea8c <with_errnof>:
 800ea8c:	b510      	push	{r4, lr}
 800ea8e:	ed2d 8b02 	vpush	{d8}
 800ea92:	eeb0 8a40 	vmov.f32	s16, s0
 800ea96:	4604      	mov	r4, r0
 800ea98:	f7fc fcba 	bl	800b410 <__errno>
 800ea9c:	eeb0 0a48 	vmov.f32	s0, s16
 800eaa0:	ecbd 8b02 	vpop	{d8}
 800eaa4:	6004      	str	r4, [r0, #0]
 800eaa6:	bd10      	pop	{r4, pc}

0800eaa8 <xflowf>:
 800eaa8:	b130      	cbz	r0, 800eab8 <xflowf+0x10>
 800eaaa:	eef1 7a40 	vneg.f32	s15, s0
 800eaae:	ee27 0a80 	vmul.f32	s0, s15, s0
 800eab2:	2022      	movs	r0, #34	@ 0x22
 800eab4:	f7ff bfea 	b.w	800ea8c <with_errnof>
 800eab8:	eef0 7a40 	vmov.f32	s15, s0
 800eabc:	e7f7      	b.n	800eaae <xflowf+0x6>
	...

0800eac0 <__math_uflowf>:
 800eac0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eac8 <__math_uflowf+0x8>
 800eac4:	f7ff bff0 	b.w	800eaa8 <xflowf>
 800eac8:	10000000 	.word	0x10000000

0800eacc <__math_oflowf>:
 800eacc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ead4 <__math_oflowf+0x8>
 800ead0:	f7ff bfea 	b.w	800eaa8 <xflowf>
 800ead4:	70000000 	.word	0x70000000

0800ead8 <__ieee754_sqrtf>:
 800ead8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800eadc:	4770      	bx	lr
	...

0800eae0 <_init>:
 800eae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eae2:	bf00      	nop
 800eae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eae6:	bc08      	pop	{r3}
 800eae8:	469e      	mov	lr, r3
 800eaea:	4770      	bx	lr

0800eaec <_fini>:
 800eaec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaee:	bf00      	nop
 800eaf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaf2:	bc08      	pop	{r3}
 800eaf4:	469e      	mov	lr, r3
 800eaf6:	4770      	bx	lr
