// Seed: 1545840824
`timescale 1ps / 1 ps `timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  logic id_4 = id_1;
endmodule
