// Seed: 897864759
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    inout logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6
);
  always @(posedge id_0) begin
    id_3 = id_0;
  end
  defparam id_7.id_8 = !(1);
endmodule
