{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544712496883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544712496887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 14:48:16 2018 " "Processing started: Thu Dec 13 14:48:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544712496887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544712496887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544712496888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 20 40 " "Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544712497217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor-arc " "Found design unit 1: sensor-arc" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498010 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaforo-ifsc " "Found design unit 1: semaforo-ifsc" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498025 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaforo " "Found entity 1: semaforo" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaDeEstado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaDeEstado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquinaDeEstado-fsm " "Found design unit 1: maquinaDeEstado-fsm" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498040 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquinaDeEstado " "Found entity 1: maquinaDeEstado" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch1 " "Found design unit 1: contador-arch1" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498053 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk-arch1 " "Found design unit 1: div_clk-arch1" {  } { { "div_clk.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/div_clk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498066 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/div_clk.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2ssd-arch1 " "Found design unit 1: bin2ssd-arch1" {  } { { "bin2ssd.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/bin2ssd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498078 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2ssd " "Found entity 1: bin2ssd" {  } { { "bin2ssd.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/bin2ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-ifsc " "Found design unit 1: display-ifsc" {  } { { "display.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498091 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544712498091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544712498091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquinaDeEstado " "Elaborating entity \"maquinaDeEstado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544712498377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag maquinaDeEstado.vhd(28) " "VHDL Process Statement warning at maquinaDeEstado.vhd(28): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544712498380 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498381 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timer maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"timer\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498381 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498381 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_vm maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"flag_vm\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498381 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_dip_vm maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"rst_dip_vm\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498382 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_vd maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"flag_vd\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498382 "|maquinaDeEstado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_dip_vd maquinaDeEstado.vhd(46) " "VHDL Process Statement warning at maquinaDeEstado.vhd(46): inferring latch(es) for signal or variable \"rst_dip_vd\", which holds its previous value in one or more paths through the process" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544712498382 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_dip_vd maquinaDeEstado.vhd(46) " "Inferred latch for \"rst_dip_vd\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_vd maquinaDeEstado.vhd(46) " "Inferred latch for \"flag_vd\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_dip_vm maquinaDeEstado.vhd(46) " "Inferred latch for \"rst_dip_vm\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_vm maquinaDeEstado.vhd(46) " "Inferred latch for \"flag_vm\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag maquinaDeEstado.vhd(46) " "Inferred latch for \"flag\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[0\] maquinaDeEstado.vhd(46) " "Inferred latch for \"timer\[0\]\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[1\] maquinaDeEstado.vhd(46) " "Inferred latch for \"timer\[1\]\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[2\] maquinaDeEstado.vhd(46) " "Inferred latch for \"timer\[2\]\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498383 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[3\] maquinaDeEstado.vhd(46) " "Inferred latch for \"timer\[3\]\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.wait3 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.wait3\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.wait2 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.wait2\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.wait1 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.wait1\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.st4 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.st4\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.st3 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.st3\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.st2 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.st2\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.st1 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.st1\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498384 "|maquinaDeEstado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.st0 maquinaDeEstado.vhd(46) " "Inferred latch for \"nx_state.st0\" at maquinaDeEstado.vhd(46)" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544712498385 "|maquinaDeEstado"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.st3_342 " "Latch nx_state.st3_342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador " "Ports D and ENA on the latch are fed by the same signal contador" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499309 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer\[3\] " "Latch timer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.st2 " "Ports D and ENA on the latch are fed by the same signal pr_state.st2" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499309 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.st1_370 " "Latch nx_state.st1_370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador " "Ports D and ENA on the latch are fed by the same signal contador" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499309 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.st4_328 " "Latch nx_state.st4_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador " "Ports D and ENA on the latch are fed by the same signal contador" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499309 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.st2_356 " "Latch nx_state.st2_356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499310 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.wait3_286 " "Latch nx_state.wait3_286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador " "Ports D and ENA on the latch are fed by the same signal contador" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499310 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.wait1_314 " "Latch nx_state.wait1_314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn1 " "Ports D and ENA on the latch are fed by the same signal btn1" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499310 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.wait2_300 " "Latch nx_state.wait2_300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador " "Ports D and ENA on the latch are fed by the same signal contador" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499310 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.st0_384 " "Latch nx_state.st0_384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn1 " "Ports D and ENA on the latch are fed by the same signal btn1" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544712499310 ""}  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544712499310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag_vm VCC " "Pin \"flag_vm\" is stuck at VCC" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|flag_vm"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_vd VCC " "Pin \"flag_vd\" is stuck at VCC" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|flag_vd"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_dip_vd GND " "Pin \"rst_dip_vd\" is stuck at GND" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|rst_dip_vd"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_dip_vm GND " "Pin \"rst_dip_vm\" is stuck at GND" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|rst_dip_vm"} { "Warning" "WMLS_MLS_STUCK_PIN" "CVD VCC " "Pin \"CVD\" is stuck at VCC" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|CVD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PVM VCC " "Pin \"PVM\" is stuck at VCC" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544712499336 "|maquinaDeEstado|PVM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544712499336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544712499462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544712499863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544712499863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544712500024 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544712500024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544712500024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544712500024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544712500075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 14:48:20 2018 " "Processing ended: Thu Dec 13 14:48:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544712500075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544712500075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544712500075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544712500075 ""}
