//===-- V6CSpillPatchedReload.cpp - O61 rewrite ----------------*- C++ -*-===//
//
// Part of the V6C backend for LLVM.
//
// O61 (Stage 3 + Stage 4 + Stage 5): for static-stack-eligible
// functions, rewrite admissible V6C_SPILL16/RELOAD16 (i16) and
// V6C_SPILL8/RELOAD8 (i8) groups into patched LXI / MVI reloads
// whose imm bytes are written by SHLD / STA spills (self-modifying
// code).
//
// Filter (Stage 5):
//   * function has hasStaticStack(),
//   * i16 slot: spill src in {HL, DE, BC} (every spill); reload dst
//     in {HL, DE, BC} (every reload),
//   * i8  slot: spill src = A (Stage 4 scope; Stage 6 widens this);
//     reload dst in any GR8 (every reload).
//
// Stage 3 chooser:
//   * K <= 2 patched reloads per single-source spill,
//   * K <= 1 patched reload per multi-source spill,
//   * the 2nd-patch chooser must skip HL-target candidates (the
//     2nd-patch Delta for HL is -12 cc per the O61 design doc),
//   * score each reload as BlockFrequency(bb) * Delta(dst, HL-live-after)
//     using the per-reload cycle-saving table from the O61 design doc;
//   * pick the 1st winner from {HL, DE, BC}; pick the 2nd (if allowed)
//     from {DE, BC} only;
//   * rewrite each winner as `LXI <DstRP>, 0` with a pre-instr label
//     .Lo61_N: and MO_PATCH_IMM on the imm operand;
//   * rewrite every original spill as a sequence of one `SHLD
//     <Syms[i], MO_PATCH_IMM>` per winner (kill flag only on the last);
//   * rewrite every non-winner reload as the classical reload sequence
//     for its destination register, reading from <Syms[0], MO_PATCH_IMM>
//     instead of the BSS slot.
//
//===---------------------------------------------------------------------===//

#include "V6C.h"
#include "V6CInstrInfo.h"
#include "V6CMachineFunctionInfo.h"
#include "V6CSpillExpand.h"
#include "MCTargetDesc/V6CMCTargetDesc.h"

#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/CodeGen/MachineBlockFrequencyInfo.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/TargetInstrInfo.h"
#include "llvm/CodeGen/TargetRegisterInfo.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/Support/Debug.h"

#define DEBUG_TYPE "v6c-spill-patched-reload"

using namespace llvm;

namespace {

/// Per-reload cycle saving when the reload is rewritten as a patched
/// `LXI <DstReg>, 0` (i16) or `MVI <DstReg>, 0` (i8).
///
/// Values mirror the O61 design doc "Reloads" table:
/// design/future_plans/O61_spill_in_reload_immediate.md
///
/// The i8 table uses V6C's real classical-reload baseline (HL-routed
/// for non-A r8) rather than the design doc's A-routed assumption —
/// see plan_O61_spill_in_reload_immediate_stage4.md §1.
static int deltaForReload(unsigned DstReg, bool HLLive) {
  switch (DstReg) {
  // i16 (Stage 2/3).
  case V6C::HL: return 8;              // LHLD (20) -> LXI HL (12)
  case V6C::DE: return HLLive ? 16 : 12;
  case V6C::BC: return HLLive ? 52 : 24;
  // i8 (Stage 4).
  case V6C::A:  return 8;              // LDA (16) -> MVI A (8)
  case V6C::B:
  case V6C::C:
  case V6C::D:
  case V6C::E:
  case V6C::H:
  case V6C::L:  return HLLive ? 44 : 20;
  default:      return 0;
  }
}

/// True if Reg overlaps HL (either the pair itself or its 8-bit halves).
static bool isHLRelated(unsigned Reg) {
  return Reg == V6C::HL || Reg == V6C::H || Reg == V6C::L;
}

/// Return true if physical register Reg is dead after MI. Scans forward
/// to end of MBB, then checks successor live-ins.
///
/// Shared with V6CRegisterInfo.cpp via V6CSpillExpand.h (O64). Prior
/// Stages 2/3/4 of O61 inlined a copy of this helper; O64 consolidated
/// it into llvm::isRegDeadAfterMI.

/// Score a single reload candidate. Returns 0 if ineligible (dst not
/// in the permitted set for this slot's width, or Delta <= 0),
/// otherwise BlockFrequency * Delta.
///
/// Width selects i16 vs i8 dst set:
///   Width == 16: dst must be HL/DE/BC. AllowHL gates HL (2nd-patch
///                rule — Delta = -12 cc for HL on 2nd patch).
///   Width ==  8: dst must be any GR8. AllowHL=false forbids H/L
///                (they alias HL used in the unpatched-reload routing
///                path); AllowA=false forbids A (2nd-patch A Delta
///                = -8 cc).
static uint64_t scoreReload(const MachineInstr &R, unsigned Width,
                            bool AllowHL, bool AllowA,
                            const MachineBlockFrequencyInfo &MBFI,
                            const TargetRegisterInfo *TRI) {
  Register Dst = R.getOperand(0).getReg();
  if (Width == 16) {
    if (Dst == V6C::HL) {
      if (!AllowHL) return 0;
    } else if (Dst != V6C::DE && Dst != V6C::BC) {
      return 0;
    }
  } else {
    assert(Width == 8 && "Width must be 8 or 16");
    if (Dst == V6C::A) {
      if (!AllowA) return 0;
    } else if (Dst == V6C::H || Dst == V6C::L) {
      if (!AllowHL) return 0;
    } else if (Dst != V6C::B && Dst != V6C::C &&
               Dst != V6C::D && Dst != V6C::E) {
      return 0;
    }
  }
  MachineBasicBlock *MBB = const_cast<MachineBasicBlock *>(R.getParent());
  bool HLLive = !isRegDeadAfterMI(V6C::HL, R, *MBB, TRI);
  int D = deltaForReload(Dst, HLLive);
  if (D <= 0)
    return 0;
  uint64_t Freq = MBFI.getBlockFreq(MBB).getFrequency();
  return Freq * (uint64_t)D;
}

/// Return the index in `Reloads` of the best-scoring eligible
/// candidate, or -1 if no candidate is eligible. Ties keep the first
/// candidate (program order) — deterministic.
static int pickBestReload(ArrayRef<MachineInstr *> Reloads,
                          ArrayRef<int> Excluded, unsigned Width,
                          bool AllowHL, bool AllowA,
                          const MachineBlockFrequencyInfo &MBFI,
                          const TargetRegisterInfo *TRI) {
  int Best = -1;
  uint64_t BestScore = 0;
  for (size_t i = 0, n = Reloads.size(); i < n; ++i) {
    if (llvm::is_contained(Excluded, (int)i))
      continue;
    uint64_t Score =
        scoreReload(*Reloads[i], Width, AllowHL, AllowA, MBFI, TRI);
    if (Score == 0)
      continue;
    if (Best < 0 || Score > BestScore) {
      Best = (int)i;
      BestScore = Score;
    }
  }
  return Best;
}

class V6CSpillPatchedReload : public MachineFunctionPass {
public:
  static char ID;
  V6CSpillPatchedReload() : MachineFunctionPass(ID) {}

  StringRef getPassName() const override {
    return "V6C Spill Into Reload Immediate (O61)";
  }

  void getAnalysisUsage(AnalysisUsage &AU) const override {
    AU.addRequired<MachineBlockFrequencyInfo>();
    AU.setPreservesCFG();
    MachineFunctionPass::getAnalysisUsage(AU);
  }

  bool runOnMachineFunction(MachineFunction &MF) override;
};

} // end anonymous namespace

char V6CSpillPatchedReload::ID = 0;

bool V6CSpillPatchedReload::runOnMachineFunction(MachineFunction &MF) {
  if (!getV6CSpillPatchedReloadEnabled())
    return false;

  auto *MFI = MF.getInfo<V6CMachineFunctionInfo>();
  if (!MFI || !MFI->hasStaticStack())
    return false;

  const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();
  auto &MBFI = getAnalysis<MachineBlockFrequencyInfo>();

  // Group spills and reloads by frame index, preserving program order
  // via the per-FI push_back sequence.
  struct PerFI {
    SmallVector<MachineInstr *, 2> Spills;
    SmallVector<MachineInstr *, 4> Reloads;
  };
  DenseMap<int, PerFI> Slots16, Slots8;

  for (auto &MBB : MF) {
    for (auto &MI : MBB) {
      unsigned Opc = MI.getOpcode();
      if (Opc == V6C::V6C_SPILL16)
        Slots16[MI.getOperand(1).getIndex()].Spills.push_back(&MI);
      else if (Opc == V6C::V6C_RELOAD16)
        Slots16[MI.getOperand(1).getIndex()].Reloads.push_back(&MI);
      else if (Opc == V6C::V6C_SPILL8)
        Slots8[MI.getOperand(1).getIndex()].Spills.push_back(&MI);
      else if (Opc == V6C::V6C_RELOAD8)
        Slots8[MI.getOperand(1).getIndex()].Reloads.push_back(&MI);
    }
  }

  bool Changed = false;

  // ---- i16 slots (Stages 1-3) ---------------------------------------
  for (auto &KV : Slots16) {
    PerFI &E = KV.second;

    // Stage 5 filter: >=1 spill from {HL,DE,BC}, reload dsts in {HL,DE,BC}.
    if (E.Spills.empty() || E.Reloads.empty())
      continue;
    bool AllAcceptedSources = llvm::all_of(E.Spills, [](MachineInstr *S) {
      Register Src = S->getOperand(0).getReg();
      return Src == V6C::HL || Src == V6C::DE || Src == V6C::BC;
    });
    if (!AllAcceptedSources)
      continue;
    bool AllSupported =
        llvm::all_of(E.Reloads, [](MachineInstr *R) {
          Register D = R->getOperand(0).getReg();
          return D == V6C::HL || D == V6C::DE || D == V6C::BC;
        });
    if (!AllSupported)
      continue;

    // Chooser: pick up to two reloads. K <= 2 for single-source spills,
    // K <= 1 for multi-source spills. The 2nd pick additionally
    // excludes HL-target reloads (Stage 3 2nd-patch rule).
    SmallVector<int, 2> Winners;
    int W1 = pickBestReload(E.Reloads, /*Excluded=*/{}, /*Width=*/16,
                            /*AllowHL=*/true, /*AllowA=*/true, MBFI, TRI);
    if (W1 < 0)
      continue;
    Winners.push_back(W1);

    if (E.Spills.size() == 1) {
      int Exc[] = {W1};
      int W2 = pickBestReload(E.Reloads, Exc, /*Width=*/16,
                              /*AllowHL=*/false, /*AllowA=*/true, MBFI, TRI);
      if (W2 >= 0)
        Winners.push_back(W2);
    }

    LLVM_DEBUG(dbgs() << "O61/i16: patching FI " << KV.first << " -- "
                      << E.Spills.size() << " spill(s), "
                      << E.Reloads.size() << " reload(s), K="
                      << Winners.size() << "\n");

    // Materialise one .Lo61_N label per winner.
    SmallVector<MCSymbol *, 2> Syms;
    for (size_t i = 0; i < Winners.size(); ++i)
      Syms.push_back(MF.getContext().createTempSymbol(
          "Lo61_", /*AlwaysAddSuffix=*/true));

    // Rewrite every original spill as a per-source ladder (HL/DE/BC)
    // ending in one SHLD per winner. Address operand on each SHLD is
    // <Syms[i], MO_PATCH_IMM>. The materialisation prefix
    // (XCHG for DE; MOV L,C; MOV H,B for BC) loads HL with the spilled
    // value once; SHLDs then store HL to each patched site. Trailing
    // fix-up (XCHG for DE; POP H for BC HL-live) is liveness-gated.
    for (MachineInstr *Spill : E.Spills) {
      MachineBasicBlock *MBB = Spill->getParent();
      DebugLoc DL = Spill->getDebugLoc();
      Register SrcReg = Spill->getOperand(0).getReg();
      bool IsKill = Spill->getOperand(0).isKill();
      bool HLDead = isRegDeadAfterMI(V6C::HL, *Spill, *MBB, TRI);

      if (SrcReg == V6C::HL) {
        // SHLD <Sym[i], MO_PATCH_IMM> per winner. Kill HL only on the
        // last SHLD (HL must remain live across earlier SHLDs).
        for (size_t si = 0; si < Syms.size(); ++si) {
          bool Kill = IsKill && (si + 1 == Syms.size());
          BuildMI(*MBB, Spill, DL, TII.get(V6C::SHLD))
              .addReg(V6C::HL, getKillRegState(Kill))
              .addSym(Syms[si], V6CII::MO_PATCH_IMM);
        }
      } else if (SrcReg == V6C::DE) {
        // XCHG; SHLD ... ; [XCHG]. Trailing XCHG is skipped iff DE is
        // killed by the spill AND HL is dead after — exactly the O42
        // rule used by the classical DE spill in
        // V6CRegisterInfo::eliminateFrameIndex.
        bool SkipTrailing = IsKill && HLDead;
        BuildMI(*MBB, Spill, DL, TII.get(V6C::XCHG));
        for (size_t si = 0; si < Syms.size(); ++si) {
          bool Kill = SkipTrailing && (si + 1 == Syms.size());
          BuildMI(*MBB, Spill, DL, TII.get(V6C::SHLD))
              .addReg(V6C::HL, getKillRegState(Kill))
              .addSym(Syms[si], V6CII::MO_PATCH_IMM);
        }
        if (!SkipTrailing)
          BuildMI(*MBB, Spill, DL, TII.get(V6C::XCHG));
      } else {
        assert(SrcReg == V6C::BC && "Stage 5 src must be HL/DE/BC");
        // [PUSH H;] MOV L,C; MOV H,B; SHLD ... ; [POP H]. PUSH/POP HL
        // is gated by HL liveness across the spill — same rule the
        // classical BC spill in V6CRegisterInfo uses (O42).
        if (!HLDead)
          BuildMI(*MBB, Spill, DL, TII.get(V6C::PUSH)).addReg(V6C::HL);
        BuildMI(*MBB, Spill, DL, TII.get(V6C::MOVrr))
            .addReg(V6C::L, RegState::Define)
            .addReg(V6C::C, getKillRegState(IsKill));
        BuildMI(*MBB, Spill, DL, TII.get(V6C::MOVrr))
            .addReg(V6C::H, RegState::Define)
            .addReg(V6C::B, getKillRegState(IsKill));
        for (size_t si = 0; si < Syms.size(); ++si) {
          // HL is restored by the trailing POP H (when emitted) or
          // dead after the last SHLD (when HLDead skipped PUSH/POP).
          // Kill on the last SHLD only when no POP follows.
          bool Kill = HLDead && (si + 1 == Syms.size());
          BuildMI(*MBB, Spill, DL, TII.get(V6C::SHLD))
              .addReg(V6C::HL, getKillRegState(Kill))
              .addSym(Syms[si], V6CII::MO_PATCH_IMM);
        }
        if (!HLDead)
          BuildMI(*MBB, Spill, DL, TII.get(V6C::POP), V6C::HL);
      }
      Spill->eraseFromParent();
    }

    // Each winner reload becomes the patched site: LXI <DstRP>, 0 with
    // a pre-instr label and MO_PATCH_IMM on the imm operand.
    for (size_t wi = 0; wi < Winners.size(); ++wi) {
      MachineInstr *PR = E.Reloads[Winners[wi]];
      MachineBasicBlock *MBB = PR->getParent();
      DebugLoc DL = PR->getDebugLoc();
      Register WinnerDst = PR->getOperand(0).getReg();
      MachineInstrBuilder NewLxi =
          BuildMI(*MBB, PR, DL, TII.get(V6C::LXI))
              .addReg(WinnerDst, RegState::Define)
              .addImm(0);
      NewLxi->getOperand(1).setTargetFlags(V6CII::MO_PATCH_IMM);
      NewLxi->setPreInstrSymbol(MF, Syms[wi]);
      PR->eraseFromParent();
    }

    // Every non-winner reload becomes the classical reload sequence for
    // its destination register, reading from Syms[0]+1 (the first
    // patched site's imm bytes serve as the shared slot storage). These
    // sequences mirror the static-stack expansion in
    // V6CRegisterInfo::eliminateFrameIndex.
    auto isWinner = [&](size_t i) {
      return llvm::is_contained(Winners, (int)i);
    };
    for (size_t i = 0, n = E.Reloads.size(); i < n; ++i) {
      if (isWinner(i))
        continue;
      MachineInstr *R = E.Reloads[i];
      MachineBasicBlock *MBB = R->getParent();
      DebugLoc DL = R->getDebugLoc();
      Register Dst = R->getOperand(0).getReg();
      bool HLLive = !isRegDeadAfterMI(V6C::HL, *R, *MBB, TRI);

      if (Dst == V6C::HL) {
        // LHLD <Syms[0], MO_PATCH_IMM>   (20cc, 3B)
        BuildMI(*MBB, R, DL, TII.get(V6C::LHLD), V6C::HL)
            .addSym(Syms[0], V6CII::MO_PATCH_IMM);
      } else if (Dst == V6C::DE) {
        if (HLLive) {
          // XCHG; LHLD ... ; XCHG  (28cc, 5B)
          BuildMI(*MBB, R, DL, TII.get(V6C::XCHG));
          BuildMI(*MBB, R, DL, TII.get(V6C::LHLD), V6C::HL)
              .addSym(Syms[0], V6CII::MO_PATCH_IMM);
          BuildMI(*MBB, R, DL, TII.get(V6C::XCHG));
        } else {
          // LHLD ... ; XCHG        (24cc, 4B)
          BuildMI(*MBB, R, DL, TII.get(V6C::LHLD), V6C::HL)
              .addSym(Syms[0], V6CII::MO_PATCH_IMM);
          BuildMI(*MBB, R, DL, TII.get(V6C::XCHG));
        }
      } else {
        assert(Dst == V6C::BC && "Stage 3 reload dst must be HL/DE/BC");
        if (HLLive) {
          // PUSH HL; LHLD ... ; MOV C,L; MOV B,H; POP HL  (64cc, 7B)
          BuildMI(*MBB, R, DL, TII.get(V6C::PUSH)).addReg(V6C::HL);
          BuildMI(*MBB, R, DL, TII.get(V6C::LHLD), V6C::HL)
              .addSym(Syms[0], V6CII::MO_PATCH_IMM);
          BuildMI(*MBB, R, DL, TII.get(V6C::MOVrr))
              .addReg(V6C::C, RegState::Define).addReg(V6C::L);
          BuildMI(*MBB, R, DL, TII.get(V6C::MOVrr))
              .addReg(V6C::B, RegState::Define).addReg(V6C::H);
          BuildMI(*MBB, R, DL, TII.get(V6C::POP), V6C::HL);
        } else {
          // LHLD ... ; MOV C,L; MOV B,H  (36cc, 5B)
          BuildMI(*MBB, R, DL, TII.get(V6C::LHLD), V6C::HL)
              .addSym(Syms[0], V6CII::MO_PATCH_IMM);
          BuildMI(*MBB, R, DL, TII.get(V6C::MOVrr))
              .addReg(V6C::C, RegState::Define).addReg(V6C::L);
          BuildMI(*MBB, R, DL, TII.get(V6C::MOVrr))
              .addReg(V6C::B, RegState::Define).addReg(V6C::H);
        }
      }
      R->eraseFromParent();
    }

    Changed = true;
  }

  // ---- i8 slots (Stage 4 + Stage 6) ---------------------------------
  for (auto &KV : Slots8) {
    PerFI &E = KV.second;

    // Stage 6 filter: accept any GR8 spill source (A-sourced and
    // non-A sourced slots use different emitters in the rewrite
    // loop below). Reload dsts must be any GR8 (unchanged).
    if (E.Spills.empty() || E.Reloads.empty())
      continue;
    bool AllASources = llvm::all_of(E.Spills, [](MachineInstr *S) {
      return S->getOperand(0).getReg() == V6C::A;
    });
    bool AllSupportedR8 =
        llvm::all_of(E.Reloads, [](MachineInstr *R) {
          Register D = R->getOperand(0).getReg();
          return D == V6C::A || D == V6C::B || D == V6C::C ||
                 D == V6C::D || D == V6C::E || D == V6C::H ||
                 D == V6C::L;
        });
    if (!AllSupportedR8)
      continue;

    // Chooser: same K caps as i16. 2nd-patch skips A (Delta = -8 cc)
    // and H/L (aliases HL used in unpatched-reload routing).
    // Stage 6 additionally caps K=1 when any spill source is non-A:
    // the shared O64 ladder would have to repeat its terminal store
    // for a 2nd patched site, which the design doc defers.
    SmallVector<int, 2> Winners;
    int W1 = pickBestReload(E.Reloads, /*Excluded=*/{}, /*Width=*/8,
                            /*AllowHL=*/true, /*AllowA=*/true, MBFI, TRI);
    if (W1 < 0)
      continue;
    Winners.push_back(W1);

    if (AllASources && E.Spills.size() == 1) {
      int Exc[] = {W1};
      int W2 = pickBestReload(E.Reloads, Exc, /*Width=*/8,
                              /*AllowHL=*/false, /*AllowA=*/false, MBFI, TRI);
      if (W2 >= 0)
        Winners.push_back(W2);
    }

    LLVM_DEBUG(dbgs() << "O61/i8: patching FI " << KV.first << " -- "
                      << E.Spills.size() << " spill(s), "
                      << E.Reloads.size() << " reload(s), K="
                      << Winners.size() << "\n");

    SmallVector<MCSymbol *, 2> Syms;
    for (size_t i = 0; i < Winners.size(); ++i)
      Syms.push_back(MF.getContext().createTempSymbol(
          "Lo61_", /*AlwaysAddSuffix=*/true));

    // Spill rewrite: per-source switch.
    //   A source      -> one STA <Sym[i]+1> per winner (kill on last).
    //   non-A source  -> expandSpill8Static (O64 shared ladder) with
    //                    an appender that supplies <Syms[0]+MO_PATCH_IMM>.
    //                    Stage 6 hard-caps K=1 for non-A sources.
    for (MachineInstr *Spill : E.Spills) {
      MachineBasicBlock *MBB = Spill->getParent();
      DebugLoc DL = Spill->getDebugLoc();
      Register SrcReg = Spill->getOperand(0).getReg();
      bool IsKill = Spill->getOperand(0).isKill();

      if (SrcReg == V6C::A) {
        for (size_t si = 0; si < Syms.size(); ++si) {
          bool Kill = IsKill && (si + 1 == Syms.size());
          BuildMI(*MBB, Spill, DL, TII.get(V6C::STA))
              .addReg(V6C::A, getKillRegState(Kill))
              .addSym(Syms[si], V6CII::MO_PATCH_IMM);
        }
      } else {
        assert(Syms.size() == 1 &&
               "Stage 6 caps K=1 for non-A i8 spills");
        expandSpill8Static(*Spill, Spill, SrcReg, IsKill, TII, TRI,
            [&](MachineInstrBuilder &B) {
              B.addSym(Syms[0], V6CII::MO_PATCH_IMM);
            });
      }
      Spill->eraseFromParent();
    }

    // Each winner reload becomes MVI <DstReg>, 0 at .Lo61_N.
    for (size_t wi = 0; wi < Winners.size(); ++wi) {
      MachineInstr *PR = E.Reloads[Winners[wi]];
      MachineBasicBlock *MBB = PR->getParent();
      DebugLoc DL = PR->getDebugLoc();
      Register WinnerDst = PR->getOperand(0).getReg();
      MachineInstrBuilder NewMvi =
          BuildMI(*MBB, PR, DL, TII.get(V6C::MVIr))
              .addReg(WinnerDst, RegState::Define)
              .addImm(0);
      NewMvi->getOperand(1).setTargetFlags(V6CII::MO_PATCH_IMM);
      NewMvi->setPreInstrSymbol(MF, Syms[wi]);
      PR->eraseFromParent();
    }

    // Unpatched i8 reloads: share the O64 decision ladder with
    // V6CRegisterInfo::eliminateFrameIndex, but with the address
    // operand supplied as <Syms[0], MO_PATCH_IMM> instead of a
    // GlobalAddress+offset.
    auto isWinner = [&](size_t i) {
      return llvm::is_contained(Winners, (int)i);
    };
    for (size_t i = 0, n = E.Reloads.size(); i < n; ++i) {
      if (isWinner(i))
        continue;
      MachineInstr *R = E.Reloads[i];
      MachineBasicBlock *MBB = R->getParent();
      DebugLoc DL = R->getDebugLoc();
      Register Dst = R->getOperand(0).getReg();

      if (Dst == V6C::A) {
        // LDA <Syms[0], MO_PATCH_IMM>   (16cc, 3B)
        BuildMI(*MBB, R, DL, TII.get(V6C::LDA), V6C::A)
            .addSym(Syms[0], V6CII::MO_PATCH_IMM);
      } else {
        // O64 ladder handles Shape B and Shape C.
        expandReload8Static(*R, R, Dst, TII, TRI,
            [&](MachineInstrBuilder &B) {
              B.addSym(Syms[0], V6CII::MO_PATCH_IMM);
            });
      }
      R->eraseFromParent();
    }

    Changed = true;
  }

  return Changed;
}

namespace llvm {
FunctionPass *createV6CSpillPatchedReloadPass() {
  return new V6CSpillPatchedReload();
}
} // namespace llvm
