#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 17 14:06:24 2017
# Process ID: 5692
# Current directory: D:/MyWork
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2936 D:\MyWork\project_1_linnea.xpr
# Log file: D:/MyWork/vivado.log
# Journal file: D:/MyWork\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyWork/project_1_linnea.xpr
INFO: [Project 1-313] Project file moved from 'D:/MyWork/Project/project_1_linnea' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/audio_effects/archive_project_summary.txt', nor could it be found using path 'D:/MyWork/Project/audio_effects/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 732.406 ; gain = 104.191
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 14:20:57 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 14:20:57 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 14:22:01 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 14:22:01 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 771.664 ; gain = 0.000
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
close [ open D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v w ]
add_files D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v
update_compile_order -fileset sources_1
close [ open D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v w ]
add_files D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:17 ; elapsed = 01:23:15 . Memory (MB): peak = 915.191 ; gain = 706.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
WARNING: [Synth 8-567] referenced signal 'switch' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:36]
WARNING: [Synth 8-567] referenced signal 'MIC_in' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:36]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
ERROR: [Synth 8-685] variable 'new_clock' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:144]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:18 ; elapsed = 01:23:16 . Memory (MB): peak = 943.309 ; gain = 734.805
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:24 ; elapsed = 01:24:34 . Memory (MB): peak = 943.309 ; gain = 734.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
WARNING: [Synth 8-567] referenced signal 'MIC_in' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:36]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
ERROR: [Synth 8-685] variable 'new_clock' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:144]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:25 ; elapsed = 01:24:35 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 01:26:47 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
WARNING: [Synth 8-567] referenced signal 'led_out' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:30]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:145]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 01:26:47 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:79]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:83]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:87]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:91]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:95]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:99]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:103]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:107]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:111]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:115]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:119]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:123]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:126]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:130]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:134]
ERROR: [Synth 8-2576] procedural assignment to a non-register my_speed is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:138]
INFO: [Synth 8-2350] module volume_to_led ignored due to previous errors [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
Failed to read verilog 'D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 17 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:52 ; elapsed = 01:28:39 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:145]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:53 ; elapsed = 01:28:40 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:08 ; elapsed = 01:31:37 . Memory (MB): peak = 947.238 ; gain = 738.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:131]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:08 ; elapsed = 01:31:38 . Memory (MB): peak = 948.672 ; gain = 740.168
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:1]
[Tue Oct 17 15:41:30 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 17 15:42:31 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:1]
[Tue Oct 17 15:44:00 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
ERROR: [Synth 8-1852] concurrent assignment to a non-net led_out is not permitted [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:134]
INFO: [Synth 8-2350] module volume_to_led ignored due to previous errors [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
Failed to read verilog 'D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:57 ; elapsed = 01:56:56 . Memory (MB): peak = 949.488 ; gain = 740.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out_B' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:131]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:57 ; elapsed = 01:56:56 . Memory (MB): peak = 956.539 ; gain = 748.035
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:06 ; elapsed = 02:00:25 . Memory (MB): peak = 956.539 ; gain = 748.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'volume_to_led' (6#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:49]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:07 ; elapsed = 02:00:26 . Memory (MB): peak = 958.762 ; gain = 750.258
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:15 ; elapsed = 02:03:26 . Memory (MB): peak = 958.762 ; gain = 750.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
WARNING: [Synth 8-567] referenced signal 'led_out' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:30]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'volume_to_led' (6#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:49]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:16 ; elapsed = 02:03:27 . Memory (MB): peak = 962.070 ; gain = 753.566
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:26 ; elapsed = 02:08:26 . Memory (MB): peak = 963.672 ; gain = 755.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'volume_to_led' (6#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-685] variable 'led_out' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:49]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:26 ; elapsed = 02:08:27 . Memory (MB): peak = 964.531 ; gain = 756.027
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:1]
[Tue Oct 17 16:15:16 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:34 ; elapsed = 02:10:20 . Memory (MB): peak = 967.680 ; gain = 759.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'volume_to_led' (6#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/MyWork/project_1_linnea.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (7#1) [D:/MyWork/project_1_linnea.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (8#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3331] design falling_volume has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:35 ; elapsed = 02:10:21 . Memory (MB): peak = 967.680 ; gain = 759.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:35 ; elapsed = 02:10:21 . Memory (MB): peak = 967.680 ; gain = 759.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
Finished Parsing XDC File [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:46 ; elapsed = 02:10:46 . Memory (MB): peak = 1250.207 ; gain = 1041.703
20 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.207 ; gain = 282.527
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:17:40 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:17:40 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:19:37 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:19:37 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 17 16:20:22 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 17 16:21:35 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 17 16:22:55 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 16:23:42 2017...
