Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jun  1 16:59:51 2022
| Host         : marvin running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file CoreSight_Decode_wrapper_control_sets_placed.rpt
| Design       : CoreSight_Decode_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             258 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             108 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                  Enable Signal                                 |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state[1]_i_1_n_0 |                                                               |                1 |              2 |         2.00 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug                             |                                                               |                2 |              3 |         1.50 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/Decoder_Debugger_0/inst/count4[2]_i_1_n_0                   |                                                               |                3 |              3 |         1.00 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount                    |                                                               |                1 |              3 |         3.00 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte[7]_i_2_n_0                  | CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte[7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/highhalf                        |                                                               |                2 |             16 |         8.00 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff                         |                                                               |               11 |             24 |         2.18 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/Decoder_Debugger_0/inst/dbgreg[2]_i_1_n_0                   |                                                               |               13 |             27 |         2.08 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 | CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte[7]_i_2_n_0                  |                                                               |                7 |             30 |         4.29 |
|  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                |                                                               |               22 |            258 |        11.73 |
+----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


