ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 18, 2022 at 02:16:50 CST
ncverilog
	-f posim.f
		./test_top.v
		../netlist/CHIP_layout.v
		-v
		/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
		../../RTL/hdl/sram_Nx23b.v
		../../RTL/hdl/sram_Nx8b.v
		+access+r
		+define+TEST_DATA=1
		+define+SAMPLE_MODE=0
file: ./test_top.v
`define TEST_DATA 0         // 0 for 96*64, 1 for 91*61
                                                       |
ncvlog: *W,MACNDF (./test_top.v,2|55): The text macro 'TEST_DATA' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define SAMPLE_MODE 0       // 0 for 4:1:1, 1 for 4:2:0
                                                       |
ncvlog: *W,MACNDF (./test_top.v,3|55): The text macro 'SAMPLE_MODE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.test_top_all:v
		errors: 0, warnings: 0
file: ../netlist/CHIP_layout.v
	module worklib.reg8x8_IN_WIDTH8_mydesign_1:v
		errors: 0, warnings: 0
	module worklib.control_de_SRAM_ADDR_W22_IMG_SIZE11:v
		errors: 0, warnings: 0
	module worklib.control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22:v
		errors: 0, warnings: 0
	module worklib.decoder_SRAM_ADDR_R20_REG_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.encoder_IN_WIDTH8:v
		errors: 0, warnings: 0
	module worklib.dequan_IN_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.quan_DCT2D_IN_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8:v
		errors: 0, warnings: 0
	module worklib.dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8:v
		errors: 0, warnings: 0
	module worklib.rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8:v
		errors: 0, warnings: 0
	module worklib.reg8x8_IN_WIDTH8_mydesign_0:v
		errors: 0, warnings: 0
	module worklib.top:v
		errors: 0, warnings: 0
	module worklib.CHIP:v
		errors: 0, warnings: 0
file: ../../RTL/hdl/sram_Nx23b.v
	module worklib.sram_Nx23b:v
		errors: 0, warnings: 0
file: ../../RTL/hdl/sram_Nx8b.v
	module worklib.sram_Nx8b:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
		Caching library 'saed32nm_hvt' ....... Done
	Elaborating the design hierarchy:
reg8x8_IN_WIDTH8_mydesign_1 reg_U0 (.rst_n ( n8 ) , .wen ( reg0_wen ) , 
                                 |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,69783|33): 1 output port was not connected:
ncelab: (../netlist/CHIP_layout.v,16): en_in_addr

DFFX2_HVT register_reg_7__7__11_ (.D ( n542 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5793|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX2_HVT register_reg_5__5__5_ (.D ( n620 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5795|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX2_HVT out0_reg_10_ (.D ( n4295 ) , .CLK ( clk_cts_7 ) , .Q ( out0[10] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5823|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX2_HVT register_reg_0__4__8_ (.D ( n173 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5824|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX2_HVT out7_reg_3_ (.D ( out77[3] ) , .CLK ( clk_cts_4 ) , .Q ( out7[3] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5826|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX2_HVT register_reg_7__7__2_ (.D ( n551 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,5827|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

HADDX1_HVT U3233 (.SO ( n3213 ) , .B0 ( n3204 ) , .A0 ( n3205 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,8053|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1996 (.SO ( n4646 ) , .B0 ( n2328 ) , .A0 ( n5013 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,9859|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

DFFX1_HVT out2_reg_5_ (.D ( out22[5] ) , .CLK ( clk_cts_2 ) , .Q ( out2[5] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12460|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_6_ (.D ( n4126 ) , .CLK ( clk_cts_2 ) , .Q ( out2[6] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12463|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_7_ (.D ( out22[7] ) , .CLK ( clk_cts_2 ) , .Q ( out2[7] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12466|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_8_ (.D ( n4127 ) , .CLK ( clk_cts_2 ) , .Q ( out2[8] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12469|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_9_ (.D ( out22[9] ) , .CLK ( clk_cts_2 ) , .Q ( out2[9] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12472|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_10_ (.D ( n4211 ) , .CLK ( clk_cts_2 ) , .Q ( out2[10] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12475|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_11_ (.D ( n4091 ) , .CLK ( clk_cts_2 ) , .Q ( out2[11] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12478|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out1_reg_0_ (.Q ( out1[0] ) , .SETB ( n2964 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12481|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_1_ (.Q ( out1[1] ) , .SETB ( n68 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12485|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_2_ (.Q ( out1[2] ) , .SETB ( n65 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12489|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_3_ (.Q ( out1[3] ) , .SETB ( n62 ) , .CLK ( clk ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12493|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_4_ (.Q ( out1[4] ) , .SETB ( n59 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12497|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_5_ (.Q ( out1[5] ) , .SETB ( n56 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12501|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_6_ (.Q ( out1[6] ) , .SETB ( n53 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12505|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_7_ (.Q ( out1[7] ) , .SETB ( n50 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12509|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_8_ (.Q ( out1[8] ) , .SETB ( n3128 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12513|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_9_ (.Q ( out1[9] ) , .SETB ( n44 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12517|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_10_ (.Q ( out1[10] ) , .SETB ( n41 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12521|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out1_reg_11_ (.Q ( out1[11] ) , .SETB ( n38 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12525|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_0_ (.Q ( out6[0] ) , .SETB ( n35 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12529|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__1_ (.D ( n34 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12531|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_1_ (.Q ( out6[1] ) , .SETB ( n32 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12533|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__2_ (.D ( n31 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12535|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_2_ (.Q ( out6[2] ) , .SETB ( n29 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12537|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_3_ (.Q ( out6[3] ) , .SETB ( n26 ) , .CLK ( clk ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12541|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_4_ (.Q ( out6[4] ) , .SETB ( n23 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12545|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__5_ (.D ( n22 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12547|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_5_ (.Q ( out6[5] ) , .SETB ( n20 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12549|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_6_ (.Q ( out6[6] ) , .SETB ( n17 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12553|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__7_ (.D ( n16 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12555|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_7_ (.Q ( out6[7] ) , .SETB ( n14 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12557|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_8_ (.Q ( out6[8] ) , .SETB ( n11 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12561|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__9_ (.D ( n10 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12563|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_9_ (.Q ( out6[9] ) , .SETB ( n8 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12565|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT register_reg_0__6__10_ (.D ( n7 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12567|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out6_reg_10_ (.Q ( out6[10] ) , .SETB ( n5 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12569|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out6_reg_11_ (.Q ( out6[11] ) , .SETB ( n2 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12573|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out0_reg_0_ (.D ( n4328 ) , .CLK ( clk_cts_7 ) , .Q ( out0[0] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12575|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_1_ (.D ( N229 ) , .CLK ( clk_cts_7 ) , .Q ( out0[1] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12576|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_2_ (.D ( N230 ) , .CLK ( clk_cts_7 ) , .Q ( out0[2] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12577|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_3_ (.D ( n4301 ) , .CLK ( clk_cts_7 ) , .Q ( out0[3] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12578|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_4_ (.D ( N232 ) , .CLK ( clk_cts_9 ) , .Q ( out0[4] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12579|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_5_ (.D ( N233 ) , .CLK ( clk_cts_9 ) , .Q ( out0[5] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12580|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_6_ (.D ( N234 ) , .CLK ( clk_cts_7 ) , .Q ( out0[6] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12581|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_7_ (.D ( N235 ) , .CLK ( clk_cts_7 ) , .Q ( out0[7] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12582|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_8_ (.D ( N236 ) , .CLK ( clk_cts_5 ) , .Q ( out0[8] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12583|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out0_reg_9_ (.D ( N237 ) , .CLK ( clk_cts_7 ) , .Q ( out0[9] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12584|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX2_HVT out0_reg_11_ (.D ( n5020 ) , .CLK ( clk_cts_5 ) , .Q ( out0[11] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12585|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX1_HVT register_reg_6__6__1_ (.D ( n156 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12601|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__2_ (.D ( n155 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12603|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__3_ (.D ( n154 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12605|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__4_ (.D ( n153 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12607|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__5_ (.D ( n152 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12609|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__6_ (.D ( n151 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12611|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__7_ (.D ( n150 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12613|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__8_ (.D ( n149 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12615|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__9_ (.D ( n148 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12617|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__10_ (.D ( n147 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12619|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__11_ (.D ( n146 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12621|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_0_ (.D ( out55[0] ) , .CLK ( clk_cts_5 ) , .Q ( out5[0] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12625|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX2_HVT out5_reg_1_ (.D ( out55[1] ) , .CLK ( clk_cts_4 ) , .Q ( out5[1] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12628|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX1_HVT out5_reg_2_ (.D ( out55[2] ) , .CLK ( clk_cts_7 ) , .Q ( out5[2] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12631|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_3_ (.D ( out55[3] ) , .CLK ( clk ) , .Q ( out5[3] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12634|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_4_ (.D ( out55[4] ) , .CLK ( clk_cts_4 ) , .Q ( out5[4] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12637|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_5_ (.D ( out55[5] ) , .CLK ( clk_cts_4 ) , .Q ( out5[5] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12640|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_6_ (.D ( out55[6] ) , .CLK ( clk_cts_5 ) , .Q ( out5[6] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12643|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_7_ (.D ( out55[7] ) , .CLK ( clk_cts_5 ) , .Q ( out5[7] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12646|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_8_ (.D ( out55[8] ) , .CLK ( clk_cts_5 ) , .Q ( out5[8] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12649|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_9_ (.D ( out55[9] ) , .CLK ( clk_cts_4 ) , .Q ( out5[9] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12652|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_10_ (.D ( out55[10] ) , .CLK ( clk ) , .Q ( out5[10] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12655|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out5_reg_11_ (.D ( out55[11] ) , .CLK ( clk ) , .Q ( out5[11] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12658|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_0_ (.D ( out44[0] ) , .CLK ( clk_cts_5 ) , .Q ( out4[0] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12661|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_1_ (.D ( out44[1] ) , .CLK ( clk_cts_7 ) , .Q ( out4[1] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12664|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_2_ (.D ( out44[2] ) , .CLK ( clk_cts_7 ) , .Q ( out4[2] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12667|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_3_ (.D ( n4310 ) , .CLK ( clk_cts_5 ) , .Q ( out4[3] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12670|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_4_ (.D ( n5021 ) , .CLK ( clk_cts_7 ) , .Q ( out4[4] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12673|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_5_ (.D ( out44[5] ) , .CLK ( clk_cts_7 ) , .Q ( out4[5] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12676|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_6_ (.D ( out44[6] ) , .CLK ( clk_cts_7 ) , .Q ( out4[6] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12679|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_7_ (.D ( out44[7] ) , .CLK ( clk_cts_7 ) , .Q ( out4[7] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12682|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_8_ (.D ( out44[8] ) , .CLK ( clk_cts_7 ) , .Q ( out4[8] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12685|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_9_ (.D ( out44[9] ) , .CLK ( clk_cts_7 ) , .Q ( out4[9] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12688|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_10_ (.D ( n4337 ) , .CLK ( clk_cts_7 ) , .Q ( out4[10] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12691|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out4_reg_11_ (.D ( n4133 ) , .CLK ( clk_cts_7 ) , .Q ( out4[11] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12694|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT out3_reg_0_ (.Q ( out3[0] ) , .SETB ( n119 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12697|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_1_ (.Q ( out3[1] ) , .SETB ( n116 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12701|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_2_ (.Q ( out3[2] ) , .SETB ( n113 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12705|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_3_ (.Q ( out3[3] ) , .SETB ( n110 ) , .CLK ( clk ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12709|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_4_ (.Q ( out3[4] ) , .SETB ( n107 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12713|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_5_ (.Q ( out3[5] ) , .SETB ( n104 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12717|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_6_ (.Q ( out3[6] ) , .SETB ( n101 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12721|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_7_ (.Q ( out3[7] ) , .SETB ( n98 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12725|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_8_ (.Q ( out3[8] ) , .SETB ( n95 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12729|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_9_ (.Q ( out3[9] ) , .SETB ( n92 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12733|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_10_ (.Q ( out3[10] ) , .SETB ( n89 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12737|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT out3_reg_11_ (.Q ( out3[11] ) , .SETB ( n86 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12741|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out2_reg_0_ (.D ( n4331 ) , .CLK ( clk_cts_4 ) , .Q ( out2[0] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12745|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_1_ (.D ( out22[1] ) , .CLK ( clk_cts_2 ) , .Q ( out2[1] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12748|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_2_ (.D ( out22[2] ) , .CLK ( clk_cts_2 ) , .Q ( out2[2] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12751|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_3_ (.D ( n4103 ) , .CLK ( clk_cts_2 ) , .Q ( out2[3] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12754|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out2_reg_4_ (.D ( out22[4] ) , .CLK ( clk_cts_2 ) , .Q ( n5112 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12757|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__0_ (.D ( n22900 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12774|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__1_ (.D ( n22800 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12776|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__2_ (.D ( n227 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12778|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__3_ (.D ( n226 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12780|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__4_ (.D ( n225 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12782|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__5_ (.D ( n224 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12784|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__6_ (.D ( n223 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12786|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__7_ (.D ( n222 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12788|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__8_ (.D ( n221 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12790|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__9_ (.D ( n220 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12792|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__10_ (.D ( n219 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12794|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__4__11_ (.D ( n218 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12796|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__0_ (.D ( n181 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12870|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__1_ (.D ( n180 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12872|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__2_ (.D ( n179 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12874|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__3_ (.D ( n178 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12876|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__4_ (.D ( n177 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12878|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__5_ (.D ( n176 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12880|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__6_ (.D ( n175 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12882|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__7_ (.D ( n174 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12884|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__9_ (.D ( n172 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12886|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__10_ (.D ( n171 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12888|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__4__11_ (.D ( n170 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12890|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_0_ (.D ( n4346 ) , .CLK ( clk_cts_7 ) , .Q ( out7[0] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12894|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_1_ (.D ( out77[1] ) , .CLK ( clk_cts_7 ) , .Q ( out7[1] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12897|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_2_ (.D ( out77[2] ) , .CLK ( clk_cts_7 ) , .Q ( n5111 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12900|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_4_ (.D ( out77[4] ) , .CLK ( clk_cts_4 ) , .Q ( out7[4] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12905|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_5_ (.D ( out77[5] ) , .CLK ( clk_cts_4 ) , .Q ( out7[5] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12908|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_6_ (.D ( n4313 ) , .CLK ( clk_cts_4 ) , .Q ( out7[6] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12911|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_7_ (.D ( out77[7] ) , .CLK ( clk_cts_7 ) , .Q ( out7[7] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12914|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_8_ (.D ( n4137 ) , .CLK ( clk_cts_7 ) , .Q ( out7[8] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12917|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_9_ (.D ( out77[9] ) , .CLK ( clk_cts_7 ) , .Q ( out7[9] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12920|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_10_ (.D ( out77[10] ) , .CLK ( clk_cts_7 ) , .Q ( out7[10] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12923|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out7_reg_11_ (.D ( out77[11] ) , .CLK ( clk_cts_7 ) , .Q ( out7[11] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12926|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__6__0_ (.D ( n157 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12927|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__0_ (.D ( n301 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12987|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__1_ (.D ( n300 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12989|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__2_ (.D ( n299 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12991|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__3_ (.D ( n298 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12993|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__4_ (.D ( n297 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12995|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__5_ (.D ( n296 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12997|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__6_ (.D ( n295 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,12999|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__7_ (.D ( n294 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13001|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__8_ (.D ( n293 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13003|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__9_ (.D ( n292 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13005|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__10_ (.D ( n291 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13007|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__2__11_ (.D ( n290 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13009|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__0_ (.D ( n277 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13035|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__1_ (.D ( n276 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13037|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__2_ (.D ( n275 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13039|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__3_ (.D ( n274 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13041|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__4_ (.D ( n273 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13043|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__5_ (.D ( n272 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13045|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__6_ (.D ( n271 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13047|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__7_ (.D ( n270 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13049|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__8_ (.D ( n269 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13051|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__9_ (.D ( n268 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13053|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__10_ (.D ( n267 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13055|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__2__11_ (.D ( n266 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13057|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__10_ (.D ( n423 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13115|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__11_ (.D ( n422 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13117|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__0_ (.D ( n421 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13119|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__1_ (.D ( n420 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13121|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__2_ (.D ( n419 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13123|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__3_ (.D ( n418 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13125|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__4_ (.D ( n417 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13127|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__5_ (.D ( n416 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13129|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__6_ (.D ( n415 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13131|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__7_ (.D ( n414 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13133|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__8_ (.D ( n413 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13135|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__9_ (.D ( n412 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13137|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__10_ (.D ( n411 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13139|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_4__0__11_ (.D ( n410 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13141|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__0_ (.D ( n397 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13167|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__1_ (.D ( n396 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13169|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__2_ (.D ( n395 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13171|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__3_ (.D ( n394 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13173|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__4_ (.D ( n393 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13175|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__5_ (.D ( n392 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13177|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__6_ (.D ( n391 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13179|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__7_ (.D ( n390 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13181|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__8_ (.D ( n389 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13183|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__9_ (.D ( n388 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13185|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__10_ (.D ( n387 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13187|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__0__11_ (.D ( n386 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13189|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__0_ (.D ( n385 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13191|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__1_ (.D ( n384 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13193|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__2_ (.D ( n383 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13195|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__3_ (.D ( n382 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13197|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__4_ (.D ( n381 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13199|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__5_ (.D ( n380 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13201|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__6_ (.D ( n379 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13203|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__7_ (.D ( n378 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13205|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__8_ (.D ( n377 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13207|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__9_ (.D ( n376 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13209|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__10_ (.D ( n375 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13211|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__0__11_ (.D ( n374 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13213|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__0_ (.D ( n373 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13215|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__1_ (.D ( n372 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13217|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__2_ (.D ( n371 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13219|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__3_ (.D ( n370 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13221|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__4_ (.D ( n369 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13223|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__5_ (.D ( n368 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13225|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__6_ (.D ( n367 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13227|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__7_ (.D ( n366 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13229|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__8_ (.D ( n365 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13231|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__9_ (.D ( n364 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13233|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__10_ (.D ( n363 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13235|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__0__11_ (.D ( n362 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13237|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__7__4_ (.D ( n489 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13355|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__7__8_ (.D ( n485 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13363|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__7__9_ (.D ( n484 ) , .CLK ( clk_cts_2 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13365|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_2__7__10_ (.D ( n483 ) , .CLK ( clk_cts_1_1 ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13367|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__0_ (.D ( n469 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13395|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__1_ (.D ( n468 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13397|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__2_ (.D ( n467 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13399|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__3_ (.D ( n466 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13401|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__4_ (.D ( n465 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13403|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__5_ (.D ( n464 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13405|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__6_ (.D ( n463 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13407|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__7_ (.D ( n462 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13409|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__8_ (.D ( n461 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13411|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__9_ (.D ( n460 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13413|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__10_ (.D ( n459 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13415|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__7__11_ (.D ( n458 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13417|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__0_ (.D ( n457 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13419|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__1_ (.D ( n456 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13421|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__2_ (.D ( n455 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13423|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__3_ (.D ( n454 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13425|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__4_ (.D ( n453 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13427|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__5_ (.D ( n452 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13429|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__6_ (.D ( n451 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13431|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__7_ (.D ( n450 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13433|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__8_ (.D ( n449 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13435|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__9_ (.D ( n448 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13437|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__10_ (.D ( n447 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13439|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__0__11_ (.D ( n446 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13441|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__0_ (.D ( n445 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13443|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__1_ (.D ( n444 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13445|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__2_ (.D ( n443 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13447|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__3_ (.D ( n442 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13449|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__4_ (.D ( n441 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13451|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__5_ (.D ( n440 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13453|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__6_ (.D ( n439 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13455|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__7_ (.D ( n438 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13457|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__8_ (.D ( n437 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13459|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__9_ (.D ( n436 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13461|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__10_ (.D ( n435 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13463|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_6__0__11_ (.D ( n434 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13465|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__0_ (.D ( n433 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13467|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__1_ (.D ( n432 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13469|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__2_ (.D ( n431 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13471|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__3_ (.D ( n430 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13473|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__4_ (.D ( n429 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13475|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__5_ (.D ( n428 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13477|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__6_ (.D ( n427 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13479|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__7_ (.D ( n426 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13481|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__8_ (.D ( n425 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13483|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__0__9_ (.D ( n424 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13485|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__0_ (.D ( n565 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13575|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__1_ (.D ( n564 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13577|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__2_ (.D ( n563 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13579|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__3_ (.D ( n562 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13581|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__4_ (.D ( n561 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13583|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__5_ (.D ( n560 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13585|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__6_ (.D ( n559 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13587|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__7_ (.D ( n558 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13589|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__8_ (.D ( n557 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13591|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__9_ (.D ( n556 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13593|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__10_ (.D ( n555 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13595|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__5__11_ (.D ( n554 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13597|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__0_ (.D ( n553 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13599|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__1_ (.D ( n552 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13601|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__3_ (.D ( n550 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13603|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__4_ (.D ( n549 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13605|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__5_ (.D ( n548 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13607|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__6_ (.D ( n547 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13609|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__7_ (.D ( n546 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13611|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__8_ (.D ( n545 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13613|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__9_ (.D ( n544 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13615|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_7__7__10_ (.D ( n543 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13617|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__0_ (.D ( n661 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13751|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__1_ (.D ( n660 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13753|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__2_ (.D ( n659 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13755|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__3_ (.D ( n658 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13757|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__4_ (.D ( n657 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13759|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__5_ (.D ( n656 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13761|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__6_ (.D ( n655 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13763|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__7_ (.D ( n654 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13765|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__8_ (.D ( n653 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13767|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__9_ (.D ( n652 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13769|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__10_ (.D ( n651 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13771|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__3__11_ (.D ( n650 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13773|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__0_ (.D ( n625 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13821|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__1_ (.D ( n624 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13823|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__2_ (.D ( n623 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13825|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__3_ (.D ( n622 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13827|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__4_ (.D ( n621 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13829|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__6_ (.D ( n619 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13831|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__7_ (.D ( n618 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13833|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__8_ (.D ( n617 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13835|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__9_ (.D ( n616 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13837|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__10_ (.D ( n615 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13839|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_5__5__11_ (.D ( n614 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13841|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__0_ (.D ( n769 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13903|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__1_ (.D ( n768 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13905|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__2_ (.D ( n767 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13907|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__3_ (.D ( n766 ) , .CLK ( clk ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13909|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__4_ (.D ( n765 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13911|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__5_ (.D ( n764 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13913|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__6_ (.D ( n763 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13915|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__7_ (.D ( n762 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13917|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__8_ (.D ( n761 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13919|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__9_ (.D ( n760 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13921|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__10_ (.D ( n759 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13923|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_1__1__11_ (.D ( n758 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13925|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__0_ (.D ( n757 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13927|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__2_ (.D ( n755 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13931|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__4_ (.D ( n753 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13935|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__5_ (.D ( n752 ) , .CLK ( clk_cts_4 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13937|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__6_ (.D ( n751 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13939|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__7_ (.D ( n750 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13941|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__8_ (.D ( n749 ) , .CLK ( clk_cts_5 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13943|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__9_ (.D ( n748 ) , .CLK ( clk_cts_7 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13945|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__10_ (.D ( n747 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13947|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT register_reg_0__1__11_ (.D ( n746 ) , .CLK ( clk ) 
                               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,13949|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

HADDX1_HVT U1632 (.SO ( n1788 ) , .B0 ( n1786 ) , .A0 ( n1904 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,16286|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1532 (.SO ( img_height_2_nx[10] ) , .B0 ( n1689 ) 
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,16338|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1071 (.SO ( n1159 ) , .B0 ( n1128 ) , .A0 ( cnt_block_col[8] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,16897|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1081 (.SO ( n1818 ) , .B0 ( n1133 ) , .A0 ( cnt_block_col[9] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,16907|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1049 (.SO ( n1175 ) , .B0 ( n1127 ) , .A0 ( cnt_block_col[7] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,17095|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1059 (.SO ( n1822 ) , .B0 ( n1118 ) , .A0 ( cnt_block_col[6] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,17108|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

DFFSSRX1_HVT nnwaddr2_reg_10_ (.Q ( nnwaddr2[10] ) , .SETB ( \TIEH_HVT!U1_net ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18227|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_10_ (.D ( nnwaddr2[10] ) , .CLK ( clk_cts_3 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18229|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_9_ (.Q ( nnwaddr2[9] ) , .SETB ( \TIEH_HVT!U5_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18231|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_9_ (.D ( nnwaddr2[9] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18233|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_8_ (.Q ( nnwaddr2[8] ) , .SETB ( \TIEH_HVT!U1_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18235|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_8_ (.D ( nnwaddr2[8] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18237|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_7_ (.Q ( nnwaddr2[7] ) , .SETB ( \TIEH_HVT!U8_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18239|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_7_ (.D ( nnwaddr2[7] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18241|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_6_ (.Q ( nnwaddr2[6] ) , .SETB ( \TIEH_HVT!U3_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18243|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_6_ (.D ( nnwaddr2[6] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18245|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_5_ (.Q ( nnwaddr2[5] ) , .SETB ( \TIEH_HVT!U4_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18247|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_5_ (.D ( nnwaddr2[5] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18249|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_4_ (.Q ( nnwaddr2[4] ) , .SETB ( \TIEH_HVT!U1_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18251|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_4_ (.D ( nnwaddr2[4] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18253|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_3_ (.Q ( nnwaddr2[3] ) , .SETB ( \TIEH_HVT!U8_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18255|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_3_ (.D ( nnwaddr2[3] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18257|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_2_ (.Q ( nnwaddr2[2] ) , .SETB ( \TIEH_HVT!U4_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18259|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_2_ (.D ( nnwaddr2[2] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18261|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_1_ (.Q ( nnwaddr2[1] ) , .SETB ( \TIEH_HVT!U4_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18263|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_1_ (.D ( nnwaddr2[1] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18265|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwaddr2_reg_0_ (.Q ( nnwaddr2[0] ) , .SETB ( \TIEH_HVT!U3_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18267|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT nnnwaddr2_reg_0_ (.D ( nnwaddr2[0] ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18269|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT nnwsb_U_reg (.Q ( nnwsb_U ) , .SETB ( IN19 ) , .CLK ( clk_cts_3 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18289|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nnnwsb_U_reg (.Q ( nnnwsb_U ) , .SETB ( IN19 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18291|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT wsb_U_reg (.Q ( wsb_U ) , .SETB ( IN19 ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18293|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nnwsb_V_reg (.Q ( nnwsb_V ) , .SETB ( IN19 ) , .CLK ( clk_cts_3 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18295|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nnnwsb_V_reg (.Q ( nnnwsb_V ) , .SETB ( IN19 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18297|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT wsb_V_reg (.Q ( wsb_V ) , .SETB ( IN19 ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18299|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT reg_waddr_reg_2_ (.D ( n360 ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18301|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg_waddr_reg_1_ (.D ( n359 ) , .CLK ( clk_cts_3 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18303|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT reg_wen_reg (.Q ( reg_wen ) , .SETB ( IN17 ) , .CLK ( clk_cts_3 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18305|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT reg_r_c_reg (.D ( n361 ) , .CLK ( clk_cts_3 ) , .Q ( reg_r_c ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18307|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg_wmode_reg (.D ( n358 ) , .CLK ( clk_cts_3 ) , .Q ( reg_wmode ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18308|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT reg_raddr_reg_2_ (.Q ( reg_raddr[2] ) , .SETB ( \TIEH_HVT!U7_net ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18309|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT reg_raddr_reg_1_ (.Q ( reg_raddr[1] ) , .SETB ( \TIEH_HVT!U9_net ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18311|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT reg_raddr_reg_0_ (.Q ( reg_raddr[0] ) , .SETB ( \TIEH_HVT!U7_net ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18313|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT clear_reg (.Q ( clear ) , .SETB ( \TIEH_HVT!U10_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18320|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

FADDX1_HVT U21 (.CI ( n1141 ) , .A ( IN5 ) , .CO ( n14 ) , .B ( n1175 ) ) ;
             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18344|13): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

DFFX1_HVT img_height_2_reg_4_ (.D ( img_height_2_nx[4] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18367|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_3_ (.D ( img_height_2_nx[3] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18369|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_2_ (.D ( img_height_2_nx[2] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18371|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_1_ (.D ( img_height_2_nx[1] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18373|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT decode_en_reg (.Q ( decode_en ) , .SETB ( \TIEH_HVT!U5_net ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18394|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT finish_reg (.Q ( finish ) , .SETB ( \TIEH_HVT!U9_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18400|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nnwsb_Y_reg (.Q ( nnwsb_Y ) , .SETB ( IN19 ) , .CLK ( clk_cts_3 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18453|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nnnwsb_Y_reg (.Q ( nnnwsb_Y ) , .SETB ( IN19 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18455|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT wsb_Y_reg (.Q ( wsb_Y ) , .SETB ( n4700 ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18457|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT waddr_reg_21_ (.D ( n1498 ) , .CLK ( clk_cts_2 ) , .Q ( waddr[21] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18459|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_20_ (.D ( n1511 ) , .CLK ( clk_cts_2 ) , .Q ( waddr[20] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18460|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_19_ (.D ( n1516 ) , .CLK ( clk_cts_2 ) , .Q ( waddr[19] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18461|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_18_ (.D ( n1519 ) , .CLK ( clk_cts_2 ) , .Q ( waddr[18] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18462|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_17_ (.D ( n1457 ) , .CLK ( clk_cts_2 ) , .Q ( waddr[17] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18463|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_16_ (.D ( N64 ) , .CLK ( clk_cts_4 ) , .Q ( waddr[16] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18464|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_15_ (.D ( N63 ) , .CLK ( clk_cts_4 ) , .Q ( waddr[15] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18465|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_14_ (.D ( N62 ) , .CLK ( clk ) , .Q ( waddr[14] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18466|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_13_ (.D ( N61 ) , .CLK ( clk ) , .Q ( waddr[13] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18467|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_12_ (.D ( N60 ) , .CLK ( clk ) , .Q ( waddr[12] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18468|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_11_ (.D ( N59 ) , .CLK ( clk ) , .Q ( waddr[11] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18469|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_10_ (.D ( N58 ) , .CLK ( clk ) , .Q ( waddr[10] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18470|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_9_ (.D ( N57 ) , .CLK ( clk ) , .Q ( waddr[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18471|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_8_ (.D ( N56 ) , .CLK ( clk ) , .Q ( waddr[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18472|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_7_ (.D ( N55 ) , .CLK ( clk ) , .Q ( waddr[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18473|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_6_ (.D ( N54 ) , .CLK ( clk ) , .Q ( waddr[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18474|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_5_ (.D ( N53 ) , .CLK ( clk_cts_4 ) , .Q ( n31 ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18475|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_4_ (.D ( N52 ) , .CLK ( clk_cts_4 ) , .Q ( n29 ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18476|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_3_ (.D ( N51 ) , .CLK ( clk_cts_4 ) , .Q ( waddr[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18477|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_2_ (.D ( N50 ) , .CLK ( clk ) , .Q ( waddr[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18478|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_1_ (.D ( N49 ) , .CLK ( clk ) , .Q ( n28 ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18479|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT waddr_reg_0_ (.D ( n1859 ) , .CLK ( clk ) , .Q ( n32 ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18480|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_21_ (.D ( n1883 ) , .CLK ( clk ) , .Q ( nnnwaddr1[21] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18481|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_20_ (.D ( n1842 ) , .CLK ( clk ) , .Q ( nnnwaddr1[20] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18482|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_19_ (.D ( n1832 ) , .CLK ( clk ) , .Q ( nnnwaddr1[19] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18483|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_18_ (.D ( n1831 ) , .CLK ( clk ) , .Q ( nnnwaddr1[18] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18484|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_17_ (.D ( n1830 ) , .CLK ( clk ) , .Q ( nnnwaddr1[17] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18485|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_16_ (.D ( n1829 ) , .CLK ( clk ) , .Q ( nnnwaddr1[16] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18486|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_15_ (.D ( n1833 ) , .CLK ( clk ) , .Q ( nnnwaddr1[15] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18487|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_14_ (.D ( n1834 ) , .CLK ( clk ) , .Q ( nnnwaddr1[14] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18488|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_13_ (.D ( n1836 ) , .CLK ( clk ) , .Q ( nnnwaddr1[13] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18489|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_12_ (.QN ( n1896 ) , .D ( n1835 ) , .CLK ( clk ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18490|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT nnnwaddr1_reg_11_ (.QN ( n1891 ) , .D ( n1838 ) , .CLK ( clk ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18491|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT nnnwaddr1_reg_10_ (.D ( n1837 ) , .CLK ( clk ) , .Q ( nnnwaddr1[10] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18492|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_9_ (.D ( n1839 ) , .CLK ( clk ) , .Q ( nnnwaddr1[9] ) ) ;
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18493|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_8_ (.D ( n1840 ) , .CLK ( clk ) , .Q ( nnnwaddr1[8] ) ) ;
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18494|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_7_ (.D ( n1841 ) , .CLK ( clk ) , .Q ( nnnwaddr1[7] ) ) ;
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18495|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_6_ (.D ( nnwaddr1_o[6] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18496|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_5_ (.D ( nnwaddr1_o[5] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18498|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_4_ (.D ( nnwaddr1_o[4] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18500|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_3_ (.D ( nnwaddr1_o[3] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18502|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_2_ (.D ( nnwaddr1_o[2] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18504|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_1_ (.D ( nnwaddr1_o[1] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18506|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT nnnwaddr1_reg_0_ (.D ( nnwaddr1_o[0] ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18508|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_8_ (.D ( img_height_2_nx[8] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18555|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_7_ (.D ( img_height_2_nx[7] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18557|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_6_ (.D ( img_height_2_nx[6] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18559|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT img_height_2_reg_5_ (.D ( img_height_2_nx[5] ) , .CLK ( clk_cts_1 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,18561|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 control_en (
                                                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,69821|54): 2 output ports were not connected:
ncelab: (../netlist/CHIP_layout.v,18595): DCT1_en
ncelab: (../netlist/CHIP_layout.v,18595): DCT2_en

DFFSSRX1_HVT sram_raddr_reg_17_ (.Q ( sram_raddr[17] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20823|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_18_ (.Q ( sram_raddr[18] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20825|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_19_ (.Q ( sram_raddr[19] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20827|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_20_ (.Q ( sram_raddr[20] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20829|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_21_ (.Q ( sram_raddr[21] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20831|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT pad_en_reg (.D ( n489 ) , .CLK ( clk_cts_3 ) , .Q ( pad_en ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20833|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT reg0_wen_reg (.Q ( reg0_wen ) , .SETB ( IN14 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20834|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT reg1_wen_reg (.Q ( reg1_wen ) , .SETB ( IN14 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20836|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT clear_reg (.Q ( clear ) , .SETB ( \TIEH_HVT!U21_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20838|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT dc_en_reg (.Q ( dc_en ) , .SETB ( \TIEH_HVT!U21_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20840|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT en_in_addr_reg_2_ (.D ( nen_in_addr[2] ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20842|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT en_in_addr_reg_1_ (.D ( nen_in_addr[1] ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20844|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT en_in_addr_reg_0_ (.D ( nen_in_addr[0] ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20846|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT reg0_r_c_reg (.Q ( reg0_r_c ) , .SETB ( n5 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20848|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT reg0_wmode_reg (.D ( DCT1_en ) , .CLK ( clk ) , .Q ( reg0_wmode ) ) ;
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20850|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_raddr_reg_2_ (.D ( n273 ) , .CLK ( clk_cts_4 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20851|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_raddr_reg_1_ (.D ( n272 ) , .CLK ( clk_cts_4 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20853|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_raddr_reg_0_ (.D ( n271 ) , .CLK ( clk_cts_4 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20855|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_waddr_reg_2_ (.D ( n287 ) , .CLK ( clk ) , .Q ( reg0_waddr[2] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20857|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_waddr_reg_1_ (.D ( DCT1_cnt[1] ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20858|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg0_waddr_reg_0_ (.D ( DCT1_cnt[0] ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20860|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT reg1_wmode_reg (.Q ( reg1_wmode ) , .SETB ( n1052 ) , .CLK ( clk ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20862|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT reg1_raddr_reg_2_ (.D ( n276 ) , .CLK ( clk_cts_1 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20864|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg1_raddr_reg_1_ (.D ( n275 ) , .CLK ( clk ) , .Q ( reg1_raddr[1] ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20866|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg1_waddr_reg_2_ (.D ( n497 ) , .CLK ( clk_cts_3 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20867|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg1_waddr_reg_1_ (.D ( n499 ) , .CLK ( clk_cts_3 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20869|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg1_waddr_reg_0_ (.D ( n498 ) , .CLK ( clk_cts_3 ) 
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20871|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg1_raddr_reg_0_ (.QN ( n53 ) , .D ( n274 ) , .CLK ( clk ) ) ;
                          |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20911|26): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFSSRX1_HVT yuv_state1_reg_0_ (.Q ( yuv_state1[0] ) , .SETB ( n241 ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20972|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT yuv_state1_reg_1_ (.Q ( yuv_state1[1] ) , .SETB ( n241 ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20977|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT DCT2_cnt_reg_1_ (.Q ( DCT2_cnt[1] ) , .SETB ( \TIEH_HVT!U18_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20983|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT DCT2_cnt_reg_3_ (.Q ( DCT2_cnt[3] ) , .SETB ( \TIEH_HVT!U21_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20987|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT DCT2_cnt_reg_0_ (.Q ( DCT2_cnt[0] ) , .SETB ( \TIEH_HVT!U14_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20992|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT pre_clear_reg (.Q ( pre_clear ) , .SETB ( n2 ) , .CLK ( clk ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,20994|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT ENCO_cnt_reg_2_ (.Q ( ENCO_cnt[2] ) , .SETB ( n2 ) , .CLK ( clk ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21002|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT blk_ccnt_reg_10_ (.Q ( blk_ccnt[10] ) , .SETB ( n1040 ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21024|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT blk_ccnt_reg_9_ (.Q ( blk_ccnt[9] ) , .SETB ( n1039 ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21026|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT blk_ccnt_reg_8_ (.Q ( blk_ccnt[8] ) , .SETB ( n1038 ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21028|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT blk_ccnt_reg_7_ (.Q ( blk_ccnt[7] ) , .SETB ( n1037 ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21030|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT blk_ccnt_reg_6_ (.Q ( blk_ccnt[6] ) , .SETB ( n1036 ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21032|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT CST_en_reg (.Q ( CST_en ) , .SETB ( \TIEH_HVT!U15_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21046|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT DCT1_cnt_reg_0_ (.Q ( DCT1_cnt[0] ) , .SETB ( \TIEH_HVT!U13_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21066|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT DCT1_cnt_reg_3_ (.Q ( DCT1_cnt[3] ) , .SETB ( \TIEH_HVT!U15_net ) 
                           |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21076|27): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT yuv_state2_reg_0_ (.Q ( yuv_state2[0] ) , .SETB ( n2 ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21085|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT ENCO_en0_reg (.Q ( ENCO_en0 ) , .SETB ( n2 ) , .CLK ( clk ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21087|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT c_addr_reg_10_ (.D ( c_naddr[10] ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21111|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_9_ (.D ( c_naddr[9] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21113|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_8_ (.D ( c_naddr[8] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21115|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_7_ (.D ( c_naddr[7] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21117|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_6_ (.D ( c_naddr[6] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21119|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_2_ (.D ( c_naddr[2] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21127|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_1_ (.D ( c_naddr[1] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21129|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT c_addr_reg_0_ (.D ( n1034 ) , .CLK ( clk_cts_2 ) , .Q ( c_addr[0] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21131|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT pad_enll_reg (.D ( n491 ) , .CLK ( clk ) , .Q ( pad_enll ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21132|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT pad_enl_reg (.D ( pad_enll ) , .CLK ( clk ) , .Q ( pad_enl ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21133|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT sram_raddr_reg_0_ (.Q ( sram_raddr[0] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21134|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_1_ (.Q ( sram_raddr[1] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21137|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_2_ (.Q ( sram_raddr[2] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21140|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_3_ (.Q ( sram_raddr[3] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21143|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_4_ (.Q ( sram_raddr[4] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21146|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_5_ (.Q ( sram_raddr[5] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21149|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_6_ (.Q ( sram_raddr[6] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21152|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_7_ (.Q ( sram_raddr[7] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21155|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_8_ (.Q ( sram_raddr[8] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21158|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_9_ (.Q ( sram_raddr[9] ) 
                             |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21161|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_10_ (.Q ( sram_raddr[10] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21164|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_11_ (.Q ( sram_raddr[11] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21167|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_12_ (.Q ( sram_raddr[12] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21170|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_13_ (.Q ( sram_raddr[13] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21173|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_14_ (.Q ( sram_raddr[14] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21176|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_15_ (.Q ( sram_raddr[15] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21178|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_16_ (.Q ( sram_raddr[16] ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21180|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT nblk_last_reg (.Q ( nblk_last ) , .SETB ( \TIEH_HVT!U17_net ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,21188|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

FADDX1_HVT U463 (.CI ( n264 ) , .A ( cnt[4] ) , .B ( n1411 ) , .S ( n268 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,23925|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

DFFX1_HVT base_d_reg_2_ (.D ( base[2] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[2] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24319|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_3_ (.D ( base[3] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[3] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24320|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_4_ (.D ( base[4] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[4] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24321|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_5_ (.D ( base[5] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[5] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24322|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_6_ (.D ( base[6] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[6] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24323|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_7_ (.D ( base[7] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[7] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24324|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT base_d_reg_0_ (.D ( base[8] ) , .CLK ( clk_cts_1 ) , .Q ( base_d[0] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24327|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_0_ (.D ( out_nx[0] ) , .CLK ( clk_cts_1 ) , .Q ( out[0] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24340|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_0_ (.Q ( pre_dc[0] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24341|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_1_ (.D ( out_nx[1] ) , .CLK ( clk_cts_1 ) , .Q ( out[1] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24343|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_1_ (.Q ( pre_dc[1] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24344|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_2_ (.D ( out_nx[2] ) , .CLK ( clk_cts_1 ) , .Q ( out[2] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24346|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_2_ (.Q ( pre_dc[2] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24347|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_3_ (.D ( out_nx[3] ) , .CLK ( clk_cts_1 ) , .Q ( out[3] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24349|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_3_ (.Q ( pre_dc[3] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24350|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_4_ (.D ( out_nx[4] ) , .CLK ( clk_cts_1 ) , .Q ( out[4] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24352|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_4_ (.Q ( pre_dc[4] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24353|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_5_ (.D ( out_nx[5] ) , .CLK ( clk_cts_4 ) , .Q ( out[5] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24355|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_5_ (.Q ( pre_dc[5] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24356|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_6_ (.D ( out_nx[6] ) , .CLK ( clk_cts_4 ) , .Q ( out[6] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24358|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_6_ (.Q ( pre_dc[6] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24359|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_7_ (.D ( out_nx[7] ) , .CLK ( clk_cts_4 ) , .Q ( out[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24361|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT pre_dc_reg_7_ (.Q ( pre_dc[7] ) , .SETB ( N2956 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24362|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT out_reg_8_ (.D ( out_nx[8] ) , .CLK ( clk_cts_4 ) , .Q ( out[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24364|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_11_ (.D ( n1336 ) , .CLK ( clk ) , .Q ( out[11] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24367|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_10_ (.D ( n1336 ) , .CLK ( clk ) , .Q ( out[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24368|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_9_ (.D ( n1336 ) , .CLK ( clk ) , .Q ( out[9] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24369|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT cnt_reg_0_ (.Q ( cnt[0] ) , .SETB ( n9 ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24372|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT reg_wen_reg (.Q ( reg_wen ) , .SETB ( IN17 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24380|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_15_ (.Q ( sram_raddr[15] ) , .SETB ( n9 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24430|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_raddr_reg_17_ (.Q ( sram_raddr[17] ) , .SETB ( n9 ) 
                              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24434|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT finish_reg (.D ( N2973 ) , .CLK ( clk_cts_4 ) , .Q ( finish ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,24475|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

FADDX1_HVT U1048 (.CI ( n921 ) , .A ( n39 ) , .B ( n931 ) , .S ( n922 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,25879|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U1071 (.CI ( n953 ) , .A ( n43 ) , .CO ( n887 ) , .B ( n94 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,25908|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1022 (.CI ( n876 ) , .A ( in[6] ) , .B ( n31 ) , .S ( n877 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,26092|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U1029 (.CI ( n888 ) , .A ( n74 ) , .B ( n126 ) , .S ( n890 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,26103|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U1035 (.CI ( n899 ) , .A ( n1257 ) , .B ( n117 ) , .S ( n900 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,26110|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U269 (.CI ( n145 ) , .A ( n45 ) , .B ( n28 ) , .S ( n170 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,26869|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U286 (.CI ( n156 ) , .A ( n564 ) , .B ( n112 ) , .S ( n181 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,26886|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

DFFX1_HVT out_reg_6_ (.D ( out_nx[6] ) , .CLK ( clk_cts_2 ) , .Q ( out[6] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27048|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_5_ (.D ( out_nx[5] ) , .CLK ( clk_cts_2 ) , .Q ( out[5] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27049|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_4_ (.D ( out_nx[4] ) , .CLK ( clk_cts_2 ) , .Q ( out[4] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27050|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_3_ (.D ( out_nx[3] ) , .CLK ( clk_cts_2 ) , .Q ( out[3] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27051|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_2_ (.D ( out_nx[2] ) , .CLK ( clk_cts_2 ) , .Q ( out[2] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27052|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_1_ (.D ( out_nx[1] ) , .CLK ( clk_cts_2 ) , .Q ( out[1] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27053|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_0_ (.D ( n1217 ) , .CLK ( clk_cts_2 ) , .Q ( out[0] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27054|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT ac_cnt_reg_4_ (.Q ( ac_cnt[4] ) , .SETB ( \TIEH_HVT!U63_net ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27055|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT ac_cnt_reg_2_ (.Q ( ac_cnt[2] ) , .SETB ( \TIEH_HVT!U64_net ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27064|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT ac_en_d_reg (.Q ( ac_en_d ) , .SETB ( n10 ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27076|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT ac_en_d2_reg (.Q ( ac_en_d2 ) , .SETB ( \TIEH_HVT!U64_net ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27078|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bit_valid_reg_0_ (.Q ( bit_valid[0] ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27080|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bit_valid_reg_1_ (.Q ( bit_valid[1] ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27082|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bit_valid_reg_3_ (.Q ( bit_valid[3] ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27084|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT bit_valid_reg_4_ (.Q ( bit_valid[4] ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27087|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT code2_d_reg_0_ (.D ( code2[0] ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27090|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_0_ (.D ( code2_d[0] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27092|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_1_ (.D ( code2[1] ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27094|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_1_ (.D ( code2_d[1] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27096|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_2_ (.D ( code2[2] ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27098|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_2_ (.D ( code2_d[2] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27100|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_3_ (.D ( code2[3] ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27102|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_3_ (.D ( code2_d[3] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27104|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_4_ (.D ( n113 ) , .CLK ( clk_cts_1 ) , .Q ( code2_d[4] ) ) ;
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27106|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_4_ (.D ( code2_d[4] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27107|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_5_ (.D ( n114 ) , .CLK ( clk_cts_1 ) , .Q ( code2_d[5] ) ) ;
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27109|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_5_ (.D ( code2_d[5] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27110|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_6_ (.D ( n115 ) , .CLK ( clk_cts_1 ) , .Q ( code2_d[6] ) ) ;
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27112|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_6_ (.D ( code2_d[6] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27113|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d_reg_7_ (.D ( code2[7] ) , .CLK ( clk_cts_1 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27115|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT code2_d2_reg_7_ (.D ( code2_d[7] ) , .CLK ( clk_cts_1 ) 
                        |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27117|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT len1_d_reg_1_ (.D ( n642 ) , .CLK ( clk ) , .Q ( len1_d[1] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27163|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT len1_d_reg_0_ (.D ( n641 ) , .CLK ( clk ) , .Q ( len1_d[0] ) ) ;
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27164|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

FADDX1_HVT DP_OP_375J5_124_1302_U7 (.CI ( N411 ) , .A ( n98 ) 
                                 |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27185|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

DFFSSRX1_HVT bit_valid_reg_2_ (.Q ( bit_valid[2] ) 
                            |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27197|28): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT dc_en_d2_reg (.D ( dc_en_d ) , .CLK ( clk_cts_1 ) , .Q ( dc_en_d2 ) ) ;
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27213|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_22_ (.D ( out_nx[22] ) , .CLK ( clk_cts_2 ) , .Q ( out[22] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27214|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_21_ (.D ( out_nx[21] ) , .CLK ( clk_cts_2 ) , .Q ( out[21] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27215|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_20_ (.D ( out_nx[20] ) , .CLK ( clk_cts_2 ) , .Q ( out[20] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27216|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_19_ (.D ( out_nx[19] ) , .CLK ( clk_cts_2 ) , .Q ( out[19] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27217|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_18_ (.D ( out_nx[18] ) , .CLK ( clk_cts_2 ) , .Q ( out[18] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27218|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_17_ (.D ( out_nx[17] ) , .CLK ( clk_cts_2 ) , .Q ( out[17] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27219|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_16_ (.D ( out_nx[16] ) , .CLK ( clk_cts_2 ) , .Q ( out[16] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27220|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_15_ (.D ( out_nx[15] ) , .CLK ( clk_cts_2 ) , .Q ( out[15] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27221|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_14_ (.D ( out_nx[14] ) , .CLK ( clk_cts_2 ) , .Q ( out[14] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27222|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_13_ (.D ( out_nx[13] ) , .CLK ( clk_cts_2 ) , .Q ( out[13] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27223|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_12_ (.D ( out_nx[12] ) , .CLK ( clk_cts_2 ) , .Q ( out[12] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27224|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_11_ (.D ( out_nx[11] ) , .CLK ( clk_cts_2 ) , .Q ( out[11] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27225|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_10_ (.D ( out_nx[10] ) , .CLK ( clk_cts_2 ) , .Q ( out[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27226|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_9_ (.D ( out_nx[9] ) , .CLK ( clk_cts_2 ) , .Q ( out[9] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27227|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_8_ (.D ( out_nx[8] ) , .CLK ( clk_cts_2 ) , .Q ( out[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27228|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT out_reg_7_ (.D ( out_nx[7] ) , .CLK ( clk_cts_2 ) , .Q ( out[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,27229|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX2_HVT i4_reg_4_ (.D ( in4[4] ) , .CLK ( clk_cts_7 ) , .Q ( i4[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29147|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

FADDX1_HVT U1470 (.CI ( n1597 ) , .A ( n10600 ) , .CO ( n1600 ) , .B ( n1598 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29320|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1316 (.CI ( n1417 ) , .A ( n1418 ) , .CO ( n1420 ) , .B ( n1537 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29352|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1361 (.CI ( n1456 ) , .A ( n8900 ) , .CO ( n1622 ) , .B ( n1457 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29397|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1385 (.CI ( n490 ) , .A ( n10600 ) , .CO ( n1496 ) , .B ( n560 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29424|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1269 (.CI ( n1364 ) , .A ( n1366 ) , .CO ( n1393 ) , .B ( n670 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29502|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1119 (.CI ( n195 ) , .A ( n194 ) , .CO ( n1243 ) , .B ( n1492 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29538|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1129 (.CI ( n1208 ) , .A ( n660 ) , .CO ( n1211 ) , .B ( n32 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29548|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1142 (.CI ( n1224 ) , .A ( n1226 ) , .CO ( n1237 ) , .B ( n1225 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29561|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1144 (.CI ( n580 ) , .A ( n590 ) , .CO ( n1275 ) , .B ( n1229 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29563|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1157 (.CI ( n1241 ) , .A ( n1243 ) , .CO ( n1263 ) , .B ( n1242 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29577|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U1097 (.CI ( n1186 ) , .A ( n630 ) , .CO ( n1196 ) , .B ( n1187 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29702|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U980 (.CI ( n1098 ) , .A ( n11001 ) , .B ( n1099 ) , .S ( n1116 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29801|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U985 (.CI ( n1115 ) , .A ( n1116 ) , .B ( n1114 ) , .S ( n1117 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29809|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U879 (.CI ( n849 ) , .A ( n851 ) , .B ( n8501 ) , .S ( n852 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29900|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U902 (.CI ( n906 ) , .A ( n908 ) , .B ( n907 ) , .S ( n909 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29937|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U749 (.CI ( n733 ) , .A ( n735 ) , .B ( n734 ) , .S ( n7401 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,29985|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U637 (.CI ( n607 ) , .A ( n609 ) , .B ( n608 ) , .S ( n614 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30317|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U644 (.CI ( n618 ) , .A ( n6201 ) , .B ( n619 ) , .S ( n621 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30325|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U519 (.CI ( n474 ) , .A ( n476 ) , .B ( n475 ) , .S ( n481 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30409|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U526 (.CI ( n485 ) , .A ( n487 ) , .B ( n486 ) , .S ( n488 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30417|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U400 (.CI ( n341 ) , .A ( n343 ) , .B ( n342 ) , .S ( n348 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30491|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U407 (.CI ( n352 ) , .A ( n354 ) , .B ( n353 ) , .S ( n355 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30499|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U287 (.CI ( n219 ) , .A ( n221 ) , .B ( n220 ) , .S ( n222 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30573|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

DFFSSRX1_HVT QT44_reg_3_ (.Q ( QT44[3] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30809|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_2_ (.Q ( QT44[2] ) , .SETB ( n820 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30811|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_0_ (.Q ( QT44[0] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30813|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT55_reg_0_ (.Q ( QT55[0] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30815|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT i4_reg_8_ (.D ( in4[8] ) , .CLK ( clk_cts_7 ) , .Q ( i4[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30889|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_7_ (.D ( in4[7] ) , .CLK ( clk_cts_7 ) , .Q ( i4[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30890|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_6_ (.D ( in4[6] ) , .CLK ( clk_cts_7 ) , .Q ( i4[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30891|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_5_ (.D ( in4[5] ) , .CLK ( clk_cts_7 ) , .Q ( i4[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30892|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_3_ (.D ( in4[3] ) , .CLK ( clk_cts_7 ) , .Q ( i4[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30893|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_2_ (.D ( in4[2] ) , .CLK ( clk_cts_7 ) , .Q ( i4[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30894|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_11_ (.D ( in5[11] ) , .CLK ( clk_cts_3 ) , .Q ( i5[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30899|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_10_ (.D ( in5[10] ) , .CLK ( clk_cts_3 ) , .Q ( i5[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30900|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_9_ (.D ( in5[9] ) , .CLK ( clk_cts_3 ) , .Q ( i5[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30901|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_8_ (.D ( in5[8] ) , .CLK ( clk_cts_3 ) , .Q ( i5[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30902|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_7_ (.D ( in5[7] ) , .CLK ( clk_cts_3 ) , .Q ( i5[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30903|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_6_ (.D ( in5[6] ) , .CLK ( clk_cts_3 ) , .Q ( i5[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30904|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_5_ (.D ( in5[5] ) , .CLK ( clk_cts_3 ) , .Q ( i5[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30905|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_4_ (.D ( in5[4] ) , .CLK ( clk_cts_3 ) , .Q ( i5[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30906|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_3_ (.D ( in5[3] ) , .CLK ( clk_cts_3 ) , .Q ( i5[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30907|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_2_ (.D ( in5[2] ) , .CLK ( clk_cts_1 ) , .Q ( i5[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30908|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_1_ (.D ( in5[1] ) , .CLK ( clk_cts_3 ) , .Q ( i5[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30909|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i5_reg_0_ (.D ( in5[0] ) , .CLK ( clk_cts_1 ) , .Q ( i5[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30910|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_11_ (.D ( in6[11] ) , .CLK ( clk_cts_5 ) , .Q ( i6[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30911|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_10_ (.D ( in6[10] ) , .CLK ( clk_cts_5 ) , .Q ( i6[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30912|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_9_ (.D ( in6[9] ) , .CLK ( clk_cts_5 ) , .Q ( i6[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30913|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_8_ (.D ( in6[8] ) , .CLK ( clk_cts_5 ) , .Q ( i6[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30914|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_7_ (.D ( in6[7] ) , .CLK ( clk_cts_4 ) , .Q ( i6[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30915|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_6_ (.D ( in6[6] ) , .CLK ( clk_cts_5 ) , .Q ( i6[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30916|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_5_ (.D ( in6[5] ) , .CLK ( clk_cts_4 ) , .Q ( i6[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30917|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_4_ (.D ( in6[4] ) , .CLK ( clk_cts_4 ) , .Q ( i6[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30918|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_3_ (.D ( in6[3] ) , .CLK ( clk_cts_5 ) , .Q ( i6[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30919|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_2_ (.D ( in6[2] ) , .CLK ( clk_cts_4 ) , .Q ( i6[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30920|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_1_ (.D ( in6[1] ) , .CLK ( clk_cts_4 ) , .Q ( i6[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30921|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i6_reg_0_ (.D ( in6[0] ) , .CLK ( clk_cts_4 ) , .Q ( i6[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30922|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_11_ (.D ( in7[11] ) , .CLK ( clk_cts_7 ) , .Q ( i7[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30923|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_10_ (.D ( in7[10] ) , .CLK ( clk_cts_7 ) , .Q ( i7[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30924|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_9_ (.D ( in7[9] ) , .CLK ( clk_cts_7 ) , .Q ( i7[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30925|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_8_ (.D ( in7[8] ) , .CLK ( clk_cts_7 ) , .Q ( i7[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30926|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_7_ (.D ( in7[7] ) , .CLK ( clk_cts_7 ) , .Q ( i7[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30927|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_6_ (.D ( in7[6] ) , .CLK ( clk_cts_5 ) , .Q ( i7[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30928|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_5_ (.D ( in7[5] ) , .CLK ( clk_cts_5 ) , .Q ( i7[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30929|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_4_ (.D ( in7[4] ) , .CLK ( clk_cts_5 ) , .Q ( i7[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30930|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_3_ (.D ( in7[3] ) , .CLK ( clk_cts_5 ) , .Q ( i7[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30931|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_1_ (.D ( in7[1] ) , .CLK ( clk_cts_5 ) , .Q ( i7[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30934|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i7_reg_0_ (.D ( in7[0] ) , .CLK ( clk_cts_7 ) , .Q ( i7[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30935|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT QT00_reg_6_ (.Q ( QT00[6] ) , .SETB ( \TIEH_HVT!U22_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30936|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_5_ (.Q ( QT00[5] ) , .SETB ( \TIEH_HVT!U22_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30938|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_4_ (.Q ( QT00[4] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30940|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_3_ (.Q ( QT00[3] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30942|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_2_ (.Q ( QT00[2] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30944|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_1_ (.Q ( QT00[1] ) , .SETB ( \TIEH_HVT!U23_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30946|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_0_ (.Q ( QT00[0] ) , .SETB ( \TIEH_HVT!U24_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30948|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_6_ (.Q ( QT11[6] ) , .SETB ( \TIEH_HVT!U25_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30950|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_5_ (.Q ( QT11[5] ) , .SETB ( \TIEH_HVT!U24_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30952|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_4_ (.Q ( QT11[4] ) , .SETB ( \TIEH_HVT!U26_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30954|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_3_ (.Q ( QT11[3] ) , .SETB ( n440 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30956|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_2_ (.Q ( QT11[2] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30958|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_1_ (.Q ( QT11[1] ) , .SETB ( n820 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30960|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_0_ (.Q ( QT11[0] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30962|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_6_ (.Q ( QT22[6] ) , .SETB ( \TIEH_HVT!U26_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30964|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_5_ (.Q ( QT22[5] ) , .SETB ( \TIEH_HVT!U24_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30966|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_4_ (.Q ( QT22[4] ) , .SETB ( \TIEH_HVT!U23_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30968|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_3_ (.Q ( QT22[3] ) , .SETB ( n440 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30970|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_2_ (.Q ( QT22[2] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30972|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_1_ (.Q ( QT22[1] ) , .SETB ( n440 ) , .CLK ( clk_cts_4 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30974|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_6_ (.Q ( QT33[6] ) , .SETB ( \TIEH_HVT!U27_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30976|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_5_ (.Q ( QT33[5] ) , .SETB ( \TIEH_HVT!U22_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30978|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_4_ (.Q ( QT33[4] ) , .SETB ( n440 ) , .CLK ( clk_cts_6 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30980|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_3_ (.Q ( QT33[3] ) , .SETB ( \TIEH_HVT!U23_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30982|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_2_ (.Q ( QT33[2] ) , .SETB ( n830 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30984|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_1_ (.Q ( QT33[1] ) , .SETB ( \TIEH_HVT!U27_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30986|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_0_ (.Q ( QT33[0] ) , .SETB ( \TIEH_HVT!U23_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30988|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_5_ (.Q ( QT44[5] ) , .SETB ( \TIEH_HVT!U23_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30995|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_4_ (.Q ( QT44[4] ) , .SETB ( n440 ) , .CLK ( clk_cts_7 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30997|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_1_ (.Q ( QT44[1] ) , .SETB ( \TIEH_HVT!U24_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,30999|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT55_reg_7_ (.Q ( QT55[7] ) , .SETB ( \TIEH_HVT!U26_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31001|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT55_reg_6_ (.Q ( QT55[6] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31003|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT55_reg_4_ (.Q ( QT55[4] ) , .SETB ( \TIEH_HVT!U27_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31005|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT55_reg_2_ (.Q ( QT55[2] ) , .SETB ( \TIEH_HVT!U27_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31007|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT66_reg_7_ (.Q ( QT66[7] ) , .SETB ( \TIEH_HVT!U22_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31009|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT66_reg_6_ (.Q ( QT66[6] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31011|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT66_reg_4_ (.Q ( QT66[4] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31013|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT66_reg_2_ (.Q ( QT66[2] ) , .SETB ( \TIEH_HVT!U24_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31015|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT66_reg_0_ (.Q ( QT66[0] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31017|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT77_reg_6_ (.Q ( QT77[6] ) , .SETB ( n820 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31019|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT77_reg_5_ (.Q ( QT77[5] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31021|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT77_reg_4_ (.Q ( QT77[4] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31023|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT77_reg_2_ (.Q ( QT77[2] ) , .SETB ( n400 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31025|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT77_reg_1_ (.Q ( QT77[1] ) , .SETB ( n830 ) , .CLK ( clk_cts_5 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31027|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT Q44_reg_5_ (.D ( N92 ) , .CLK ( clk_cts_2 ) , .Q ( out[53] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31033|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_4_ (.D ( N91 ) , .CLK ( clk_cts_2 ) , .Q ( out[52] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31034|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_3_ (.D ( N90 ) , .CLK ( clk_cts_2 ) , .Q ( out[51] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31035|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_2_ (.D ( N89 ) , .CLK ( clk_cts_2 ) , .Q ( out[50] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31036|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_1_ (.D ( n1698 ) , .CLK ( clk_cts_7 ) , .Q ( out[49] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31037|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_0_ (.D ( n1700 ) , .CLK ( clk_cts_2 ) , .Q ( out[48] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31038|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_11_ (.D ( N110 ) , .CLK ( clk_cts_1 ) , .Q ( out[71] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31039|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_10_ (.D ( N109 ) , .CLK ( clk_cts_3 ) , .Q ( out[70] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31040|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_9_ (.D ( N108 ) , .CLK ( clk_cts_3 ) , .Q ( out[69] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31041|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_8_ (.D ( N107 ) , .CLK ( clk_cts_1 ) , .Q ( out[68] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31042|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_7_ (.D ( N106 ) , .CLK ( clk_cts_1 ) , .Q ( out[67] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31043|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_6_ (.D ( N105 ) , .CLK ( clk_cts_1 ) , .Q ( out[66] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31044|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_5_ (.D ( N104 ) , .CLK ( clk_cts_1 ) , .Q ( out[65] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31045|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_4_ (.D ( N103 ) , .CLK ( clk_cts_1 ) , .Q ( out[64] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31046|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_3_ (.D ( N102 ) , .CLK ( clk_cts_1 ) , .Q ( out[63] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31047|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_2_ (.D ( n1699 ) , .CLK ( clk_cts_1 ) , .Q ( out[62] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31048|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_1_ (.D ( N100 ) , .CLK ( clk_cts_1 ) , .Q ( out[61] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31049|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q55_reg_0_ (.D ( N99 ) , .CLK ( clk_cts_1 ) , .Q ( out[60] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31050|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_11_ (.D ( N122 ) , .CLK ( clk_cts_5 ) , .Q ( out[83] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31051|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_10_ (.D ( N121 ) , .CLK ( clk_cts_5 ) , .Q ( out[82] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31052|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_9_ (.D ( N120 ) , .CLK ( clk_cts_5 ) , .Q ( out[81] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31053|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_8_ (.D ( N119 ) , .CLK ( clk_cts_5 ) , .Q ( out[80] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31054|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_7_ (.D ( N118 ) , .CLK ( clk_cts_5 ) , .Q ( out[79] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31055|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_6_ (.D ( N117 ) , .CLK ( clk_cts_5 ) , .Q ( out[78] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31056|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_5_ (.D ( N116 ) , .CLK ( clk_cts_5 ) , .Q ( out[77] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31057|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_4_ (.D ( N115 ) , .CLK ( clk_cts_5 ) , .Q ( out[76] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31058|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_3_ (.D ( N114 ) , .CLK ( clk_cts_5 ) , .Q ( out[75] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31059|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_2_ (.D ( N113 ) , .CLK ( clk_cts_5 ) , .Q ( out[74] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31060|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_1_ (.D ( N112 ) , .CLK ( clk_cts_5 ) , .Q ( out[73] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31061|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q66_reg_0_ (.D ( N111 ) , .CLK ( clk_cts_5 ) , .Q ( out[72] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31062|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_11_ (.D ( N134 ) , .CLK ( clk_cts_7 ) , .Q ( out[95] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31063|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_10_ (.D ( N133 ) , .CLK ( clk_cts_7 ) , .Q ( out[94] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31064|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_9_ (.D ( N132 ) , .CLK ( clk_cts_5 ) , .Q ( out[93] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31065|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_8_ (.D ( N131 ) , .CLK ( clk_cts_8 ) , .Q ( out[92] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31066|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_7_ (.D ( N130 ) , .CLK ( clk_cts_7 ) , .Q ( out[91] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31067|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_6_ (.D ( N129 ) , .CLK ( clk_cts_5 ) , .Q ( out[90] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31068|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_5_ (.D ( N128 ) , .CLK ( clk_cts_5 ) , .Q ( out[89] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31069|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_4_ (.D ( N127 ) , .CLK ( clk_cts_5 ) , .Q ( out[88] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31070|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_3_ (.D ( N126 ) , .CLK ( clk_cts_5 ) , .Q ( out[87] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31071|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_2_ (.D ( N125 ) , .CLK ( clk_cts_5 ) , .Q ( out[86] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31072|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_1_ (.D ( N124 ) , .CLK ( clk_cts_7 ) , .Q ( out[85] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31073|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q77_reg_0_ (.D ( N123 ) , .CLK ( clk_cts_7 ) , .Q ( out[84] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31074|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_11_ (.D ( in0[11] ) , .CLK ( clk_cts_8 ) , .Q ( i0[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31075|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_10_ (.D ( in0[10] ) , .CLK ( clk_cts_8 ) , .Q ( i0[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31076|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_9_ (.D ( in0[9] ) , .CLK ( clk_cts_8 ) , .Q ( i0[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31077|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_8_ (.D ( in0[8] ) , .CLK ( clk_cts_8 ) , .Q ( i0[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31078|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_7_ (.D ( in0[7] ) , .CLK ( clk_cts_5 ) , .Q ( i0[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31079|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_6_ (.D ( in0[6] ) , .CLK ( clk_cts_8 ) , .Q ( i0[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31080|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_5_ (.D ( in0[5] ) , .CLK ( clk_cts_8 ) , .Q ( i0[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31081|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_4_ (.D ( in0[4] ) , .CLK ( clk_cts_8 ) , .Q ( i0[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31082|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_3_ (.D ( in0[3] ) , .CLK ( clk_cts_5 ) , .Q ( i0[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31083|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_2_ (.D ( in0[2] ) , .CLK ( clk_cts_8 ) , .Q ( i0[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31084|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_1_ (.D ( in0[1] ) , .CLK ( clk_cts_8 ) , .Q ( i0[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31085|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i0_reg_0_ (.D ( in0[0] ) , .CLK ( clk_cts_8 ) , .Q ( i0[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31086|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_11_ (.D ( in1[11] ) , .CLK ( clk_cts_4 ) , .Q ( i1[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31087|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_10_ (.D ( in1[10] ) , .CLK ( clk_cts_4 ) , .Q ( i1[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31088|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_9_ (.D ( in1[9] ) , .CLK ( clk_cts_4 ) , .Q ( i1[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31089|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_8_ (.D ( in1[8] ) , .CLK ( clk_cts_9 ) , .Q ( i1[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31090|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_7_ (.D ( in1[7] ) , .CLK ( clk_cts_4 ) , .Q ( i1[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31091|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_6_ (.D ( in1[6] ) , .CLK ( clk_cts_4 ) , .Q ( i1[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31092|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_5_ (.D ( in1[5] ) , .CLK ( clk_cts_4 ) , .Q ( i1[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31093|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_4_ (.D ( in1[4] ) , .CLK ( clk_cts_4 ) , .Q ( i1[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31094|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_3_ (.D ( in1[3] ) , .CLK ( clk_cts_4 ) , .Q ( i1[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31095|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_2_ (.D ( in1[2] ) , .CLK ( clk_cts_4 ) , .Q ( i1[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31096|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_1_ (.D ( in1[1] ) , .CLK ( clk_cts_4 ) , .Q ( i1[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31097|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i1_reg_0_ (.D ( in1[0] ) , .CLK ( clk_cts_4 ) , .Q ( i1[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31098|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_11_ (.D ( in2[11] ) , .CLK ( clk_cts_4 ) , .Q ( i2[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31099|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_10_ (.D ( in2[10] ) , .CLK ( clk_cts_4 ) , .Q ( i2[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31100|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_9_ (.D ( in2[9] ) , .CLK ( clk_cts_4 ) , .Q ( i2[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31101|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_8_ (.D ( in2[8] ) , .CLK ( clk_cts_4 ) , .Q ( i2[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31102|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_7_ (.D ( in2[7] ) , .CLK ( clk_cts_4 ) , .Q ( i2[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31103|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_6_ (.D ( in2[6] ) , .CLK ( clk_cts_4 ) , .Q ( i2[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31104|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_5_ (.D ( in2[5] ) , .CLK ( clk_cts_4 ) , .Q ( i2[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31105|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_4_ (.D ( in2[4] ) , .CLK ( clk_cts_4 ) , .Q ( i2[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31106|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_3_ (.D ( in2[3] ) , .CLK ( clk_cts_4 ) , .Q ( i2[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31107|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_2_ (.D ( in2[2] ) , .CLK ( clk_cts_4 ) , .Q ( i2[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31108|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_1_ (.D ( in2[1] ) , .CLK ( clk_cts_4 ) , .Q ( i2[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31109|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i2_reg_0_ (.D ( in2[0] ) , .CLK ( clk_cts_4 ) , .Q ( i2[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31110|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_11_ (.D ( in3[11] ) , .CLK ( clk_cts_3 ) , .Q ( i3[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31111|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_10_ (.D ( in3[10] ) , .CLK ( clk_cts_3 ) , .Q ( i3[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31112|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_9_ (.D ( in3[9] ) , .CLK ( clk_cts_3 ) , .Q ( i3[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31113|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_8_ (.D ( in3[8] ) , .CLK ( clk ) , .Q ( i3[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31114|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_7_ (.D ( in3[7] ) , .CLK ( clk ) , .Q ( i3[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31115|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_6_ (.D ( in3[6] ) , .CLK ( clk_cts_6 ) , .Q ( i3[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31116|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_5_ (.D ( in3[5] ) , .CLK ( clk_cts_6 ) , .Q ( i3[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31117|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_4_ (.D ( in3[4] ) , .CLK ( clk_cts_6 ) , .Q ( i3[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31118|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_3_ (.D ( in3[3] ) , .CLK ( clk_cts_6 ) , .Q ( i3[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31119|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_2_ (.D ( in3[2] ) , .CLK ( clk_cts_6 ) , .Q ( i3[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31120|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_1_ (.D ( in3[1] ) , .CLK ( clk_cts_6 ) , .Q ( i3[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31121|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i3_reg_0_ (.D ( in3[0] ) , .CLK ( clk_cts_6 ) , .Q ( i3[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31122|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_11_ (.D ( in4[11] ) , .CLK ( clk_cts_8 ) , .Q ( i4[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31123|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_10_ (.D ( in4[10] ) , .CLK ( clk_cts_7 ) , .Q ( i4[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31124|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_9_ (.D ( in4[9] ) , .CLK ( clk_cts_8 ) , .Q ( i4[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31125|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_11_ (.D ( N50 ) , .CLK ( clk_cts_8 ) , .Q ( out[11] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31126|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_10_ (.D ( N49 ) , .CLK ( clk_cts_8 ) , .Q ( out[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31127|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_9_ (.D ( N48 ) , .CLK ( clk_cts_8 ) , .Q ( out[9] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31128|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_8_ (.D ( N47 ) , .CLK ( clk_cts_8 ) , .Q ( out[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31129|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_7_ (.D ( N46 ) , .CLK ( clk_cts_8 ) , .Q ( out[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31130|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_6_ (.D ( N45 ) , .CLK ( clk_cts_8 ) , .Q ( out[6] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31131|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_5_ (.D ( N44 ) , .CLK ( clk_cts_8 ) , .Q ( out[5] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31132|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_4_ (.D ( N43 ) , .CLK ( clk_cts_8 ) , .Q ( out[4] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31133|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_3_ (.D ( N42 ) , .CLK ( clk_cts_8 ) , .Q ( out[3] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31134|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_2_ (.D ( N41 ) , .CLK ( clk_cts_8 ) , .Q ( out[2] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31135|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_1_ (.D ( N40 ) , .CLK ( clk_cts_8 ) , .Q ( out[1] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31136|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_0_ (.D ( N39 ) , .CLK ( clk_cts_8 ) , .Q ( out[0] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31137|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_11_ (.D ( N62 ) , .CLK ( clk_cts_4 ) , .Q ( out[23] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31138|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_10_ (.D ( N61 ) , .CLK ( clk_cts_4 ) , .Q ( out[22] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31139|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_9_ (.D ( N60 ) , .CLK ( clk_cts_9 ) , .Q ( out[21] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31140|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_8_ (.D ( N59 ) , .CLK ( clk_cts_9 ) , .Q ( out[20] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31141|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_7_ (.D ( N58 ) , .CLK ( clk_cts_4 ) , .Q ( out[19] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31142|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_6_ (.D ( N57 ) , .CLK ( clk_cts_4 ) , .Q ( out[18] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31143|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_5_ (.D ( N56 ) , .CLK ( clk_cts_4 ) , .Q ( out[17] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31144|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_4_ (.D ( N55 ) , .CLK ( clk_cts_4 ) , .Q ( out[16] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31145|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_3_ (.D ( N54 ) , .CLK ( clk_cts_4 ) , .Q ( out[15] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31146|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_2_ (.D ( N53 ) , .CLK ( clk_cts_4 ) , .Q ( out[14] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31147|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_1_ (.D ( N52 ) , .CLK ( clk_cts_4 ) , .Q ( out[13] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31148|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_0_ (.D ( N51 ) , .CLK ( clk_cts_4 ) , .Q ( out[12] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31149|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_11_ (.D ( N74 ) , .CLK ( clk_cts_4 ) , .Q ( out[35] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31150|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_10_ (.D ( N73 ) , .CLK ( clk_cts_4 ) , .Q ( out[34] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31151|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_9_ (.D ( N72 ) , .CLK ( clk_cts_4 ) , .Q ( out[33] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31152|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_8_ (.D ( N71 ) , .CLK ( clk_cts_4 ) , .Q ( out[32] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31153|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_7_ (.D ( N70 ) , .CLK ( clk_cts_4 ) , .Q ( out[31] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31154|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_6_ (.D ( N69 ) , .CLK ( clk_cts_4 ) , .Q ( out[30] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31155|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_5_ (.D ( N68 ) , .CLK ( clk_cts_4 ) , .Q ( out[29] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31156|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_4_ (.D ( N67 ) , .CLK ( clk_cts_4 ) , .Q ( out[28] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31157|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_3_ (.D ( N66 ) , .CLK ( clk_cts_4 ) , .Q ( out[27] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31158|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_2_ (.D ( N65 ) , .CLK ( clk_cts_4 ) , .Q ( out[26] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31159|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_1_ (.D ( N64 ) , .CLK ( clk_cts_4 ) , .Q ( out[25] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31160|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_0_ (.D ( N63 ) , .CLK ( clk_cts_5 ) , .Q ( out[24] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31161|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_11_ (.D ( N86 ) , .CLK ( clk ) , .Q ( out[47] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31162|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_10_ (.D ( N85 ) , .CLK ( clk ) , .Q ( out[46] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31163|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_9_ (.D ( N84 ) , .CLK ( clk ) , .Q ( out[45] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31164|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_8_ (.D ( N83 ) , .CLK ( clk ) , .Q ( out[44] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31165|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_7_ (.D ( N82 ) , .CLK ( clk ) , .Q ( out[43] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31166|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_6_ (.D ( N81 ) , .CLK ( clk_cts_6 ) , .Q ( out[42] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31167|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_5_ (.D ( N80 ) , .CLK ( clk_cts_6 ) , .Q ( out[41] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31168|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_4_ (.D ( N79 ) , .CLK ( clk_cts_6 ) , .Q ( out[40] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31169|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_3_ (.D ( N78 ) , .CLK ( clk ) , .Q ( out[39] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31170|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_2_ (.D ( N77 ) , .CLK ( clk_cts_6 ) , .Q ( out[38] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31171|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_1_ (.D ( N76 ) , .CLK ( clk ) , .Q ( out[37] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31172|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_0_ (.D ( N75 ) , .CLK ( clk_cts_6 ) , .Q ( out[36] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31173|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_11_ (.D ( N98 ) , .CLK ( clk_cts_8 ) , .Q ( out[59] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31174|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_10_ (.D ( N97 ) , .CLK ( clk_cts_2 ) , .Q ( out[58] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31175|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_9_ (.D ( N96 ) , .CLK ( clk_cts_8 ) , .Q ( out[57] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31176|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_8_ (.D ( N95 ) , .CLK ( clk_cts_2 ) , .Q ( out[56] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31177|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_7_ (.D ( N94 ) , .CLK ( clk_cts_7 ) , .Q ( out[55] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31178|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_6_ (.D ( N93 ) , .CLK ( clk_cts_7 ) , .Q ( out[54] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,31179|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

HADDX1_HVT U1597 (.SO ( N241 ) , .B0 ( n16001 ) , .A0 ( Q55[16] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,33020|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1619 (.SO ( N231 ) , .B0 ( n1613 ) , .A0 ( Q44[16] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,33044|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1553 (.SO ( N261 ) , .B0 ( n1574 ) , .A0 ( Q77[16] ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,33115|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U1575 (.SO ( N251 ) , .B0 ( n1587 ) , .A0 ( n256 ) ) ;
               |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,33140|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U708 (.B0 ( n645 ) , .A0 ( n646 ) , .C1 ( n6501 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34142|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): SO

FADDX1_HVT U711 (.CI ( n655 ) , .A ( n657 ) , .CO ( n658 ) , .B ( n656 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34146|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U712 (.CI ( n658 ) , .A ( n6601 ) , .CO ( n661 ) , .B ( n659 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34147|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U713 (.CI ( n661 ) , .A ( n663 ) , .CO ( n664 ) , .B ( n662 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34148|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U596 (.CI ( n535 ) , .A ( n537 ) , .CO ( n538 ) , .B ( n536 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34254|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U597 (.CI ( n538 ) , .A ( n5401 ) , .CO ( n541 ) , .B ( n539 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34255|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U628 (.CI ( n5601 ) , .A ( n562 ) , .CO ( n563 ) , .B ( n561 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34305|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U629 (.CI ( n563 ) , .A ( n565 ) , .CO ( n566 ) , .B ( n564 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34306|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U545 (.CI ( n491 ) , .A ( n493 ) , .CO ( n494 ) , .B ( n492 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34431|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U550 (.CI ( n499 ) , .A ( n501 ) , .CO ( n502 ) , .B ( n5001 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34438|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

FADDX1_HVT U436 (.CI ( n649 ) , .A ( n651 ) , .CO ( n656 ) , .B ( n6501 ) ) ;
              |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34462|14): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

DFFX1_HVT i4_reg_11_ (.D ( in4[11] ) , .CLK ( clk_cts_1 ) , .Q ( i4[11] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34614|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_10_ (.D ( in4[10] ) , .CLK ( clk_cts_1 ) , .Q ( i4[10] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34615|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_9_ (.D ( in4[9] ) , .CLK ( clk_cts_3 ) , .Q ( i4[9] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34616|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_8_ (.D ( in4[8] ) , .CLK ( clk_cts_1 ) , .Q ( i4[8] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34617|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_7_ (.D ( in4[7] ) , .CLK ( clk_cts_3 ) , .Q ( i4[7] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34618|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_6_ (.D ( in4[6] ) , .CLK ( clk_cts_3 ) , .Q ( i4[6] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34619|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_5_ (.D ( in4[5] ) , .CLK ( clk_cts_3 ) , .Q ( i4[5] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34620|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_4_ (.D ( in4[4] ) , .CLK ( clk_cts_3 ) , .Q ( i4[4] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34621|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_3_ (.D ( in4[3] ) , .CLK ( clk_cts_1 ) , .Q ( i4[3] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34622|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_2_ (.D ( in4[2] ) , .CLK ( clk_cts_1 ) , .Q ( i4[2] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34623|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_1_ (.D ( in4[1] ) , .CLK ( clk_cts_3 ) , .Q ( i4[1] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34624|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT i4_reg_0_ (.D ( in4[0] ) , .CLK ( clk_cts_1 ) , .Q ( i4[0] ) ) ;
                  |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34625|18): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFSSRX1_HVT QT00_reg_4_ (.Q ( QT00[4] ) , .SETB ( \TIEH_HVT!U59_net ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34698|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT00_reg_2_ (.Q ( QT00[2] ) , .SETB ( n279 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34702|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_4_ (.Q ( QT11[4] ) , .SETB ( n223 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34708|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT11_reg_2_ (.Q ( QT11[2] ) , .SETB ( n223 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34712|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_4_ (.Q ( QT22[4] ) , .SETB ( n223 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34718|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT22_reg_2_ (.Q ( QT22[2] ) , .SETB ( n204 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34722|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_4_ (.Q ( QT33[4] ) , .SETB ( n223 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34728|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT33_reg_2_ (.Q ( QT33[2] ) , .SETB ( n279 ) , .CLK ( clk_cts_8 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34732|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_3_ (.Q ( QT44[3] ) , .SETB ( n203 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34738|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_2_ (.Q ( QT44[2] ) , .SETB ( n204 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34740|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_1_ (.Q ( QT44[1] ) , .SETB ( n223 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34742|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT QT44_reg_0_ (.Q ( QT44[0] ) , .SETB ( n239 ) , .CLK ( clk_cts_2 ) 
                       |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34744|23): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_16_ (.Q ( out[20] ) , .SETB ( \TIEH_HVT!U44_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34763|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_15_ (.Q ( out[19] ) , .SETB ( \TIEH_HVT!U45_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34765|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_14_ (.Q ( out[18] ) , .SETB ( \TIEH_HVT!U49_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34767|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_13_ (.Q ( out[17] ) , .SETB ( \TIEH_HVT!U47_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34769|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_12_ (.Q ( out[16] ) , .SETB ( \TIEH_HVT!U51_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34771|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_11_ (.Q ( out[15] ) , .SETB ( \TIEH_HVT!U51_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34773|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_10_ (.Q ( out[14] ) , .SETB ( \TIEH_HVT!U57_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34775|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_9_ (.Q ( out[13] ) , .SETB ( \TIEH_HVT!U60_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34777|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q1_reg_8_ (.Q ( out[12] ) , .SETB ( \TIEH_HVT!U44_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34779|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_16_ (.Q ( out[32] ) , .SETB ( \TIEH_HVT!U49_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34781|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_15_ (.Q ( out[31] ) , .SETB ( \TIEH_HVT!U45_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34783|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_14_ (.Q ( out[30] ) , .SETB ( \TIEH_HVT!U60_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34785|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_13_ (.Q ( out[29] ) , .SETB ( \TIEH_HVT!U52_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34787|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_12_ (.Q ( out[28] ) , .SETB ( \TIEH_HVT!U48_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34789|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_11_ (.Q ( out[27] ) , .SETB ( \TIEH_HVT!U43_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34791|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_10_ (.Q ( out[26] ) , .SETB ( \TIEH_HVT!U56_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34793|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_9_ (.Q ( out[25] ) , .SETB ( \TIEH_HVT!U50_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34795|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q2_reg_8_ (.Q ( out[24] ) , .SETB ( \TIEH_HVT!U54_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34797|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_16_ (.Q ( out[44] ) , .SETB ( \TIEH_HVT!U49_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34799|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_15_ (.Q ( out[43] ) , .SETB ( \TIEH_HVT!U60_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34801|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_14_ (.Q ( out[42] ) , .SETB ( \TIEH_HVT!U52_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34803|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_13_ (.Q ( out[41] ) , .SETB ( \TIEH_HVT!U56_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34805|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_12_ (.Q ( out[40] ) , .SETB ( \TIEH_HVT!U50_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34807|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_11_ (.Q ( out[39] ) , .SETB ( \TIEH_HVT!U43_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34809|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_10_ (.Q ( out[38] ) , .SETB ( \TIEH_HVT!U56_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34811|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_9_ (.Q ( out[37] ) , .SETB ( \TIEH_HVT!U60_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34813|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q3_reg_8_ (.Q ( out[36] ) , .SETB ( \TIEH_HVT!U45_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34815|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_15_ (.Q ( out[55] ) , .SETB ( \TIEH_HVT!U45_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34817|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_14_ (.Q ( out[54] ) , .SETB ( \TIEH_HVT!U50_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34819|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_13_ (.Q ( out[53] ) , .SETB ( \TIEH_HVT!U57_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34821|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_12_ (.Q ( out[52] ) , .SETB ( \TIEH_HVT!U45_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34823|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_11_ (.Q ( out[51] ) , .SETB ( \TIEH_HVT!U49_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34825|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_10_ (.Q ( out[50] ) , .SETB ( \TIEH_HVT!U52_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34827|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_9_ (.Q ( out[49] ) , .SETB ( \TIEH_HVT!U57_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34829|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q4_reg_8_ (.Q ( out[48] ) , .SETB ( \TIEH_HVT!U44_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34831|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_15_ (.Q ( out[67] ) , .SETB ( \TIEH_HVT!U47_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34833|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_14_ (.Q ( out[66] ) , .SETB ( \TIEH_HVT!U52_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34835|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_13_ (.Q ( out[65] ) , .SETB ( \TIEH_HVT!U51_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34837|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_12_ (.Q ( out[64] ) , .SETB ( \TIEH_HVT!U57_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34839|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_11_ (.Q ( out[63] ) , .SETB ( \TIEH_HVT!U47_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34841|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_10_ (.Q ( out[62] ) , .SETB ( \TIEH_HVT!U51_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34843|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_9_ (.Q ( out[61] ) , .SETB ( \TIEH_HVT!U50_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34845|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q5_reg_8_ (.Q ( out[60] ) , .SETB ( \TIEH_HVT!U54_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34847|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_15_ (.Q ( out[79] ) , .SETB ( \TIEH_HVT!U49_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34849|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_14_ (.Q ( out[78] ) , .SETB ( \TIEH_HVT!U53_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34851|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_13_ (.Q ( out[77] ) , .SETB ( \TIEH_HVT!U48_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34853|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_12_ (.Q ( out[76] ) , .SETB ( \TIEH_HVT!U44_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34855|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_11_ (.Q ( out[75] ) , .SETB ( \TIEH_HVT!U53_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34857|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_10_ (.Q ( out[74] ) , .SETB ( \TIEH_HVT!U53_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34859|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_9_ (.Q ( out[73] ) , .SETB ( \TIEH_HVT!U53_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34861|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q6_reg_8_ (.Q ( out[72] ) , .SETB ( \TIEH_HVT!U56_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34863|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_15_ (.Q ( out[91] ) , .SETB ( \TIEH_HVT!U46_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34865|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_14_ (.Q ( out[90] ) , .SETB ( \TIEH_HVT!U46_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34867|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_13_ (.Q ( out[89] ) , .SETB ( \TIEH_HVT!U55_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34869|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_12_ (.Q ( out[88] ) , .SETB ( \TIEH_HVT!U55_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34871|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_11_ (.Q ( out[87] ) , .SETB ( \TIEH_HVT!U55_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34873|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_10_ (.Q ( out[86] ) , .SETB ( \TIEH_HVT!U46_net ) 
                      |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34875|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_9_ (.Q ( out[85] ) , .SETB ( \TIEH_HVT!U53_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34877|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT Q7_reg_8_ (.Q ( out[84] ) , .SETB ( \TIEH_HVT!U55_net ) 
                     |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34879|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFX1_HVT reg_waddr_reg_2_ (.D ( reg_waddr_last[2] ) , .CLK ( clk_cts_0_1 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34947|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg_waddr_reg_1_ (.D ( reg_waddr_last[1] ) , .CLK ( clk_cts_0_1 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34949|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT reg_waddr_reg_0_ (.D ( reg_waddr_last[0] ) , .CLK ( clk_cts_0_1 ) 
                         |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34951|25): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_17_ (.QN ( n1721 ) , .D ( N57 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34953|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q00_reg_16_ (.QN ( n1709 ) , .D ( N56 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34954|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q00_reg_15_ (.QN ( n1705 ) , .D ( N55 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34955|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q00_reg_14_ (.D ( N54 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q00[14] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34956|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_12_ (.QN ( n1692 ) , .D ( N52 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34959|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q00_reg_11_ (.QN ( n1687 ) , .D ( N51 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34960|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q00_reg_10_ (.D ( N50 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q00[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34961|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_8_ (.D ( N48 ) , .CLK ( clk_cts_2 ) , .Q ( Q00[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34964|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q00_reg_7_ (.D ( N47 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q00[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34965|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_17_ (.QN ( n1720 ) , .D ( N75 ) , .CLK ( clk ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34966|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q11_reg_16_ (.QN ( n1708 ) , .D ( N74 ) , .CLK ( clk ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34967|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q11_reg_15_ (.QN ( n1704 ) , .D ( N73 ) , .CLK ( clk ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34968|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q11_reg_14_ (.D ( N72 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q11[14] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34969|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_12_ (.QN ( n1691 ) , .D ( N70 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34972|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q11_reg_11_ (.QN ( n1686 ) , .D ( N69 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34973|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q11_reg_10_ (.D ( N68 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q11[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34974|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_8_ (.D ( N66 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q11[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34977|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q11_reg_7_ (.D ( N65 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q11[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34978|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_17_ (.QN ( n1719 ) , .D ( N93 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34979|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q22_reg_16_ (.QN ( n1707 ) , .D ( N92 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34980|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q22_reg_15_ (.QN ( n1703 ) , .D ( N91 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34981|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q22_reg_14_ (.D ( N90 ) , .CLK ( clk_cts_8 ) , .Q ( Q22[14] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34982|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_12_ (.QN ( n1690 ) , .D ( N88 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34985|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q22_reg_11_ (.QN ( n1685 ) , .D ( N87 ) , .CLK ( clk_cts_0_1 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34986|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q22_reg_10_ (.D ( N86 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q22[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34987|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_8_ (.D ( N84 ) , .CLK ( clk_cts_8 ) , .Q ( Q22[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34990|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q22_reg_7_ (.D ( N83 ) , .CLK ( clk_cts_8 ) , .Q ( Q22[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34991|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_17_ (.QN ( n1718 ) , .D ( N111 ) , .CLK ( clk_cts_8 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34992|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q33_reg_16_ (.QN ( n1706 ) , .D ( N110 ) , .CLK ( clk_cts_8 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34993|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q33_reg_15_ (.QN ( n1702 ) , .D ( N109 ) , .CLK ( clk_cts_8 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34994|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q33_reg_14_ (.D ( N108 ) , .CLK ( clk_cts_8 ) , .Q ( Q33[14] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34995|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_12_ (.QN ( n1689 ) , .D ( N106 ) , .CLK ( clk_cts_8 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34998|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q33_reg_11_ (.QN ( n1684 ) , .D ( N105 ) , .CLK ( clk_cts_8 ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,34999|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

DFFX1_HVT Q33_reg_10_ (.D ( N104 ) , .CLK ( clk_cts_8 ) , .Q ( Q33[10] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,35000|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_8_ (.D ( N102 ) , .CLK ( clk_cts_8 ) , .Q ( Q33[8] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,35003|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q33_reg_7_ (.D ( N101 ) , .CLK ( clk_cts_8 ) , .Q ( Q33[7] ) ) ;
                   |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,35004|19): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT Q44_reg_16_ (.D ( n172 ) , .CLK ( clk_cts_0_1 ) , .Q ( Q44[16] ) ) ;
                    |
ncelab: *W,CUVWSP (../netlist/CHIP_layout.v,35005|20): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

ncelab: *W,MXWARN: Reached maximum warning limit for 'CUVWSP'(1000).
	Reading SDF file from location "../netlist/CHIP_layout.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     CHIP_layout.sdf.X
		Log file:              
		Backannotation scope:  test_top_all.CHIP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 223185  Annotated = 100.00% -- No. of Tchecks = 65061  Annotated = 71.67% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      223185	      223185	      100.00
		       $hold	        2004	           0	        0.00
		      $width	       38698	       29680	       76.70
		   $recovery	        2004	           0	        0.00
		  $setuphold	       22355	       16948	       75.81
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CHIP:v <0x05ab0709>
			streams:   0, words:     0
		worklib.sram_Nx23b:v <0x41886b38>
			streams:   6, words:  2241
		worklib.sram_Nx8b:v <0x18353ad1>
			streams:   6, words:  2062
		worklib.sram_Nx8b:v <0x227ee655>
			streams:   6, words:  2062
		worklib.test_top_all:v <0x0abc86a4>
			streams:  17, words: 50213
		worklib.top:v <0x7ca470fe>
			streams:   0, words:     0
	Building instance specific data structures.
    .reg_waddr ( {decode_waddr[2] , decode_waddr[1] , SYNOPSYS_UNCONNECTED_2} ) , 
                                                                           |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69808|75): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_2).
	SYNOPSYS_UNCONNECTED_14, n45 , reg1_in[8] , reg1_in[7] , 
	                      |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69915|23): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_14).
	n51 , SYNOPSYS_UNCONNECTED_13, reg1_in[21] , reg1_in[20] , 
	                            |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69912|29): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_13).
	reg1_in[37] , reg1_in[36] , SYNOPSYS_UNCONNECTED_12, reg1_in[34] , 
	                                                  |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69909|51): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_12).
	SYNOPSYS_UNCONNECTED_11, n50 , reg1_in[44] , reg1_in[43] , 
	                      |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69907|23): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_11).
	SYNOPSYS_UNCONNECTED_9, n44 , SYNOPSYS_UNCONNECTED_10, 
	                                                    |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69904|53): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_10).
	SYNOPSYS_UNCONNECTED_9, n44 , SYNOPSYS_UNCONNECTED_10, 
	                     |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69904|22): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_9).
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, reg1_in[68] , 
	                                             |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69901|46): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_8).
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, reg1_in[68] , 
	                     |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69901|22): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_7).
	SYNOPSYS_UNCONNECTED_5, reg1_in[82] , SYNOPSYS_UNCONNECTED_6, 
	                                                           |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69898|60): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_6).
	SYNOPSYS_UNCONNECTED_5, reg1_in[82] , SYNOPSYS_UNCONNECTED_6, 
	                     |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69898|22): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_5).
    .out ( {SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
                                                         |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69895|57): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_4).
    .out ( {SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
                                 |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69895|33): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_3).
	SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, reg1_out0[7] , 
	                                               |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69997|48): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_18).
	SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, reg1_out0[7] , 
	                      |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69997|23): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_17).
    .out0 ( {SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
                                                            |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69996|60): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_16).
    .out0 ( {SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
                                   |
ncelab: *W,CSINFI (../netlist/CHIP_layout.v,69996|35): implicit wire has no fanin (test_top_all.CHIP.U0.SYNOPSYS_UNCONNECTED_15).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 29500     105
		UDPs:                    33882       7
		Primitives:              79993       9
		Timing outputs:          36402      58
		Registers:                4264      48
		Scalar wires:            40629       -
		Expanded wires:             69       6
		Vectored wires:              9       -
		Always blocks:              13       7
		Initial blocks:             14      14
		Pseudo assignments:          2       2
		Timing checks:           87416    4469
		Interconnect:            73521       -
		Delayed tcheck signals:   6392    2830
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.test_top_all:v
Loading snapshot worklib.test_top_all:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
Start Reading RGB Data........
Start Loading Data into SRAM........
Start Reading Golden Data........
End of Reading Golden Data........
Start Output Comparing........
Start Input Feeding........
RTL:10001100000000000000000, GOLDEN:10001100000000000000000
Pass           0 code
RTL:00000000000000000000000, GOLDEN:00000000000000000000000
Pass        1000 code
RTL:11111010100000000000000, GOLDEN:11111010100000000000000
Pass        2000 code


*****************************************
      All Answers Are Correct!!!!!
*****************************************




*****************************************
            Start decode                 
*****************************************




*****************************************
      Start Output Comparing             
*****************************************


Compare Y.....................
Correct! index =           0
Correct! index =        1000
Correct! index =        2000
Correct! index =        3000
Correct! index =        4000
Correct! index =        5000
Compare U.....................
Correct! index =           0
Correct! index =        1000
Compare V.....................
Correct! index =           0
Correct! index =        1000
*****************************************
             All Correct!!!!!!!!!!!!!!!!!
*****************************************
*****************************************
       Performance of Compress Part      
         Compression: 0.092070
     Throughput: 135.830201M pixels/sec
*****************************************
      Performance of Decompress Part      
     Throughput: 58.984920M pixels/sec
*****************************************
Simulation complete via $finish(1) at time 134987665 PS + 0
./test_top.v:528   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 18, 2022 at 02:18:48 CST  (total: 00:01:58)
