#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[8][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2781.in[1] (.names)                                             1.338     7.596
n2781.out[0] (.names)                                            0.261     7.857
ram[8][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[8][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 2
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[19][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n706.in[1] (.names)                                              1.338     7.596
n706.out[0] (.names)                                             0.261     7.857
ram[19][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[19][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 3
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[18][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n666.in[1] (.names)                                              1.338     7.596
n666.out[0] (.names)                                             0.261     7.857
ram[18][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[18][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 4
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[17][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n626.in[1] (.names)                                              1.338     7.596
n626.out[0] (.names)                                             0.261     7.857
ram[17][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[17][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 5
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[16][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n586.in[1] (.names)                                              1.338     7.596
n586.out[0] (.names)                                             0.261     7.857
ram[16][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[16][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 6
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[15][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n546.in[1] (.names)                                              1.338     7.596
n546.out[0] (.names)                                             0.261     7.857
ram[15][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[15][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 7
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[14][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n506.in[1] (.names)                                              1.338     7.596
n506.out[0] (.names)                                             0.261     7.857
ram[14][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[14][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 8
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[13][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n466.in[1] (.names)                                              1.338     7.596
n466.out[0] (.names)                                             0.261     7.857
ram[13][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[13][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 9
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[12][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n426.in[1] (.names)                                              1.338     7.596
n426.out[0] (.names)                                             0.261     7.857
ram[12][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[12][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 10
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[11][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n386.in[1] (.names)                                              1.338     7.596
n386.out[0] (.names)                                             0.261     7.857
ram[11][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[11][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 11
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[10][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n346.in[1] (.names)                                              1.338     7.596
n346.out[0] (.names)                                             0.261     7.857
ram[10][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[10][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 12
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[0][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n306.in[1] (.names)                                              1.338     7.596
n306.out[0] (.names)                                             0.261     7.857
ram[0][6].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[0][6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 13
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[9][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2821.in[1] (.names)                                             1.338     7.596
n2821.out[0] (.names)                                            0.261     7.857
ram[9][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[9][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 14
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[1][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n746.in[1] (.names)                                              1.338     7.596
n746.out[0] (.names)                                             0.261     7.857
ram[1][6].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[1][6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 15
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[7][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2741.in[1] (.names)                                             1.338     7.596
n2741.out[0] (.names)                                            0.261     7.857
ram[7][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[7][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 16
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[6][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2701.in[1] (.names)                                             1.338     7.596
n2701.out[0] (.names)                                            0.261     7.857
ram[6][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[6][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 17
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[63][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2661.in[1] (.names)                                             1.338     7.596
n2661.out[0] (.names)                                            0.261     7.857
ram[63][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[63][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 18
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[62][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2621.in[1] (.names)                                             1.338     7.596
n2621.out[0] (.names)                                            0.261     7.857
ram[62][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[62][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 19
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[61][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2581.in[1] (.names)                                             1.338     7.596
n2581.out[0] (.names)                                            0.261     7.857
ram[61][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[61][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 20
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[60][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2541.in[1] (.names)                                             1.338     7.596
n2541.out[0] (.names)                                            0.261     7.857
ram[60][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[60][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 21
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[5][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2501.in[1] (.names)                                             1.338     7.596
n2501.out[0] (.names)                                            0.261     7.857
ram[5][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[5][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 22
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[59][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2461.in[1] (.names)                                             1.338     7.596
n2461.out[0] (.names)                                            0.261     7.857
ram[59][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[59][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 23
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[58][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2421.in[1] (.names)                                             1.338     7.596
n2421.out[0] (.names)                                            0.261     7.857
ram[58][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[58][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 24
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[57][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2381.in[1] (.names)                                             1.338     7.596
n2381.out[0] (.names)                                            0.261     7.857
ram[57][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[57][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 25
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[56][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2341.in[1] (.names)                                             1.338     7.596
n2341.out[0] (.names)                                            0.261     7.857
ram[56][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[56][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 26
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[55][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2301.in[1] (.names)                                             1.338     7.596
n2301.out[0] (.names)                                            0.261     7.857
ram[55][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[55][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 27
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[30][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1226.in[1] (.names)                                             1.338     7.596
n1226.out[0] (.names)                                            0.261     7.857
ram[30][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[30][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 28
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[41][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1706.in[1] (.names)                                             1.338     7.596
n1706.out[0] (.names)                                            0.261     7.857
ram[41][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[41][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 29
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[40][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1666.in[1] (.names)                                             1.338     7.596
n1666.out[0] (.names)                                            0.261     7.857
ram[40][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[40][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 30
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[3][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1626.in[1] (.names)                                             1.338     7.596
n1626.out[0] (.names)                                            0.261     7.857
ram[3][6].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[3][6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 31
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[39][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1586.in[1] (.names)                                             1.338     7.596
n1586.out[0] (.names)                                            0.261     7.857
ram[39][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[39][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 32
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[38][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1546.in[1] (.names)                                             1.338     7.596
n1546.out[0] (.names)                                            0.261     7.857
ram[38][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[38][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 33
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[37][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1506.in[1] (.names)                                             1.338     7.596
n1506.out[0] (.names)                                            0.261     7.857
ram[37][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[37][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 34
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[36][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1466.in[1] (.names)                                             1.338     7.596
n1466.out[0] (.names)                                            0.261     7.857
ram[36][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[36][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 35
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[35][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1426.in[1] (.names)                                             1.338     7.596
n1426.out[0] (.names)                                            0.261     7.857
ram[35][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[35][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 36
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[34][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1386.in[1] (.names)                                             1.338     7.596
n1386.out[0] (.names)                                            0.261     7.857
ram[34][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[34][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 37
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[33][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1346.in[1] (.names)                                             1.338     7.596
n1346.out[0] (.names)                                            0.261     7.857
ram[33][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[33][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 38
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[32][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1306.in[1] (.names)                                             1.338     7.596
n1306.out[0] (.names)                                            0.261     7.857
ram[32][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[32][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 39
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[31][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1266.in[1] (.names)                                             1.338     7.596
n1266.out[0] (.names)                                            0.261     7.857
ram[31][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[31][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 40
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[54][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2261.in[1] (.names)                                             1.338     7.596
n2261.out[0] (.names)                                            0.261     7.857
ram[54][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[54][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 41
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[2][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1186.in[1] (.names)                                             1.338     7.596
n1186.out[0] (.names)                                            0.261     7.857
ram[2][6].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[2][6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 42
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[29][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1146.in[1] (.names)                                             1.338     7.596
n1146.out[0] (.names)                                            0.261     7.857
ram[29][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[29][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 43
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[28][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1106.in[1] (.names)                                             1.338     7.596
n1106.out[0] (.names)                                            0.261     7.857
ram[28][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[28][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 44
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[27][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1066.in[1] (.names)                                             1.338     7.596
n1066.out[0] (.names)                                            0.261     7.857
ram[27][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[27][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 45
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[26][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n1026.in[1] (.names)                                             1.338     7.596
n1026.out[0] (.names)                                            0.261     7.857
ram[26][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[26][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 46
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[25][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n986.in[1] (.names)                                              1.338     7.596
n986.out[0] (.names)                                             0.261     7.857
ram[25][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[25][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 47
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[24][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n946.in[1] (.names)                                              1.338     7.596
n946.out[0] (.names)                                             0.261     7.857
ram[24][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[24][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 48
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[23][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n906.in[1] (.names)                                              1.338     7.596
n906.out[0] (.names)                                             0.261     7.857
ram[23][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[23][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 49
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[22][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n866.in[1] (.names)                                              1.338     7.596
n866.out[0] (.names)                                             0.261     7.857
ram[22][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[22][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 50
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[21][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n826.in[1] (.names)                                              1.338     7.596
n826.out[0] (.names)                                             0.261     7.857
ram[21][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[21][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 51
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[20][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1298_.in[1] (.names)                              1.338     5.997
$abc$2770$new_n1298_.out[0] (.names)                             0.261     6.258
n786.in[1] (.names)                                              1.338     7.596
n786.out[0] (.names)                                             0.261     7.857
ram[20][6].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[20][6].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 52
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[1][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n741.in[1] (.names)                                              1.338     7.596
n741.out[0] (.names)                                             0.261     7.857
ram[1][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[1][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 53
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[30][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1221.in[1] (.names)                                             1.338     7.596
n1221.out[0] (.names)                                            0.261     7.857
ram[30][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[30][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 54
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[2][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1181.in[1] (.names)                                             1.338     7.596
n1181.out[0] (.names)                                            0.261     7.857
ram[2][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[2][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 55
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[29][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1141.in[1] (.names)                                             1.338     7.596
n1141.out[0] (.names)                                            0.261     7.857
ram[29][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[29][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 56
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[28][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1101.in[1] (.names)                                             1.338     7.596
n1101.out[0] (.names)                                            0.261     7.857
ram[28][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[28][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 57
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[27][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1061.in[1] (.names)                                             1.338     7.596
n1061.out[0] (.names)                                            0.261     7.857
ram[27][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[27][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 58
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[26][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1021.in[1] (.names)                                             1.338     7.596
n1021.out[0] (.names)                                            0.261     7.857
ram[26][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[26][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 59
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[25][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n981.in[1] (.names)                                              1.338     7.596
n981.out[0] (.names)                                             0.261     7.857
ram[25][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[25][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 60
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[24][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n941.in[1] (.names)                                              1.338     7.596
n941.out[0] (.names)                                             0.261     7.857
ram[24][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[24][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 61
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[23][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n901.in[1] (.names)                                              1.338     7.596
n901.out[0] (.names)                                             0.261     7.857
ram[23][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[23][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 62
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[22][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n861.in[1] (.names)                                              1.338     7.596
n861.out[0] (.names)                                             0.261     7.857
ram[22][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[22][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 63
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[21][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n821.in[1] (.names)                                              1.338     7.596
n821.out[0] (.names)                                             0.261     7.857
ram[21][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[21][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 64
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[20][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n781.in[1] (.names)                                              1.338     7.596
n781.out[0] (.names)                                             0.261     7.857
ram[20][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[20][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 65
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[31][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1261.in[1] (.names)                                             1.338     7.596
n1261.out[0] (.names)                                            0.261     7.857
ram[31][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[31][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 66
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[19][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n701.in[1] (.names)                                              1.338     7.596
n701.out[0] (.names)                                             0.261     7.857
ram[19][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[19][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 67
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[18][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n661.in[1] (.names)                                              1.338     7.596
n661.out[0] (.names)                                             0.261     7.857
ram[18][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[18][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 68
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[17][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n621.in[1] (.names)                                              1.338     7.596
n621.out[0] (.names)                                             0.261     7.857
ram[17][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[17][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 69
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[16][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n581.in[1] (.names)                                              1.338     7.596
n581.out[0] (.names)                                             0.261     7.857
ram[16][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[16][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 70
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[15][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n541.in[1] (.names)                                              1.338     7.596
n541.out[0] (.names)                                             0.261     7.857
ram[15][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[15][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 71
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[14][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n501.in[1] (.names)                                              1.338     7.596
n501.out[0] (.names)                                             0.261     7.857
ram[14][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[14][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 72
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[13][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n461.in[1] (.names)                                              1.338     7.596
n461.out[0] (.names)                                             0.261     7.857
ram[13][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[13][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 73
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[12][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n421.in[1] (.names)                                              1.338     7.596
n421.out[0] (.names)                                             0.261     7.857
ram[12][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[12][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 74
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[11][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n381.in[1] (.names)                                              1.338     7.596
n381.out[0] (.names)                                             0.261     7.857
ram[11][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[11][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 75
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[10][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n341.in[1] (.names)                                              1.338     7.596
n341.out[0] (.names)                                             0.261     7.857
ram[10][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[10][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 76
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n301.in[1] (.names)                                              1.338     7.596
n301.out[0] (.names)                                             0.261     7.857
ram[0][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[0][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 77
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[42][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1741.in[1] (.names)                                             1.338     7.596
n1741.out[0] (.names)                                            0.261     7.857
ram[42][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[42][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 78
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[53][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2221.in[1] (.names)                                             1.338     7.596
n2221.out[0] (.names)                                            0.261     7.857
ram[53][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[53][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 79
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[52][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2181.in[1] (.names)                                             1.338     7.596
n2181.out[0] (.names)                                            0.261     7.857
ram[52][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[52][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 80
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[51][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2141.in[1] (.names)                                             1.338     7.596
n2141.out[0] (.names)                                            0.261     7.857
ram[51][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[51][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 81
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[50][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2101.in[1] (.names)                                             1.338     7.596
n2101.out[0] (.names)                                            0.261     7.857
ram[50][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[50][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 82
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[4][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2061.in[1] (.names)                                             1.338     7.596
n2061.out[0] (.names)                                            0.261     7.857
ram[4][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[4][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 83
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[49][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n2021.in[1] (.names)                                             1.338     7.596
n2021.out[0] (.names)                                            0.261     7.857
ram[49][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[49][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 84
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[48][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1981.in[1] (.names)                                             1.338     7.596
n1981.out[0] (.names)                                            0.261     7.857
ram[48][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[48][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 85
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[47][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1941.in[1] (.names)                                             1.338     7.596
n1941.out[0] (.names)                                            0.261     7.857
ram[47][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[47][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 86
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[46][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1901.in[1] (.names)                                             1.338     7.596
n1901.out[0] (.names)                                            0.261     7.857
ram[46][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[46][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 87
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[45][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1861.in[1] (.names)                                             1.338     7.596
n1861.out[0] (.names)                                            0.261     7.857
ram[45][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[45][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 88
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[44][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1821.in[1] (.names)                                             1.338     7.596
n1821.out[0] (.names)                                            0.261     7.857
ram[44][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[44][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 89
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[43][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1781.in[1] (.names)                                             1.338     7.596
n1781.out[0] (.names)                                            0.261     7.857
ram[43][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[43][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 90
Startpoint: ram[0][7].Q[0] (.latch clocked by clk)
Endpoint  : q_7_.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[0][7].clk[0] (.latch)                                        1.338     1.338
ram[0][7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$2770$new_n1269_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1269_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1268_.in[0] (.names)                              1.338     4.398
$abc$2770$new_n1268_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1262_.in[0] (.names)                              1.338     5.997
$abc$2770$new_n1262_.out[0] (.names)                             0.261     6.258
n272.in[1] (.names)                                              1.338     7.596
n272.out[0] (.names)                                             0.261     7.857
q_7_.D[0] (.latch)                                               1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
q_7_.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 91
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[41][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1701.in[1] (.names)                                             1.338     7.596
n1701.out[0] (.names)                                            0.261     7.857
ram[41][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[41][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 92
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[40][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1661.in[1] (.names)                                             1.338     7.596
n1661.out[0] (.names)                                            0.261     7.857
ram[40][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[40][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 93
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[3][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1621.in[1] (.names)                                             1.338     7.596
n1621.out[0] (.names)                                            0.261     7.857
ram[3][5].D[0] (.latch)                                          1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[3][5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 94
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[39][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1581.in[1] (.names)                                             1.338     7.596
n1581.out[0] (.names)                                            0.261     7.857
ram[39][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[39][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 95
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[38][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1541.in[1] (.names)                                             1.338     7.596
n1541.out[0] (.names)                                            0.261     7.857
ram[38][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[38][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 96
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[37][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1501.in[1] (.names)                                             1.338     7.596
n1501.out[0] (.names)                                            0.261     7.857
ram[37][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[37][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 97
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[36][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1461.in[1] (.names)                                             1.338     7.596
n1461.out[0] (.names)                                            0.261     7.857
ram[36][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[36][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 98
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[35][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1421.in[1] (.names)                                             1.338     7.596
n1421.out[0] (.names)                                            0.261     7.857
ram[35][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[35][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 99
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[34][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1381.in[1] (.names)                                             1.338     7.596
n1381.out[0] (.names)                                            0.261     7.857
ram[34][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[34][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 100
Startpoint: b_st1[1].Q[0] (.latch clocked by clk)
Endpoint  : ram[33][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
b_st1[1].clk[0] (.latch)                                         1.338     1.338
b_st1[1].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2770$new_n1291_.in[0] (.names)                              1.338     2.800
$abc$2770$new_n1291_.out[0] (.names)                             0.261     3.061
$abc$2770$new_n1296_.in[4] (.names)                              1.338     4.398
$abc$2770$new_n1296_.out[0] (.names)                             0.261     4.659
$abc$2770$new_n1295_.in[2] (.names)                              1.338     5.997
$abc$2770$new_n1295_.out[0] (.names)                             0.261     6.258
n1341.in[1] (.names)                                             1.338     7.596
n1341.out[0] (.names)                                            0.261     7.857
ram[33][5].D[0] (.latch)                                         1.338     9.195
data arrival time                                                          9.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[33][5].clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#End of timing report
