<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"asynchronous circuit" | Genetic Logic Lab</title><link>/tag/asynchronous-circuit/</link><atom:link href="/tag/asynchronous-circuit/index.xml" rel="self" type="application/rss+xml"/><description>"asynchronous circuit"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Dec 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"asynchronous circuit"</title><link>/tag/asynchronous-circuit/</link></image><item><title>Asynchronous Genetic Design</title><link>/publication/nguyen-asynchronous-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-asynchronous-2019/</guid><description/></item><item><title>Design of Asynchronous Genetic Circuits</title><link>/publication/nguyen-design-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2019/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/dubikhin-design-2016/</guid><description/></item><item><title>QDI logic for signaling data validity in bundled-data design: a kogge-stone case study</title><link>/publication/butzke-qdi-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/butzke-qdi-2014/</guid><description/></item><item><title>Asynchronous Circuit Design (in Chinese)</title><link>/publication/myers-asynchronous-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2013/</guid><description/></item><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/zheng-compositional-2012/</link><pubDate>Sun, 01 Jul 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2012/</guid><description/></item><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>Design and analysis of a robust genetic Muller C-element</title><link>/publication/nguyen-design-2010/</link><pubDate>Fri, 21 May 2010 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2010/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation</title><link>/publication/hamada-behavioral-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/hamada-behavioral-2009/</guid><description/></item><item><title>Design and Analysis of Genetic Circuits</title><link>/publication/nguyen-design-2008/</link><pubDate>Fri, 01 Aug 2008 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/saito-scheduling-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2007/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/beal-hazard-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>/publication/nguyen-design-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2007/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/saito-ilp-based-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/kitai-failure-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/kitai-failure-2005/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/saito-scheduling-2005-1/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005-1/</guid><description/></item><item><title>A scheduling method for asynchronous bundled-data implementations</title><link>/publication/saito-scheduling-2005/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005/</guid><description/></item><item><title>Asynchronous abstraction methodology for genetic regulatory networks</title><link>/publication/kuwahara-asynchronous-2005/</link><pubDate>Fri, 01 Apr 2005 00:00:00 +0000</pubDate><guid>/publication/kuwahara-asynchronous-2005/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Application of Synchronous Synthesis Tools for High-Level Asynchronous Design</title><link>/publication/yanyi-application-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/yanyi-application-2004/</guid><description/></item><item><title>Technology Mapping of Timed Asynchronous Circuits</title><link>/publication/nelson-technology-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/nelson-technology-2004/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Asynchronous Circuit Design (in Japanese)</title><link>/publication/myers-asynchronous-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2003/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Verifying synchronization strategies</title><link>/publication/myers-verifying-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-verifying-2003/</guid><description/></item><item><title>Design of an Asynchronous Ditherer for an MPEG Decoder</title><link>/publication/zhao-design-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/zhao-design-2003/</guid><description/></item><item><title>Complete State Coding of Timed Asynchronous Circuits</title><link>/publication/krieger-complete-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/krieger-complete-2002/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Efficient algorithms for exact two-level hazard-free logic minimization</title><link>/publication/jacobson-efficient-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-efficient-2002/</guid><description/></item><item><title>Protocol Selection, Implementation, and Analysis for Asynchronous Circuits</title><link>/publication/peskin-protocol-2002/</link><pubDate>Thu, 01 Aug 2002 00:00:00 +0000</pubDate><guid>/publication/peskin-protocol-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item><item><title>Analysis and Characterization of a Locally-Clocked Module</title><link>/publication/killpack-analysis-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/killpack-analysis-2002/</guid><description/></item><item><title>Synchronous interlocked pipelines</title><link>/publication/jacobson-synchronous-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-synchronous-2002/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Asynchronous Circuit Design</title><link>/publication/myers-asynchronous-2001/</link><pubDate>Mon, 23 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/zheng-automatic-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2001/</guid><description/></item><item><title>Efficient exact two-level hazard-free logic minimization</title><link>/publication/myers-efficient-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/myers-efficient-2001/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuits: a new paradigm for high-speed design</title><link>/publication/myers-timed-2001/</link><pubDate>Tue, 30 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/myers-timed-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/jacobson-achieving-2000/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2000/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Architectural synthesis of timed asynchronous systems</title><link>/publication/bachman-architectural-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-1999/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/mercer-stochastic-1999-1/</link><pubDate>Sat, 01 May 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999-1/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item><item><title>Architectural-Level Synthesis of Asynchronous Systems</title><link>/publication/bachman-architectural-level-1998/</link><pubDate>Tue, 01 Dec 1998 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-level-1998/</guid><description/></item><item><title>Implicit Methods for Timed Circuit Synthesis</title><link>/publication/thacker-implicit-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/thacker-implicit-1998/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>/publication/zheng-specification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/zheng-specification-1998/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/beerel-covering-1998/</guid><description/></item><item><title>An asynchronous implementation of the maxlist algorithm</title><link>/publication/myers-asynchronous-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-1997/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/myers-computer-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/myers-computer-1995/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item><item><title>Automatic verification of timed circuits</title><link>/publication/rokicki-automatic-1994/</link><pubDate>Wed, 01 Jun 1994 00:00:00 +0000</pubDate><guid>/publication/rokicki-automatic-1994/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1993/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>