<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3921" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3921{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3921{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3921{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3921{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3921{left:152px;bottom:1083px;letter-spacing:0.16px;}
#t6_3921{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t7_3921{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t8_3921{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3921{left:70px;bottom:966px;letter-spacing:0.14px;}
#ta_3921{left:152px;bottom:966px;letter-spacing:0.15px;}
#tb_3921{left:70px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3921{left:70px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_3921{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_3921{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3921{left:70px;bottom:834px;letter-spacing:0.14px;}
#tg_3921{left:152px;bottom:834px;letter-spacing:0.15px;word-spacing:0.01px;}
#th_3921{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3921{left:70px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_3921{left:70px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3921{left:70px;bottom:717px;letter-spacing:0.14px;}
#tl_3921{left:152px;bottom:717px;letter-spacing:0.15px;word-spacing:0.01px;}
#tm_3921{left:70px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3921{left:70px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3921{left:70px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3921{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tq_3921{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tr_3921{left:70px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3921{left:70px;bottom:551px;letter-spacing:0.14px;}
#tt_3921{left:152px;bottom:551px;letter-spacing:0.15px;}
#tu_3921{left:70px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3921{left:70px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tw_3921{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tx_3921{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ty_3921{left:70px;bottom:460px;letter-spacing:-0.19px;word-spacing:-1.16px;}
#tz_3921{left:70px;bottom:443px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t10_3921{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3921{left:70px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_3921{left:70px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t13_3921{left:70px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_3921{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3921{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3921{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3921{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3921" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3921Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3921" style="-webkit-user-select: none;"><object width="935" height="1210" data="3921/3921.svg" type="image/svg+xml" id="pdf3921" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3921" class="t s1_3921">Vol. 3B </span><span id="t2_3921" class="t s1_3921">23-29 </span>
<span id="t3_3921" class="t s2_3921">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3921" class="t s3_3921">23.28.1 </span><span id="t5_3921" class="t s3_3921">P6 Family and Pentium Processor TSS </span>
<span id="t6_3921" class="t s4_3921">When the virtual mode extensions are enabled (by setting the VME flag in control register CR4), the TSS in the P6 </span>
<span id="t7_3921" class="t s4_3921">family and Pentium processors contain an interrupt redirection bit map, which is used in virtual-8086 mode to redi- </span>
<span id="t8_3921" class="t s4_3921">rect interrupts back to an 8086 program. </span>
<span id="t9_3921" class="t s3_3921">23.28.2 </span><span id="ta_3921" class="t s3_3921">TSS Selector Writes </span>
<span id="tb_3921" class="t s4_3921">During task state saves, the Intel486 processor writes 2-byte segment selectors into a 32-bit TSS, leaving the </span>
<span id="tc_3921" class="t s4_3921">upper 16 bits undefined. For performance reasons, the P6 family and Pentium processors write 4-byte segment </span>
<span id="td_3921" class="t s4_3921">selectors into the TSS, with the upper 2 bytes being 0. For compatibility reasons, code should not depend on the </span>
<span id="te_3921" class="t s4_3921">value of the upper 16 bits of the selector in the TSS. </span>
<span id="tf_3921" class="t s3_3921">23.28.3 </span><span id="tg_3921" class="t s3_3921">Order of Reads/Writes to the TSS </span>
<span id="th_3921" class="t s4_3921">The order of reads and writes into the TSS is processor dependent. The P6 family and Pentium processors may </span>
<span id="ti_3921" class="t s4_3921">generate different page-fault addresses in control register CR2 in the same TSS area than the Intel486 and </span>
<span id="tj_3921" class="t s4_3921">Intel386 processors, if a TSS crosses a page boundary (which is not recommended). </span>
<span id="tk_3921" class="t s3_3921">23.28.4 </span><span id="tl_3921" class="t s3_3921">Using A 16-Bit TSS with 32-Bit Constructs </span>
<span id="tm_3921" class="t s4_3921">Task switches using 16-bit TSSs should be used only for pure 16-bit code. Any new code written using 32-bit </span>
<span id="tn_3921" class="t s4_3921">constructs (operands, addressing, or the upper word of the EFLAGS register) should use only 32-bit TSSs. This is </span>
<span id="to_3921" class="t s4_3921">due to the fact that the 32-bit processors do not save the upper 16 bits of EFLAGS to a 16-bit TSS. A task switch </span>
<span id="tp_3921" class="t s4_3921">back to a 16-bit task that was executing in virtual mode will never re-enable the virtual mode, as this flag was not </span>
<span id="tq_3921" class="t s4_3921">saved in the upper half of the EFLAGS value in the TSS. Therefore, it is strongly recommended that any code using </span>
<span id="tr_3921" class="t s4_3921">32-bit constructs use a 32-bit TSS to ensure correct behavior in a multitasking environment. </span>
<span id="ts_3921" class="t s3_3921">23.28.5 </span><span id="tt_3921" class="t s3_3921">Differences in I/O Map Base Addresses </span>
<span id="tu_3921" class="t s4_3921">The Intel486 processor considers the TSS segment to be a 16-bit segment and wraps around the 64K boundary. </span>
<span id="tv_3921" class="t s4_3921">Any I/O accesses check for permission to access this I/O address at the I/O base address plus the I/O offset. If the </span>
<span id="tw_3921" class="t s4_3921">I/O map base address exceeds the specified limit of 0DFFFH, an I/O access will wrap around and obtain the permis- </span>
<span id="tx_3921" class="t s4_3921">sion for the I/O address at an incorrect location within the TSS. A TSS limit violation does not occur in this situation </span>
<span id="ty_3921" class="t s4_3921">on the Intel486 processor. However, the P6 family and Pentium processors consider the TSS to be a 32-bit segment </span>
<span id="tz_3921" class="t s4_3921">and a limit violation occurs when the I/O base address plus the I/O offset is greater than the TSS limit. By following </span>
<span id="t10_3921" class="t s4_3921">the recommended specification for the I/O base address to be less than 0DFFFH, the Intel486 processor will not </span>
<span id="t11_3921" class="t s4_3921">wrap around and access incorrect locations within the TSS for I/O port validation and the P6 family and Pentium </span>
<span id="t12_3921" class="t s4_3921">processors will not experience general-protection exceptions (#GP). Figure 23-1 demonstrates the different areas </span>
<span id="t13_3921" class="t s4_3921">accessed by the Intel486 and the P6 family and Pentium processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
