{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:48:42 2010 " "Info: Processing started: Tue Jul 20 15:48:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register out_2_DDS:outing_2_DDS\|init_key_flag register out_2_DDS:outing_2_DDS\|SDIO_0 106.11 MHz 9.424 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 106.11 MHz between source register \"out_2_DDS:outing_2_DDS\|init_key_flag\" and destination register \"out_2_DDS:outing_2_DDS\|SDIO_0\" (period= 9.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.506 ns + Longest register register " "Info: + Longest register to register delay is 4.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|init_key_flag 1 REG LCFF_X38_Y16_N17 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.393 ns) 1.649 ns out_2_DDS:outing_2_DDS\|SDIO_0~86 2 COMB LCCOMB_X44_Y17_N8 2 " "Info: 2: + IC(1.256 ns) + CELL(0.393 ns) = 1.649 ns; Loc. = LCCOMB_X44_Y17_N8; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~86'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.419 ns) 3.276 ns out_2_DDS:outing_2_DDS\|SDIO_0~329 3 COMB LCCOMB_X44_Y18_N0 1 " "Info: 3: + IC(1.208 ns) + CELL(0.419 ns) = 3.276 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~329'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.690 ns out_2_DDS:outing_2_DDS\|SDIO_0~331 4 COMB LCCOMB_X44_Y18_N16 1 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.690 ns; Loc. = LCCOMB_X44_Y18_N16; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~331'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.366 ns) 4.506 ns out_2_DDS:outing_2_DDS\|SDIO_0 5 REG LCFF_X44_Y17_N9 3 " "Info: 5: + IC(0.450 ns) + CELL(0.366 ns) = 4.506 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 3; REG Node = 'out_2_DDS:outing_2_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 29.47 % ) " "Info: Total cell delay = 1.328 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.178 ns ( 70.53 % ) " "Info: Total interconnect delay = 3.178 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 1.256ns 1.208ns 0.264ns 0.450ns } { 0.000ns 0.393ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.647 ns out_2_DDS:outing_2_DDS\|SDIO_0 3 REG LCFF_X44_Y17_N9 3 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 3; REG Node = 'out_2_DDS:outing_2_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.27 % ) " "Info: Total cell delay = 1.516 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.639 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_2_DDS\|init_key_flag 3 REG LCFF_X38_Y16_N17 42 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 1.256ns 1.208ns 0.264ns 0.450ns } { 0.000ns 0.393ns 0.419ns 0.150ns 0.366ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[1\] register reader:reading\|temp_184\[127\] 167.93 MHz 5.955 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 167.93 MHz between source register \"reader:reading\|M\[1\]\" and destination register \"reader:reading\|temp_184\[127\]\" (period= 5.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.821 ns + Longest register register " "Info: + Longest register to register delay is 5.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[1\] 1 REG LCFF_X45_Y17_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y17_N3; Fanout = 25; REG Node = 'reader:reading\|M\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[1] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.275 ns) 1.304 ns reader:reading\|Decoder0~6525 2 COMB LCCOMB_X44_Y16_N30 9 " "Info: 2: + IC(1.029 ns) + CELL(0.275 ns) = 1.304 ns; Loc. = LCCOMB_X44_Y16_N30; Fanout = 9; COMB Node = 'reader:reading\|Decoder0~6525'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.704 ns reader:reading\|LessThan0~512 3 COMB LCCOMB_X44_Y16_N22 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.704 ns; Loc. = LCCOMB_X44_Y16_N22; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~512'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { reader:reading|Decoder0~6525 reader:reading|LessThan0~512 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.103 ns reader:reading\|LessThan0~513 4 COMB LCCOMB_X44_Y16_N8 3 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.103 ns; Loc. = LCCOMB_X44_Y16_N8; Fanout = 3; COMB Node = 'reader:reading\|LessThan0~513'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { reader:reading|LessThan0~512 reader:reading|LessThan0~513 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 2.701 ns reader:reading\|LessThan0~522 5 COMB LCCOMB_X44_Y16_N12 34 " "Info: 5: + IC(0.448 ns) + CELL(0.150 ns) = 2.701 ns; Loc. = LCCOMB_X44_Y16_N12; Fanout = 34; COMB Node = 'reader:reading\|LessThan0~522'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { reader:reading|LessThan0~513 reader:reading|LessThan0~522 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 3.636 ns reader:reading\|Decoder0~6581 6 COMB LCCOMB_X43_Y17_N0 14 " "Info: 6: + IC(0.785 ns) + CELL(0.150 ns) = 3.636 ns; Loc. = LCCOMB_X43_Y17_N0; Fanout = 14; COMB Node = 'reader:reading\|Decoder0~6581'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { reader:reading|LessThan0~522 reader:reading|Decoder0~6581 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.150 ns) 4.115 ns reader:reading\|Decoder0~6586 7 COMB LCCOMB_X43_Y17_N10 12 " "Info: 7: + IC(0.329 ns) + CELL(0.150 ns) = 4.115 ns; Loc. = LCCOMB_X43_Y17_N10; Fanout = 12; COMB Node = 'reader:reading\|Decoder0~6586'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.150 ns) 5.737 ns reader:reading\|temp_184\[127\]~16469 8 COMB LCCOMB_X46_Y18_N30 1 " "Info: 8: + IC(1.472 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X46_Y18_N30; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[127\]~16469'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.821 ns reader:reading\|temp_184\[127\] 9 REG LCFF_X46_Y18_N31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.821 ns; Loc. = LCFF_X46_Y18_N31; Fanout = 2; REG Node = 'reader:reading\|temp_184\[127\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 21.63 % ) " "Info: Total cell delay = 1.259 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.562 ns ( 78.37 % ) " "Info: Total interconnect delay = 4.562 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } { 0.000ns 1.029ns 0.250ns 0.249ns 0.448ns 0.785ns 0.329ns 1.472ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.080 ns - Smallest " "Info: - Smallest clock skew is 0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.115 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.537 ns) 3.115 ns reader:reading\|temp_184\[127\] 2 REG LCFF_X46_Y18_N31 2 " "Info: 2: + IC(1.756 ns) + CELL(0.537 ns) = 3.115 ns; Loc. = LCFF_X46_Y18_N31; Fanout = 2; REG Node = 'reader:reading\|temp_184\[127\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 43.63 % ) " "Info: Total cell delay = 1.359 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 56.37 % ) " "Info: Total interconnect delay = 1.756 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.035 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.537 ns) 3.035 ns reader:reading\|M\[1\] 2 REG LCFF_X45_Y17_N3 25 " "Info: 2: + IC(1.676 ns) + CELL(0.537 ns) = 3.035 ns; Loc. = LCFF_X45_Y17_N3; Fanout = 25; REG Node = 'reader:reading\|M\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 44.78 % ) " "Info: Total cell delay = 1.359 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.676 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.676 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } { 0.000ns 1.029ns 0.250ns 0.249ns 0.448ns 0.785ns 0.329ns 1.472ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "out_2_DDS:outing_2_DDS\|sweep_key_flag key_3_sweep ten_MHz_ext 4.477 ns register " "Info: tsu for register \"out_2_DDS:outing_2_DDS\|sweep_key_flag\" (data pin = \"key_3_sweep\", clock pin = \"ten_MHz_ext\") is 4.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.152 ns + Longest pin register " "Info: + Longest pin to register delay is 7.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_3_sweep 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.768 ns) + CELL(0.438 ns) 7.068 ns out_2_DDS:outing_2_DDS\|sweep_key_flag~50 2 COMB LCCOMB_X38_Y16_N2 1 " "Info: 2: + IC(5.768 ns) + CELL(0.438 ns) = 7.068 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag~50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.152 ns out_2_DDS:outing_2_DDS\|sweep_key_flag 3 REG LCFF_X38_Y16_N3 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.152 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 9; REG Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 19.35 % ) " "Info: Total cell delay = 1.384 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.768 ns ( 80.65 % ) " "Info: Total interconnect delay = 5.768 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { key_3_sweep key_3_sweep~combout out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 5.768ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_2_DDS\|sweep_key_flag 3 REG LCFF_X38_Y16_N3 9 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 9; REG Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { key_3_sweep key_3_sweep~combout out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 5.768ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext IO_UPDATE out_2_DDS:outing_2_DDS\|IO_UPDATE_0 8.831 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"IO_UPDATE\" through register \"out_2_DDS:outing_2_DDS\|IO_UPDATE_0\" is 8.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.636 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 3 REG LCFF_X38_Y15_N17 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X38_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.51 % ) " "Info: Total cell delay = 1.516 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.007ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.945 ns + Longest register pin " "Info: + Longest register to pin delay is 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 1 REG LCFF_X38_Y15_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.303 ns) + CELL(2.642 ns) 5.945 ns IO_UPDATE 2 PIN PIN_N18 0 " "Info: 2: + IC(3.303 ns) + CELL(2.642 ns) = 5.945 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'IO_UPDATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 44.44 % ) " "Info: Total cell delay = 2.642 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.303 ns ( 55.56 % ) " "Info: Total interconnect delay = 3.303 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 3.303ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.007ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 3.303ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "reader:reading\|temp_184\[89\] SDIO_PE_5 SCLK_PE_3 -3.181 ns register " "Info: th for register \"reader:reading\|temp_184\[89\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -3.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.112 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.537 ns) 3.112 ns reader:reading\|temp_184\[89\] 2 REG LCFF_X42_Y20_N21 2 " "Info: 2: + IC(1.753 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'reader:reading\|temp_184\[89\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 43.67 % ) " "Info: Total cell delay = 1.359 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.753 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.753 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[89] } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.559 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 184 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 184; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.214 ns) + CELL(0.419 ns) 6.475 ns reader:reading\|temp_184\[89\]~16450 2 COMB LCCOMB_X42_Y20_N20 1 " "Info: 2: + IC(5.214 ns) + CELL(0.419 ns) = 6.475 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[89\]~16450'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.559 ns reader:reading\|temp_184\[89\] 3 REG LCFF_X42_Y20_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.559 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'reader:reading\|temp_184\[89\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 20.51 % ) " "Info: Total cell delay = 1.345 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 79.49 % ) " "Info: Total interconnect delay = 5.214 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[89] } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:43 2010 " "Info: Processing ended: Tue Jul 20 15:48:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
