Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 04ca2c8189174b45b2817d8ddcdf94f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ram16x256_tb_behav xil_defaultlib.Ram16x256_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="1111101011101...]
Compiling architecture bram_v of entity unimacro.BRAM_SINGLE_MACRO [\BRAM_SINGLE_MACRO(device="7SERI...]
Compiling architecture behavioral of entity xil_defaultlib.Ram16x256 [ram16x256_default]
Compiling architecture bench of entity xil_defaultlib.ram16x256_tb
Built simulation snapshot Ram16x256_tb_behav
