---
layout: default
title: ã‚¢ãƒŠãƒ­ã‚°åŸºæœ¬å›è·¯æ§‹æˆï¼šOp-Ampã€Bufferã€Comparator
---

---

# ğŸ”§ ã‚¢ãƒŠãƒ­ã‚°åŸºæœ¬å›è·¯æ§‹æˆï¼šOp-Ampã€Bufferã€Comparator  
# ğŸ”§ Basic Analog Building Blocks: Op-Amp, Buffer, Comparator

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«è¨­è¨ˆã§ã¯ã€**æ¼”ç®—å¢—å¹…å™¨ï¼ˆOp-Ampï¼‰ã‚„ã‚³ãƒ³ãƒ‘ãƒ¬ãƒ¼ã‚¿ã€ãƒãƒƒãƒ•ã‚¡ãªã©ã®åŸºæœ¬ãƒ–ãƒ­ãƒƒã‚¯**ãŒå¤šãã®å›è·¯ã®æ§‹æˆè¦ç´ ã¨ãªã‚Šã¾ã™ã€‚  
ã“ã‚Œã‚‰ã®æ§‹æˆã¨å‹•ä½œåŸç†ã‚’ç†è§£ã™ã‚‹ã“ã¨ã¯ã€**ADC/DACè¨­è¨ˆã‚„é›»æºåˆ¶å¾¡ãªã©ã®å¿œç”¨å›è·¯**ã¸é€²ã‚€ä¸Šã§ã®åŸºç›¤ã¨ãªã‚Šã¾ã™ã€‚

In AMS design, **basic analog blocks such as operational amplifiers (Op-Amps), comparators, and buffers** are fundamental components.  
Understanding their structure and operating principles is essential for progressing toward **ADC/DAC design and power control applications**.

---

## ğŸ§ª 1. æ¼”ç®—å¢—å¹…å™¨ï¼ˆOperational Amplifier, Op-Ampï¼‰

| â­ **ç‰¹å¾´ï½œFeatures** | ğŸ“˜ **èª¬æ˜ï½œDescription** |
|----------------------|-------------------------|
| é«˜ã‚²ã‚¤ãƒ³<br>High Gain | å¾®å°ãªå·®åˆ†å…¥åŠ›ã§ã‚‚å¤§ããªå‡ºåŠ›å¤‰åŒ–ã‚’ç”Ÿæˆ<br>Generates large output for small differential input |
| å·®å‹•å…¥åŠ›<br>Differential Input | 2ã¤ã®å…¥åŠ›ç«¯å­ï¼ˆVin+ / Vinâˆ’ï¼‰ã‚’æŒã¤<br>Has two inputs: Vin+ and Vinâˆ’ |
| è² å¸°é‚„è¨­è¨ˆ<br>Negative Feedback | å®‰å®šå‹•ä½œã‚„æ‰€æœ›ã®ã‚²ã‚¤ãƒ³åˆ¶å¾¡ã«ä½¿ç”¨ã•ã‚Œã‚‹<br>Used for stable operation and gain control |
| ä¸»ç”¨é€”<br>Main Uses | é›»åœ§å¢—å¹…ã€ç©åˆ†å™¨ã€ãƒ•ã‚£ãƒ«ã‚¿ã€é›»åœ§ãƒ•ã‚©ãƒ­ãƒ¯ç­‰<br>Voltage amplification, integrators, filters, voltage followers |

ğŸ“Œ **åŸºæœ¬æ§‹æˆï½œTypical Structure**  
- å·®å‹•å…¥åŠ›ãƒšã‚¢ï¼ˆNMOS or PMOSï¼‰  
  *Differential input pair (NMOS or PMOS)*  
- é›»æµãƒŸãƒ©ãƒ¼å‹ã‚¢ã‚¯ãƒ†ã‚£ãƒ–è² è·  
  *Active load using current mirrors*  
- å‡ºåŠ›ã‚¹ãƒ†ãƒ¼ã‚¸ï¼ˆã‚¯ãƒ©ã‚¹ABç­‰ï¼‰  
  *Output stage (e.g., class AB)*

ğŸ“ **è¨­è¨ˆæŒ‡æ¨™ï½œKey Design Metrics**  
- DCã‚²ã‚¤ãƒ³ï¼ˆDC gainï¼‰ã€å¸¯åŸŸå¹…ï¼ˆbandwidthï¼‰ã€ã‚¹ãƒ«ãƒ¼ãƒ¬ãƒ¼ãƒˆï¼ˆslew rateï¼‰ã€CMRRã€PSRR

---

## ğŸ” 2. ãƒãƒƒãƒ•ã‚¡ï¼ˆVoltage Followerï¼‰

| â­ **ç‰¹å¾´ï½œFeatures** | ğŸ“˜ **èª¬æ˜ï½œDescription** |
|----------------------|--------------------------|
| ã‚²ã‚¤ãƒ³1ï¼ˆãƒ¦ãƒ‹ãƒ†ã‚£ï¼‰<br>Unity Gain | å…¥åŠ›ã‚’ãã®ã¾ã¾å‡ºåŠ›ã¸ã‚³ãƒ”ãƒ¼<br>Output follows the input exactly |
| é«˜å…¥åŠ›ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹<br>High Input Impedance | ä¿¡å·æºã¸ã®è² è·ã‚’è»½æ¸›<br>Minimizes loading on signal sources |
| ä½å‡ºåŠ›ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹<br>Low Output Impedance | å¾Œæ®µé§†å‹•èƒ½åŠ›ã‚’å‘ä¸Š<br>Enhances driving ability of next stage |
| ä¸»ç”¨é€”<br>Main Uses | ã‚»ãƒ³ã‚µå‡ºåŠ›ã€ADCå…¥åŠ›ã€ä¿¡å·çµ¶ç¸ã€ãƒ¬ãƒ™ãƒ«ã‚·ãƒ•ãƒˆå¾Œæ®µãªã©<br>Sensor output, ADC input, isolation, post level-shift driving |

ğŸ“ **ä»£è¡¨æ§‹æˆï½œTypical Configuration**  
Op-Ampï¼‹è² å¸°é‚„ã«ã‚ˆã‚‹ã€Œãƒ¦ãƒ‹ãƒ†ã‚£ã‚²ã‚¤ãƒ³æ§‹æˆã€  
*A unity-gain configuration using Op-Amp and negative feedback*

---

## âš–ï¸ 3. ã‚³ãƒ³ãƒ‘ãƒ¬ãƒ¼ã‚¿ï¼ˆComparatorï¼‰

| â­ **ç‰¹å¾´ï½œFeatures** | ğŸ“˜ **èª¬æ˜ï½œDescription** |
|----------------------|--------------------------|
| 2ã¤ã®å…¥åŠ›é›»åœ§ã‚’æ¯”è¼ƒ<br>Voltage Comparison | Vin+ > Vinâˆ’ ãªã‚‰Highå‡ºåŠ›ã€é€†ãªã‚‰Lowå‡ºåŠ›<br>Outputs High if Vin+ > Vinâˆ’, else Low |
| é«˜é€Ÿå¿œç­”<br>Fast Response | ã‚²ã‚¤ãƒ³ãŒé«˜ãã€ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹åˆ¶å¾¡å¯èƒ½<br>High gain, supports hysteresis control |
| ã‚¯ãƒ­ã‚¹ã‚ªãƒ¼ãƒåˆ¤å®š<br>Threshold Detection | ã‚¼ãƒ­ã‚¯ãƒ­ã‚¹æ¤œå‡ºã‚„ã—ãã„å€¤è¶…éåˆ¤å®šã«ä½¿ç”¨<br>Used for zero-cross and threshold detection |
| ä¸»ç”¨é€”<br>Main Uses | A/Då¤‰æ›ã€ã‚¼ãƒ­ã‚¯ãƒ­ã‚¹æ¤œå‡ºã€ãƒ‡ã‚¸ã‚¿ãƒ«åˆ¶å¾¡å›è·¯ã®ãƒˆãƒªã‚¬ç­‰<br>ADC, zero-cross detection, digital control trigger circuits |

ğŸ“ **æ§‹æˆä¸Šã®é•ã„ï½œDesign Distinction**  
ã‚ªãƒšã‚¢ãƒ³ãƒ—ã«ä¼¼ã¦ã„ã‚‹ãŒã€**è² å¸°é‚„ã‚’ã‹ã‘ãªã„æ§‹æˆ**  
*Unlike Op-Amp, designed without negative feedback*

---

## âš™ï¸ è£œè¶³ãƒ–ãƒ­ãƒƒã‚¯ï¼šé›»æµãƒŸãƒ©ãƒ¼ã€ãƒã‚¤ã‚¢ã‚¹å›è·¯  
## âš™ï¸ Supplemental Blocks: Current Mirror & Bias Circuits

- **é›»æµãƒŸãƒ©ãƒ¼ï½œCurrent Mirror**  
  ä¸€å®šé›»æµæºã¨ã—ã¦Op-Ampã‚„ãƒãƒƒãƒ•ã‚¡ã®å‹•ä½œã‚’å®‰å®šåŒ–  
  *Provides stable current source for Op-Amps and buffers*

- **ãƒã‚¤ã‚¢ã‚¹å›è·¯ï½œBias Circuit**  
  ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹é›»åœ§ãƒ»é›»æµç”Ÿæˆã«ç”¨ã„ã‚‹ã€‚Bandgapå‹ãªã©ã€**æ¸©åº¦è£œå„Ÿä»˜ãæ§‹æˆ**ãŒä¸€èˆ¬çš„ã€‚  
  *Generates reference voltages/currents; often includes temperature compensation (e.g., bandgap references)*

---

## ğŸ¯ æ•™æçš„ãƒã‚¤ãƒ³ãƒˆï½œLearning Points

- å„å›è·¯ã®**å…¥åŠ›ï¼å‡ºåŠ›é–¢ä¿‚ã¨å‹•ä½œåŸç†**ã‚’ç†è§£  
  *Understand input-output relationships and operation principles*
- SPICEã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã«ã‚ˆã‚‹**DCã‚¹ã‚¤ãƒ¼ãƒ—ã€éæ¸¡å¿œç­”ã€ã‚¹ãƒ†ãƒƒãƒ—å¿œç­”**ã®è¦³å¯Ÿ  
  *Practice DC sweep, transient, and step response using SPICE simulation*
- **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ã®å¯¾ç§°æ€§ã‚„ãƒãƒƒãƒãƒ³ã‚°ã®é‡è¦æ€§**ã‚’æ¬¡ç« ã§ã•ã‚‰ã«å­¦ç¿’  
  *Layout-dependent matching and symmetry will be covered in the next section*

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ï½œNext Section

â–¶ï¸ [`layout_considerations.md`](./layout_considerations.md)ï¼šã‚¢ãƒŠãƒ­ã‚°ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®è¨­è¨ˆæ³¨æ„ç‚¹ã¸  
*Analog layout design considerations*

---

### ğŸ“˜ å¿œç”¨ç·¨ ç¬¬5ç« ï¼šã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«ï½œAnalog / Mixed-Signal Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
