#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002045a312c30 .scope module, "tb_fp4_fft_memory_dff" "tb_fp4_fft_memory_dff" 2 3;
 .timescale -9 -12;
v000002045a3b9a30_0 .var "bank_sel", 0 0;
v000002045a3b83b0_0 .var "clk", 0 0;
v000002045a3b9350_0 .var "rd_addr_0", 4 0;
v000002045a3b9030_0 .net "rd_data_0", 7 0, L_000002045a3b54d0;  1 drivers
v000002045a3b9530_0 .var "rst", 0 0;
v000002045a3b8c70_0 .var/i "test_fail_count", 31 0;
v000002045a3b8770_0 .var/i "test_pass_count", 31 0;
v000002045a3b9ad0_0 .var "wr_addr_1", 4 0;
v000002045a3b7c30_0 .var "wr_data_1", 7 0;
v000002045a3b7cd0_0 .var "wr_en_1", 0 0;
S_000002045a327480 .scope task, "read_memory" "read_memory" 2 64, 2 64 0, S_000002045a312c30;
 .timescale -9 -12;
v000002045a308e60_0 .var "addr", 4 0;
v000002045a309b80_0 .var "expected_data", 7 0;
E_000002045a320300 .event posedge, v000002045a309a40_0;
TD_tb_fp4_fft_memory_dff.read_memory ;
    %load/vec4 v000002045a308e60_0;
    %store/vec4 v000002045a3b9350_0, 0, 5;
    %wait E_000002045a320300;
    %delay 1000, 0;
    %load/vec4 v000002045a3b9030_0;
    %load/vec4 v000002045a309b80_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 72 "$display", "read pass: addr %0d data %0h", v000002045a308e60_0, v000002045a3b9030_0 {0 0 0};
    %load/vec4 v000002045a3b8770_0;
    %addi 1, 0, 32;
    %store/vec4 v000002045a3b8770_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 75 "$display", "read fail: addr %0d expected %0h got %0h", v000002045a308e60_0, v000002045a309b80_0, v000002045a3b9030_0 {0 0 0};
    %load/vec4 v000002045a3b8c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002045a3b8c70_0, 0, 32;
T_0.1 ;
    %end;
S_000002045a327c60 .scope module, "uut" "fp4_fft_memory_dff" 2 24, 3 22 0, S_000002045a312c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bank_sel";
    .port_info 3 /INPUT 5 "rd_addr_0";
    .port_info 4 /OUTPUT 8 "rd_data_0";
    .port_info 5 /INPUT 1 "wr_en_1";
    .port_info 6 /INPUT 5 "wr_addr_1";
    .port_info 7 /INPUT 8 "wr_data_1";
v000002045a3adc90_0 .net *"_ivl_0", 7 0, L_000002045a3b5890;  1 drivers
L_000002045a3c4aa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3adab0_0 .net *"_ivl_11", 1 0, L_000002045a3c4aa0;  1 drivers
v000002045a3adb50_0 .net *"_ivl_2", 6 0, L_000002045a3b5430;  1 drivers
L_000002045a3c4a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3add30_0 .net *"_ivl_5", 1 0, L_000002045a3c4a58;  1 drivers
v000002045a3ad970_0 .net *"_ivl_6", 7 0, L_000002045a3b5c50;  1 drivers
v000002045a3ad6f0_0 .net *"_ivl_8", 6 0, L_000002045a3b72d0;  1 drivers
v000002045a3adbf0 .array "bank0_mem", 31 0;
v000002045a3adbf0_0 .net v000002045a3adbf0 0, 7 0, v000002045a30a1c0_0; 1 drivers
v000002045a3adbf0_1 .net v000002045a3adbf0 1, 7 0, v000002045a28cdf0_0; 1 drivers
v000002045a3adbf0_2 .net v000002045a3adbf0 2, 7 0, v000002045a2a2a10_0; 1 drivers
v000002045a3adbf0_3 .net v000002045a3adbf0 3, 7 0, v000002045a2afb30_0; 1 drivers
v000002045a3adbf0_4 .net v000002045a3adbf0 4, 7 0, v000002045a2c3970_0; 1 drivers
v000002045a3adbf0_5 .net v000002045a3adbf0 5, 7 0, v000002045a2f5f70_0; 1 drivers
v000002045a3adbf0_6 .net v000002045a3adbf0 6, 7 0, v000002045a3837c0_0; 1 drivers
v000002045a3adbf0_7 .net v000002045a3adbf0 7, 7 0, v000002045a382960_0; 1 drivers
v000002045a3adbf0_8 .net v000002045a3adbf0 8, 7 0, v000002045a382dc0_0; 1 drivers
v000002045a3adbf0_9 .net v000002045a3adbf0 9, 7 0, v000002045a385fc0_0; 1 drivers
v000002045a3adbf0_10 .net v000002045a3adbf0 10, 7 0, v000002045a385480_0; 1 drivers
v000002045a3adbf0_11 .net v000002045a3adbf0 11, 7 0, v000002045a38b320_0; 1 drivers
v000002045a3adbf0_12 .net v000002045a3adbf0 12, 7 0, v000002045a3897a0_0; 1 drivers
v000002045a3adbf0_13 .net v000002045a3adbf0 13, 7 0, v000002045a38a880_0; 1 drivers
v000002045a3adbf0_14 .net v000002045a3adbf0 14, 7 0, v000002045a38bdc0_0; 1 drivers
v000002045a3adbf0_15 .net v000002045a3adbf0 15, 7 0, v000002045a391ba0_0; 1 drivers
v000002045a3adbf0_16 .net v000002045a3adbf0 16, 7 0, v000002045a391a60_0; 1 drivers
v000002045a3adbf0_17 .net v000002045a3adbf0 17, 7 0, v000002045a390340_0; 1 drivers
v000002045a3adbf0_18 .net v000002045a3adbf0 18, 7 0, v000002045a390840_0; 1 drivers
v000002045a3adbf0_19 .net v000002045a3adbf0 19, 7 0, v000002045a3917e0_0; 1 drivers
v000002045a3adbf0_20 .net v000002045a3adbf0 20, 7 0, v000002045a396950_0; 1 drivers
v000002045a3adbf0_21 .net v000002045a3adbf0 21, 7 0, v000002045a397030_0; 1 drivers
v000002045a3adbf0_22 .net v000002045a3adbf0 22, 7 0, v000002045a399a10_0; 1 drivers
v000002045a3adbf0_23 .net v000002045a3adbf0 23, 7 0, v000002045a398e30_0; 1 drivers
v000002045a3adbf0_24 .net v000002045a3adbf0 24, 7 0, v000002045a3a7bb0_0; 1 drivers
v000002045a3adbf0_25 .net v000002045a3adbf0 25, 7 0, v000002045a3a6850_0; 1 drivers
v000002045a3adbf0_26 .net v000002045a3adbf0 26, 7 0, v000002045a3a6fd0_0; 1 drivers
v000002045a3adbf0_27 .net v000002045a3adbf0 27, 7 0, v000002045a3a88d0_0; 1 drivers
v000002045a3adbf0_28 .net v000002045a3adbf0 28, 7 0, v000002045a3a9e10_0; 1 drivers
v000002045a3adbf0_29 .net v000002045a3adbf0 29, 7 0, v000002045a3a9a50_0; 1 drivers
v000002045a3adbf0_30 .net v000002045a3adbf0 30, 7 0, v000002045a3ab350_0; 1 drivers
v000002045a3adbf0_31 .net v000002045a3adbf0 31, 7 0, v000002045a3acd90_0; 1 drivers
v000002045a3ad790 .array "bank1_mem", 31 0;
v000002045a3ad790_0 .net v000002045a3ad790 0, 7 0, v000002045a30a300_0; 1 drivers
v000002045a3ad790_1 .net v000002045a3ad790 1, 7 0, v000002045a28c030_0; 1 drivers
v000002045a3ad790_2 .net v000002045a3ad790 2, 7 0, v000002045a2a2f10_0; 1 drivers
v000002045a3ad790_3 .net v000002045a3ad790 3, 7 0, v000002045a2b03f0_0; 1 drivers
v000002045a3ad790_4 .net v000002045a3ad790 4, 7 0, v000002045a2c4230_0; 1 drivers
v000002045a3ad790_5 .net v000002045a3ad790 5, 7 0, v000002045a2f5610_0; 1 drivers
v000002045a3ad790_6 .net v000002045a3ad790 6, 7 0, v000002045a3843a0_0; 1 drivers
v000002045a3ad790_7 .net v000002045a3ad790 7, 7 0, v000002045a382aa0_0; 1 drivers
v000002045a3ad790_8 .net v000002045a3ad790 8, 7 0, v000002045a383040_0; 1 drivers
v000002045a3ad790_9 .net v000002045a3ad790 9, 7 0, v000002045a3857a0_0; 1 drivers
v000002045a3ad790_10 .net v000002045a3ad790 10, 7 0, v000002045a385520_0; 1 drivers
v000002045a3ad790_11 .net v000002045a3ad790 11, 7 0, v000002045a388ee0_0; 1 drivers
v000002045a3ad790_12 .net v000002045a3ad790 12, 7 0, v000002045a389a20_0; 1 drivers
v000002045a3ad790_13 .net v000002045a3ad790 13, 7 0, v000002045a38c720_0; 1 drivers
v000002045a3ad790_14 .net v000002045a3ad790 14, 7 0, v000002045a38ba00_0; 1 drivers
v000002045a3ad790_15 .net v000002045a3ad790 15, 7 0, v000002045a392dc0_0; 1 drivers
v000002045a3ad790_16 .net v000002045a3ad790 16, 7 0, v000002045a3921e0_0; 1 drivers
v000002045a3ad790_17 .net v000002045a3ad790 17, 7 0, v000002045a390a20_0; 1 drivers
v000002045a3ad790_18 .net v000002045a3ad790 18, 7 0, v000002045a38f580_0; 1 drivers
v000002045a3ad790_19 .net v000002045a3ad790 19, 7 0, v000002045a3977b0_0; 1 drivers
v000002045a3ad790_20 .net v000002045a3ad790 20, 7 0, v000002045a396db0_0; 1 drivers
v000002045a3ad790_21 .net v000002045a3ad790 21, 7 0, v000002045a397e90_0; 1 drivers
v000002045a3ad790_22 .net v000002045a3ad790 22, 7 0, v000002045a398610_0; 1 drivers
v000002045a3ad790_23 .net v000002045a3ad790 23, 7 0, v000002045a399290_0; 1 drivers
v000002045a3ad790_24 .net v000002045a3ad790 24, 7 0, v000002045a3a7570_0; 1 drivers
v000002045a3ad790_25 .net v000002045a3ad790 25, 7 0, v000002045a3a79d0_0; 1 drivers
v000002045a3ad790_26 .net v000002045a3ad790 26, 7 0, v000002045a3a7430_0; 1 drivers
v000002045a3ad790_27 .net v000002045a3ad790 27, 7 0, v000002045a3a9910_0; 1 drivers
v000002045a3ad790_28 .net v000002045a3ad790 28, 7 0, v000002045a3a95f0_0; 1 drivers
v000002045a3ad790_29 .net v000002045a3ad790 29, 7 0, v000002045a3ab210_0; 1 drivers
v000002045a3ad790_30 .net v000002045a3ad790 30, 7 0, v000002045a3ab2b0_0; 1 drivers
v000002045a3ad790_31 .net v000002045a3ad790 31, 7 0, v000002045a3abdf0_0; 1 drivers
v000002045a3ad650_0 .net "bank_sel", 0 0, v000002045a3b9a30_0;  1 drivers
v000002045a3ada10_0 .net "clk", 0 0, v000002045a3b83b0_0;  1 drivers
v000002045a3ad830_0 .net "rd_addr_0", 4 0, v000002045a3b9350_0;  1 drivers
v000002045a3b8bd0_0 .net "rd_data_0", 7 0, L_000002045a3b54d0;  alias, 1 drivers
v000002045a3b9990_0 .net "rst", 0 0, v000002045a3b9530_0;  1 drivers
v000002045a3b7d70_0 .net "wr_addr_1", 4 0, v000002045a3b9ad0_0;  1 drivers
v000002045a3b89f0_0 .net "wr_data_1", 7 0, v000002045a3b7c30_0;  1 drivers
v000002045a3b7af0_0 .net "wr_en_1", 0 0, v000002045a3b7cd0_0;  1 drivers
L_000002045a3b5890 .array/port v000002045a3ad790, L_000002045a3b5430;
L_000002045a3b5430 .concat [ 5 2 0 0], v000002045a3b9350_0, L_000002045a3c4a58;
L_000002045a3b5c50 .array/port v000002045a3adbf0, L_000002045a3b72d0;
L_000002045a3b72d0 .concat [ 5 2 0 0], v000002045a3b9350_0, L_000002045a3c4aa0;
L_000002045a3b54d0 .functor MUXZ 8, L_000002045a3b5c50, L_000002045a3b5890, v000002045a3b9a30_0, C4<>;
S_000002045a322380 .scope generate, "mem_cells[0]" "mem_cells[0]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a31fe40 .param/l "i" 0 3 44, +C4<00>;
L_000002045a30ad90 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8b30, C4<1>, C4<1>;
L_000002045a30a770 .functor AND 1, L_000002045a30ad90, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30b0a0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9d50, C4<1>, C4<1>;
L_000002045a30ae00 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30aaf0 .functor AND 1, L_000002045a30b0a0, L_000002045a30ae00, C4<1>, C4<1>;
v000002045a308640_0 .net *"_ivl_0", 5 0, L_000002045a3b93f0;  1 drivers
v000002045a3094a0_0 .net *"_ivl_13", 5 0, L_000002045a3b7e10;  1 drivers
L_000002045a3c26e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a308aa0_0 .net *"_ivl_16", 0 0, L_000002045a3c26e8;  1 drivers
L_000002045a3c2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002045a308b40_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2730;  1 drivers
v000002045a309360_0 .net *"_ivl_19", 0 0, L_000002045a3b9d50;  1 drivers
v000002045a309540_0 .net *"_ivl_22", 0 0, L_000002045a30b0a0;  1 drivers
v000002045a309c20_0 .net *"_ivl_23", 0 0, L_000002045a30ae00;  1 drivers
L_000002045a3c2658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a309cc0_0 .net *"_ivl_3", 0 0, L_000002045a3c2658;  1 drivers
L_000002045a3c26a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002045a3095e0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c26a0;  1 drivers
v000002045a309680_0 .net *"_ivl_6", 0 0, L_000002045a3b8b30;  1 drivers
v000002045a3097c0_0 .net *"_ivl_9", 0 0, L_000002045a30ad90;  1 drivers
v000002045a309860_0 .net "bank0_en", 0 0, L_000002045a30a770;  1 drivers
v000002045a309900_0 .net "bank1_en", 0 0, L_000002045a30aaf0;  1 drivers
L_000002045a3b93f0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2658;
L_000002045a3b8b30 .cmp/eq 6, L_000002045a3b93f0, L_000002045a3c26a0;
L_000002045a3b7e10 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c26e8;
L_000002045a3b9d50 .cmp/eq 6, L_000002045a3b7e10, L_000002045a3c2730;
S_000002045a322510 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a322380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a309a40_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a309040_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a309fe0_0 .net "en", 0 0, L_000002045a30a770;  alias, 1 drivers
v000002045a30a1c0_0 .var "q", 7 0;
v000002045a30a3a0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
E_000002045a320c40/0 .event negedge, v000002045a30a3a0_0;
E_000002045a320c40/1 .event posedge, v000002045a309a40_0;
E_000002045a320c40 .event/or E_000002045a320c40/0, E_000002045a320c40/1;
S_000002045a229b30 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a322380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a309180_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a309720_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3085a0_0 .net "en", 0 0, L_000002045a30aaf0;  alias, 1 drivers
v000002045a30a300_0 .var "q", 7 0;
v000002045a3092c0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a229cc0 .scope generate, "mem_cells[1]" "mem_cells[1]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3204c0 .param/l "i" 0 3 44, +C4<01>;
L_000002045a30b5e0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8d10, C4<1>, C4<1>;
L_000002045a30aee0 .functor AND 1, L_000002045a30b5e0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30b110 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9cb0, C4<1>, C4<1>;
L_000002045a30af50 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30be30 .functor AND 1, L_000002045a30b110, L_000002045a30af50, C4<1>, C4<1>;
v000002045a28c490_0 .net *"_ivl_0", 5 0, L_000002045a3b8db0;  1 drivers
v000002045a28c850_0 .net *"_ivl_13", 5 0, L_000002045a3b7eb0;  1 drivers
L_000002045a3c2808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a28c5d0_0 .net *"_ivl_16", 0 0, L_000002045a3c2808;  1 drivers
L_000002045a3c2850 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000002045a28d750_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2850;  1 drivers
v000002045a28be50_0 .net *"_ivl_19", 0 0, L_000002045a3b9cb0;  1 drivers
v000002045a28bef0_0 .net *"_ivl_22", 0 0, L_000002045a30b110;  1 drivers
v000002045a28ca30_0 .net *"_ivl_23", 0 0, L_000002045a30af50;  1 drivers
L_000002045a3c2778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2a21f0_0 .net *"_ivl_3", 0 0, L_000002045a3c2778;  1 drivers
L_000002045a3c27c0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000002045a2a1cf0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c27c0;  1 drivers
v000002045a2a1e30_0 .net *"_ivl_6", 0 0, L_000002045a3b8d10;  1 drivers
v000002045a2a2470_0 .net *"_ivl_9", 0 0, L_000002045a30b5e0;  1 drivers
v000002045a2a2650_0 .net "bank0_en", 0 0, L_000002045a30aee0;  1 drivers
v000002045a2a1f70_0 .net "bank1_en", 0 0, L_000002045a30be30;  1 drivers
L_000002045a3b8db0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2778;
L_000002045a3b8d10 .cmp/eq 6, L_000002045a3b8db0, L_000002045a3c27c0;
L_000002045a3b7eb0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2808;
L_000002045a3b9cb0 .cmp/eq 6, L_000002045a3b7eb0, L_000002045a3c2850;
S_000002045a229e50 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a229cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3099a0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a28ba90_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a28cd50_0 .net "en", 0 0, L_000002045a30aee0;  alias, 1 drivers
v000002045a28cdf0_0 .var "q", 7 0;
v000002045a28d4d0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a2264f0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a229cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a28d110_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a28d610_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a28d1b0_0 .net "en", 0 0, L_000002045a30be30;  alias, 1 drivers
v000002045a28c030_0 .var "q", 7 0;
v000002045a28d570_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a226680 .scope generate, "mem_cells[2]" "mem_cells[2]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a31ffc0 .param/l "i" 0 3 44, +C4<010>;
L_000002045a30ab60 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9710, C4<1>, C4<1>;
L_000002045a30b180 .functor AND 1, L_000002045a30ab60, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30bf10 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b77d0, C4<1>, C4<1>;
L_000002045a30bc70 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30b810 .functor AND 1, L_000002045a30bf10, L_000002045a30bc70, C4<1>, C4<1>;
v000002045a2d2870_0 .net *"_ivl_0", 5 0, L_000002045a3b8310;  1 drivers
v000002045a2d24b0_0 .net *"_ivl_13", 5 0, L_000002045a3b8a90;  1 drivers
L_000002045a3c2928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2d2050_0 .net *"_ivl_16", 0 0, L_000002045a3c2928;  1 drivers
L_000002045a3c2970 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002045a2d2910_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2970;  1 drivers
v000002045a2d1330_0 .net *"_ivl_19", 0 0, L_000002045a3b77d0;  1 drivers
v000002045a2d0ed0_0 .net *"_ivl_22", 0 0, L_000002045a30bf10;  1 drivers
v000002045a2d1830_0 .net *"_ivl_23", 0 0, L_000002045a30bc70;  1 drivers
L_000002045a3c2898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2d16f0_0 .net *"_ivl_3", 0 0, L_000002045a3c2898;  1 drivers
L_000002045a3c28e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002045a2d1790_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c28e0;  1 drivers
v000002045a2d18d0_0 .net *"_ivl_6", 0 0, L_000002045a3b9710;  1 drivers
v000002045a2d1a10_0 .net *"_ivl_9", 0 0, L_000002045a30ab60;  1 drivers
v000002045a2d1dd0_0 .net "bank0_en", 0 0, L_000002045a30b180;  1 drivers
v000002045a2d1f10_0 .net "bank1_en", 0 0, L_000002045a30b810;  1 drivers
L_000002045a3b8310 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2898;
L_000002045a3b9710 .cmp/eq 6, L_000002045a3b8310, L_000002045a3c28e0;
L_000002045a3b8a90 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2928;
L_000002045a3b77d0 .cmp/eq 6, L_000002045a3b8a90, L_000002045a3c2970;
S_000002045a226810 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a226680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2a12f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2a1a70_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2a19d0_0 .net "en", 0 0, L_000002045a30b180;  alias, 1 drivers
v000002045a2a2a10_0 .var "q", 7 0;
v000002045a2a25b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a1f2ce0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a226680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2a2ab0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2a2bf0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2a2d30_0 .net "en", 0 0, L_000002045a30b810;  alias, 1 drivers
v000002045a2a2f10_0 .var "q", 7 0;
v000002045a2a16b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a1f2e70 .scope generate, "mem_cells[3]" "mem_cells[3]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320480 .param/l "i" 0 3 44, +C4<011>;
L_000002045a30c060 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8f90, C4<1>, C4<1>;
L_000002045a30b490 .functor AND 1, L_000002045a30c060, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30bf80 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9df0, C4<1>, C4<1>;
L_000002045a30ad20 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30b1f0 .functor AND 1, L_000002045a30bf80, L_000002045a30ad20, C4<1>, C4<1>;
v000002045a2b05d0_0 .net *"_ivl_0", 5 0, L_000002045a3b8ef0;  1 drivers
v000002045a2b1070_0 .net *"_ivl_13", 5 0, L_000002045a3b98f0;  1 drivers
L_000002045a3c2a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2af9f0_0 .net *"_ivl_16", 0 0, L_000002045a3c2a48;  1 drivers
L_000002045a3c2a90 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002045a2b0670_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2a90;  1 drivers
v000002045a2b1250_0 .net *"_ivl_19", 0 0, L_000002045a3b9df0;  1 drivers
v000002045a2b14d0_0 .net *"_ivl_22", 0 0, L_000002045a30bf80;  1 drivers
v000002045a2af8b0_0 .net *"_ivl_23", 0 0, L_000002045a30ad20;  1 drivers
L_000002045a3c29b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2b1610_0 .net *"_ivl_3", 0 0, L_000002045a3c29b8;  1 drivers
L_000002045a3c2a00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002045a2c3dd0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2a00;  1 drivers
v000002045a2c3e70_0 .net *"_ivl_6", 0 0, L_000002045a3b8f90;  1 drivers
v000002045a2c3650_0 .net *"_ivl_9", 0 0, L_000002045a30c060;  1 drivers
v000002045a2c30b0_0 .net "bank0_en", 0 0, L_000002045a30b490;  1 drivers
v000002045a2c2890_0 .net "bank1_en", 0 0, L_000002045a30b1f0;  1 drivers
L_000002045a3b8ef0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c29b8;
L_000002045a3b8f90 .cmp/eq 6, L_000002045a3b8ef0, L_000002045a3c2a00;
L_000002045a3b98f0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2a48;
L_000002045a3b9df0 .cmp/eq 6, L_000002045a3b98f0, L_000002045a3c2a90;
S_000002045a1f3000 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a1f2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2d1fb0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2d20f0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2d22d0_0 .net "en", 0 0, L_000002045a30b490;  alias, 1 drivers
v000002045a2afb30_0 .var "q", 7 0;
v000002045a2b0ad0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a328350 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a1f2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2b0030_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2b0d50_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2b0fd0_0 .net "en", 0 0, L_000002045a30b1f0;  alias, 1 drivers
v000002045a2b03f0_0 .var "q", 7 0;
v000002045a2b02b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3284e0 .scope generate, "mem_cells[4]" "mem_cells[4]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a31fe80 .param/l "i" 0 3 44, +C4<0100>;
L_000002045a30bff0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b95d0, C4<1>, C4<1>;
L_000002045a30a620 .functor AND 1, L_000002045a30bff0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30b500 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b90d0, C4<1>, C4<1>;
L_000002045a30a690 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30a9a0 .functor AND 1, L_000002045a30b500, L_000002045a30a690, C4<1>, C4<1>;
v000002045a2dcfc0_0 .net *"_ivl_0", 5 0, L_000002045a3b9850;  1 drivers
v000002045a2dd9c0_0 .net *"_ivl_13", 5 0, L_000002045a3b9b70;  1 drivers
L_000002045a3c2b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2deaa0_0 .net *"_ivl_16", 0 0, L_000002045a3c2b68;  1 drivers
L_000002045a3c2bb0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000002045a2dd060_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2bb0;  1 drivers
v000002045a2de140_0 .net *"_ivl_19", 0 0, L_000002045a3b90d0;  1 drivers
v000002045a2de1e0_0 .net *"_ivl_22", 0 0, L_000002045a30b500;  1 drivers
v000002045a2de780_0 .net *"_ivl_23", 0 0, L_000002045a30a690;  1 drivers
L_000002045a3c2ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2de460_0 .net *"_ivl_3", 0 0, L_000002045a3c2ad8;  1 drivers
L_000002045a3c2b20 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000002045a2de500_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2b20;  1 drivers
v000002045a2de280_0 .net *"_ivl_6", 0 0, L_000002045a3b95d0;  1 drivers
v000002045a2dd100_0 .net *"_ivl_9", 0 0, L_000002045a30bff0;  1 drivers
v000002045a2dcca0_0 .net "bank0_en", 0 0, L_000002045a30a620;  1 drivers
v000002045a2deb40_0 .net "bank1_en", 0 0, L_000002045a30a9a0;  1 drivers
L_000002045a3b9850 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2ad8;
L_000002045a3b95d0 .cmp/eq 6, L_000002045a3b9850, L_000002045a3c2b20;
L_000002045a3b9b70 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2b68;
L_000002045a3b90d0 .cmp/eq 6, L_000002045a3b9b70, L_000002045a3c2bb0;
S_000002045a328670 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3284e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2c2cf0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2c3330_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2c36f0_0 .net "en", 0 0, L_000002045a30a620;  alias, 1 drivers
v000002045a2c3970_0 .var "q", 7 0;
v000002045a2c3790_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a381df0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3284e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2c3fb0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2c40f0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2c4190_0 .net "en", 0 0, L_000002045a30a9a0;  alias, 1 drivers
v000002045a2c4230_0 .var "q", 7 0;
v000002045a2c4550_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a382750 .scope generate, "mem_cells[5]" "mem_cells[5]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a31ff00 .param/l "i" 0 3 44, +C4<0101>;
L_000002045a30a850 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8810, C4<1>, C4<1>;
L_000002045a30b880 .functor AND 1, L_000002045a30a850, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30c0d0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9170, C4<1>, C4<1>;
L_000002045a30b260 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30bd50 .functor AND 1, L_000002045a30c0d0, L_000002045a30b260, C4<1>, C4<1>;
v000002045a2f48f0_0 .net *"_ivl_0", 5 0, L_000002045a3b7b90;  1 drivers
v000002045a2f4b70_0 .net *"_ivl_13", 5 0, L_000002045a3b8e50;  1 drivers
L_000002045a3c2c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a2f4f30_0 .net *"_ivl_16", 0 0, L_000002045a3c2c88;  1 drivers
L_000002045a3c2cd0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000002045a2f5430_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2cd0;  1 drivers
v000002045a2f4850_0 .net *"_ivl_19", 0 0, L_000002045a3b9170;  1 drivers
v000002045a2f60b0_0 .net *"_ivl_22", 0 0, L_000002045a30c0d0;  1 drivers
v000002045a2f6150_0 .net *"_ivl_23", 0 0, L_000002045a30b260;  1 drivers
L_000002045a3c2bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a285fc0_0 .net *"_ivl_3", 0 0, L_000002045a3c2bf8;  1 drivers
L_000002045a3c2c40 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000002045a285660_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2c40;  1 drivers
v000002045a2852a0_0 .net *"_ivl_6", 0 0, L_000002045a3b8810;  1 drivers
v000002045a285700_0 .net *"_ivl_9", 0 0, L_000002045a30a850;  1 drivers
v000002045a2858e0_0 .net "bank0_en", 0 0, L_000002045a30b880;  1 drivers
v000002045a285c00_0 .net "bank1_en", 0 0, L_000002045a30bd50;  1 drivers
L_000002045a3b7b90 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2bf8;
L_000002045a3b8810 .cmp/eq 6, L_000002045a3b7b90, L_000002045a3c2c40;
L_000002045a3b8e50 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2c88;
L_000002045a3b9170 .cmp/eq 6, L_000002045a3b8e50, L_000002045a3c2cd0;
S_000002045a382110 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a382750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2de320_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2de6e0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2f5b10_0 .net "en", 0 0, L_000002045a30b880;  alias, 1 drivers
v000002045a2f5f70_0 .var "q", 7 0;
v000002045a2f4e90_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a381ad0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a382750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a2f5d90_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a2f4710_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a2f5390_0 .net "en", 0 0, L_000002045a30bd50;  alias, 1 drivers
v000002045a2f5610_0 .var "q", 7 0;
v000002045a2f47b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a381c60 .scope generate, "mem_cells[6]" "mem_cells[6]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a31ff40 .param/l "i" 0 3 44, +C4<0110>;
L_000002045a30bc00 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b92b0, C4<1>, C4<1>;
L_000002045a30a8c0 .functor AND 1, L_000002045a30bc00, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30bea0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b7a50, C4<1>, C4<1>;
L_000002045a30b650 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30b2d0 .functor AND 1, L_000002045a30bea0, L_000002045a30b650, C4<1>, C4<1>;
v000002045a383860_0 .net *"_ivl_0", 5 0, L_000002045a3b9210;  1 drivers
v000002045a383900_0 .net *"_ivl_13", 5 0, L_000002045a3b9490;  1 drivers
L_000002045a3c2da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a383540_0 .net *"_ivl_16", 0 0, L_000002045a3c2da8;  1 drivers
L_000002045a3c2df0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000002045a3839a0_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2df0;  1 drivers
v000002045a383360_0 .net *"_ivl_19", 0 0, L_000002045a3b7a50;  1 drivers
v000002045a383fe0_0 .net *"_ivl_22", 0 0, L_000002045a30bea0;  1 drivers
v000002045a383a40_0 .net *"_ivl_23", 0 0, L_000002045a30b650;  1 drivers
L_000002045a3c2d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a383400_0 .net *"_ivl_3", 0 0, L_000002045a3c2d18;  1 drivers
L_000002045a3c2d60 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000002045a384d00_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2d60;  1 drivers
v000002045a3850c0_0 .net *"_ivl_6", 0 0, L_000002045a3b92b0;  1 drivers
v000002045a383ae0_0 .net *"_ivl_9", 0 0, L_000002045a30bc00;  1 drivers
v000002045a3830e0_0 .net "bank0_en", 0 0, L_000002045a30a8c0;  1 drivers
v000002045a382d20_0 .net "bank1_en", 0 0, L_000002045a30b2d0;  1 drivers
L_000002045a3b9210 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2d18;
L_000002045a3b92b0 .cmp/eq 6, L_000002045a3b9210, L_000002045a3c2d60;
L_000002045a3b9490 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2da8;
L_000002045a3b7a50 .cmp/eq 6, L_000002045a3b9490, L_000002045a3c2df0;
S_000002045a382430 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a381c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a285160_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a384ee0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a384f80_0 .net "en", 0 0, L_000002045a30a8c0;  alias, 1 drivers
v000002045a3837c0_0 .var "q", 7 0;
v000002045a383ea0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a381940 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a381c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a385020_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a382b40_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a384e40_0 .net "en", 0 0, L_000002045a30b2d0;  alias, 1 drivers
v000002045a3843a0_0 .var "q", 7 0;
v000002045a3832c0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a381f80 .scope generate, "mem_cells[7]" "mem_cells[7]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320040 .param/l "i" 0 3 44, +C4<0111>;
L_000002045a30b730 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b7690, C4<1>, C4<1>;
L_000002045a30bdc0 .functor AND 1, L_000002045a30b730, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30b9d0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8130, C4<1>, C4<1>;
L_000002045a30a930 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30c140 .functor AND 1, L_000002045a30b9d0, L_000002045a30a930, C4<1>, C4<1>;
v000002045a3844e0_0 .net *"_ivl_0", 5 0, L_000002045a3b7f50;  1 drivers
v000002045a384080_0 .net *"_ivl_13", 5 0, L_000002045a3b7ff0;  1 drivers
L_000002045a3c2ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a384120_0 .net *"_ivl_16", 0 0, L_000002045a3c2ec8;  1 drivers
L_000002045a3c2f10 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000002045a384c60_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c2f10;  1 drivers
v000002045a384760_0 .net *"_ivl_19", 0 0, L_000002045a3b8130;  1 drivers
v000002045a3841c0_0 .net *"_ivl_22", 0 0, L_000002045a30b9d0;  1 drivers
v000002045a3846c0_0 .net *"_ivl_23", 0 0, L_000002045a30a930;  1 drivers
L_000002045a3c2e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a384260_0 .net *"_ivl_3", 0 0, L_000002045a3c2e38;  1 drivers
L_000002045a3c2e80 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000002045a383f40_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2e80;  1 drivers
v000002045a384da0_0 .net *"_ivl_6", 0 0, L_000002045a3b7690;  1 drivers
v000002045a382c80_0 .net *"_ivl_9", 0 0, L_000002045a30b730;  1 drivers
v000002045a383680_0 .net "bank0_en", 0 0, L_000002045a30bdc0;  1 drivers
v000002045a3835e0_0 .net "bank1_en", 0 0, L_000002045a30c140;  1 drivers
L_000002045a3b7f50 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2e38;
L_000002045a3b7690 .cmp/eq 6, L_000002045a3b7f50, L_000002045a3c2e80;
L_000002045a3b7ff0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2ec8;
L_000002045a3b8130 .cmp/eq 6, L_000002045a3b7ff0, L_000002045a3c2f10;
S_000002045a3825c0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a381f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a382a00_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3834a0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a383b80_0 .net "en", 0 0, L_000002045a30bdc0;  alias, 1 drivers
v000002045a382960_0 .var "q", 7 0;
v000002045a384bc0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3822a0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a381f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a383180_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a383d60_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a383c20_0 .net "en", 0 0, L_000002045a30c140;  alias, 1 drivers
v000002045a382aa0_0 .var "q", 7 0;
v000002045a383cc0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a386e10 .scope generate, "mem_cells[8]" "mem_cells[8]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320680 .param/l "i" 0 3 44, +C4<01000>;
L_000002045a30bab0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b7730, C4<1>, C4<1>;
L_000002045a30aa10 .functor AND 1, L_000002045a30bab0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30aa80 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b7870, C4<1>, C4<1>;
L_000002045a30abd0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30acb0 .functor AND 1, L_000002045a30aa80, L_000002045a30abd0, C4<1>, C4<1>;
v000002045a384300_0 .net *"_ivl_0", 5 0, L_000002045a3b97b0;  1 drivers
v000002045a384440_0 .net *"_ivl_13", 5 0, L_000002045a3b9670;  1 drivers
L_000002045a3c2fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a384620_0 .net *"_ivl_16", 0 0, L_000002045a3c2fe8;  1 drivers
L_000002045a3c3030 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002045a384800_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c3030;  1 drivers
v000002045a3848a0_0 .net *"_ivl_19", 0 0, L_000002045a3b7870;  1 drivers
v000002045a384940_0 .net *"_ivl_22", 0 0, L_000002045a30aa80;  1 drivers
v000002045a3849e0_0 .net *"_ivl_23", 0 0, L_000002045a30abd0;  1 drivers
L_000002045a3c2f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a384a80_0 .net *"_ivl_3", 0 0, L_000002045a3c2f58;  1 drivers
L_000002045a3c2fa0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002045a384b20_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c2fa0;  1 drivers
v000002045a385980_0 .net *"_ivl_6", 0 0, L_000002045a3b7730;  1 drivers
v000002045a386740_0 .net *"_ivl_9", 0 0, L_000002045a30bab0;  1 drivers
v000002045a385a20_0 .net "bank0_en", 0 0, L_000002045a30aa10;  1 drivers
v000002045a386100_0 .net "bank1_en", 0 0, L_000002045a30acb0;  1 drivers
L_000002045a3b97b0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2f58;
L_000002045a3b7730 .cmp/eq 6, L_000002045a3b97b0, L_000002045a3c2fa0;
L_000002045a3b9670 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c2fe8;
L_000002045a3b7870 .cmp/eq 6, L_000002045a3b9670, L_000002045a3c3030;
S_000002045a387a90 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a386e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a382fa0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a384580_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a382be0_0 .net "en", 0 0, L_000002045a30aa10;  alias, 1 drivers
v000002045a382dc0_0 .var "q", 7 0;
v000002045a383e00_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a386fa0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a386e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a382e60_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a383720_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a382f00_0 .net "en", 0 0, L_000002045a30acb0;  alias, 1 drivers
v000002045a383040_0 .var "q", 7 0;
v000002045a383220_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3872c0 .scope generate, "mem_cells[9]" "mem_cells[9]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3200c0 .param/l "i" 0 3 44, +C4<01001>;
L_000002045a30ac40 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b8630, C4<1>, C4<1>;
L_000002045a30b7a0 .functor AND 1, L_000002045a30ac40, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30ae70 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b81d0, C4<1>, C4<1>;
L_000002045a30afc0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30b030 .functor AND 1, L_000002045a30ae70, L_000002045a30afc0, C4<1>, C4<1>;
v000002045a385c00_0 .net *"_ivl_0", 5 0, L_000002045a3b7910;  1 drivers
v000002045a3861a0_0 .net *"_ivl_13", 5 0, L_000002045a3b79b0;  1 drivers
L_000002045a3c3108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a3866a0_0 .net *"_ivl_16", 0 0, L_000002045a3c3108;  1 drivers
L_000002045a3c3150 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000002045a385de0_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c3150;  1 drivers
v000002045a385ca0_0 .net *"_ivl_19", 0 0, L_000002045a3b81d0;  1 drivers
v000002045a386560_0 .net *"_ivl_22", 0 0, L_000002045a30ae70;  1 drivers
v000002045a3867e0_0 .net *"_ivl_23", 0 0, L_000002045a30afc0;  1 drivers
L_000002045a3c3078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a385d40_0 .net *"_ivl_3", 0 0, L_000002045a3c3078;  1 drivers
L_000002045a3c30c0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000002045a386380_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c30c0;  1 drivers
v000002045a386240_0 .net *"_ivl_6", 0 0, L_000002045a3b8630;  1 drivers
v000002045a385e80_0 .net *"_ivl_9", 0 0, L_000002045a30ac40;  1 drivers
v000002045a385f20_0 .net "bank0_en", 0 0, L_000002045a30b7a0;  1 drivers
v000002045a3852a0_0 .net "bank1_en", 0 0, L_000002045a30b030;  1 drivers
L_000002045a3b7910 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3078;
L_000002045a3b8630 .cmp/eq 6, L_000002045a3b7910, L_000002045a3c30c0;
L_000002045a3b79b0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3108;
L_000002045a3b81d0 .cmp/eq 6, L_000002045a3b79b0, L_000002045a3c3150;
S_000002045a387130 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3872c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a385ac0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3858e0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a385840_0 .net "en", 0 0, L_000002045a30b7a0;  alias, 1 drivers
v000002045a385fc0_0 .var "q", 7 0;
v000002045a3862e0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a388710 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3872c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a385660_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a386060_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a386600_0 .net "en", 0 0, L_000002045a30b030;  alias, 1 drivers
v000002045a3857a0_0 .var "q", 7 0;
v000002045a385b60_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a387c20 .scope generate, "mem_cells[10]" "mem_cells[10]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320700 .param/l "i" 0 3 44, +C4<01010>;
L_000002045a30b340 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b88b0, C4<1>, C4<1>;
L_000002045a30b8f0 .functor AND 1, L_000002045a30b340, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30b3b0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b84f0, C4<1>, C4<1>;
L_000002045a30b420 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30b570 .functor AND 1, L_000002045a30b3b0, L_000002045a30b420, C4<1>, C4<1>;
v000002045a3892a0_0 .net *"_ivl_0", 5 0, L_000002045a3b8270;  1 drivers
v000002045a38b0a0_0 .net *"_ivl_13", 5 0, L_000002045a3b8450;  1 drivers
L_000002045a3c3228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a389fc0_0 .net *"_ivl_16", 0 0, L_000002045a3c3228;  1 drivers
L_000002045a3c3270 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000002045a38b3c0_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c3270;  1 drivers
v000002045a38a9c0_0 .net *"_ivl_19", 0 0, L_000002045a3b84f0;  1 drivers
v000002045a38ac40_0 .net *"_ivl_22", 0 0, L_000002045a30b3b0;  1 drivers
v000002045a389340_0 .net *"_ivl_23", 0 0, L_000002045a30b420;  1 drivers
L_000002045a3c3198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a3893e0_0 .net *"_ivl_3", 0 0, L_000002045a3c3198;  1 drivers
L_000002045a3c31e0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000002045a3898e0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c31e0;  1 drivers
v000002045a3895c0_0 .net *"_ivl_6", 0 0, L_000002045a3b88b0;  1 drivers
v000002045a38b460_0 .net *"_ivl_9", 0 0, L_000002045a30b340;  1 drivers
v000002045a389f20_0 .net "bank0_en", 0 0, L_000002045a30b8f0;  1 drivers
v000002045a38a740_0 .net "bank1_en", 0 0, L_000002045a30b570;  1 drivers
L_000002045a3b8270 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3198;
L_000002045a3b88b0 .cmp/eq 6, L_000002045a3b8270, L_000002045a3c31e0;
L_000002045a3b8450 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3228;
L_000002045a3b84f0 .cmp/eq 6, L_000002045a3b8450, L_000002045a3c3270;
S_000002045a3880d0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a387c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a386420_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3864c0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a385160_0 .net "en", 0 0, L_000002045a30b8f0;  alias, 1 drivers
v000002045a385480_0 .var "q", 7 0;
v000002045a3853e0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a387450 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a387c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a385200_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3855c0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a385340_0 .net "en", 0 0, L_000002045a30b570;  alias, 1 drivers
v000002045a385520_0 .var "q", 7 0;
v000002045a385700_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a388260 .scope generate, "mem_cells[11]" "mem_cells[11]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320140 .param/l "i" 0 3 44, +C4<01011>;
L_000002045a30b6c0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b86d0, C4<1>, C4<1>;
L_000002045a30b960 .functor AND 1, L_000002045a30b6c0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30ba40 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3ba430, C4<1>, C4<1>;
L_000002045a30bb90 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30c220 .functor AND 1, L_000002045a30ba40, L_000002045a30bb90, C4<1>, C4<1>;
v000002045a389200_0 .net *"_ivl_0", 5 0, L_000002045a3b8590;  1 drivers
v000002045a38a6a0_0 .net *"_ivl_13", 5 0, L_000002045a3b8950;  1 drivers
L_000002045a3c3348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a389700_0 .net *"_ivl_16", 0 0, L_000002045a3c3348;  1 drivers
L_000002045a3c3390 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v000002045a38ad80_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c3390;  1 drivers
v000002045a38ae20_0 .net *"_ivl_19", 0 0, L_000002045a3ba430;  1 drivers
v000002045a388e40_0 .net *"_ivl_22", 0 0, L_000002045a30ba40;  1 drivers
v000002045a389ca0_0 .net *"_ivl_23", 0 0, L_000002045a30bb90;  1 drivers
L_000002045a3c32b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a388f80_0 .net *"_ivl_3", 0 0, L_000002045a3c32b8;  1 drivers
L_000002045a3c3300 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v000002045a3890c0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c3300;  1 drivers
v000002045a389020_0 .net *"_ivl_6", 0 0, L_000002045a3b86d0;  1 drivers
v000002045a389160_0 .net *"_ivl_9", 0 0, L_000002045a30b6c0;  1 drivers
v000002045a38a420_0 .net "bank0_en", 0 0, L_000002045a30b960;  1 drivers
v000002045a389d40_0 .net "bank1_en", 0 0, L_000002045a30c220;  1 drivers
L_000002045a3b8590 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c32b8;
L_000002045a3b86d0 .cmp/eq 6, L_000002045a3b8590, L_000002045a3c3300;
L_000002045a3b8950 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3348;
L_000002045a3ba430 .cmp/eq 6, L_000002045a3b8950, L_000002045a3c3390;
S_000002045a387900 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a388260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38aba0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38ace0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38b140_0 .net "en", 0 0, L_000002045a30b960;  alias, 1 drivers
v000002045a38b320_0 .var "q", 7 0;
v000002045a38b500_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a387db0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a388260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a389c00_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38a920_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38a2e0_0 .net "en", 0 0, L_000002045a30c220;  alias, 1 drivers
v000002045a388ee0_0 .var "q", 7 0;
v000002045a388da0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3875e0 .scope generate, "mem_cells[12]" "mem_cells[12]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320240 .param/l "i" 0 3 44, +C4<01100>;
L_000002045a30c3e0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3ba570, C4<1>, C4<1>;
L_000002045a30c290 .functor AND 1, L_000002045a30c3e0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a30c4c0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3ba250, C4<1>, C4<1>;
L_000002045a30c370 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a30c300 .functor AND 1, L_000002045a30c4c0, L_000002045a30c370, C4<1>, C4<1>;
v000002045a38a7e0_0 .net *"_ivl_0", 5 0, L_000002045a3ba4d0;  1 drivers
v000002045a38b1e0_0 .net *"_ivl_13", 5 0, L_000002045a3b9e90;  1 drivers
L_000002045a3c3468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a389de0_0 .net *"_ivl_16", 0 0, L_000002045a3c3468;  1 drivers
L_000002045a3c34b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002045a38aec0_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c34b0;  1 drivers
v000002045a389b60_0 .net *"_ivl_19", 0 0, L_000002045a3ba250;  1 drivers
v000002045a38a100_0 .net *"_ivl_22", 0 0, L_000002045a30c4c0;  1 drivers
v000002045a38a4c0_0 .net *"_ivl_23", 0 0, L_000002045a30c370;  1 drivers
L_000002045a3c33d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a38af60_0 .net *"_ivl_3", 0 0, L_000002045a3c33d8;  1 drivers
L_000002045a3c3420 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002045a389e80_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c3420;  1 drivers
v000002045a38b000_0 .net *"_ivl_6", 0 0, L_000002045a3ba570;  1 drivers
v000002045a38a1a0_0 .net *"_ivl_9", 0 0, L_000002045a30c3e0;  1 drivers
v000002045a38a560_0 .net "bank0_en", 0 0, L_000002045a30c290;  1 drivers
v000002045a38ab00_0 .net "bank1_en", 0 0, L_000002045a30c300;  1 drivers
L_000002045a3ba4d0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c33d8;
L_000002045a3ba570 .cmp/eq 6, L_000002045a3ba4d0, L_000002045a3c3420;
L_000002045a3b9e90 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3468;
L_000002045a3ba250 .cmp/eq 6, L_000002045a3b9e90, L_000002045a3c34b0;
S_000002045a387f40 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3875e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a389520_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a389480_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a389660_0 .net "en", 0 0, L_000002045a30c290;  alias, 1 drivers
v000002045a3897a0_0 .var "q", 7 0;
v000002045a389840_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a387770 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3875e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38b280_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a389980_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38a060_0 .net "en", 0 0, L_000002045a30c300;  alias, 1 drivers
v000002045a389a20_0 .var "q", 7 0;
v000002045a389ac0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3883f0 .scope generate, "mem_cells[13]" "mem_cells[13]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320780 .param/l "i" 0 3 44, +C4<01101>;
L_000002045a30c450 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3ba390, C4<1>, C4<1>;
L_000002045a30c1b0 .functor AND 1, L_000002045a30c450, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a284970 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b9fd0, C4<1>, C4<1>;
L_000002045a284350 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a284120 .functor AND 1, L_000002045a284970, L_000002045a284350, C4<1>, C4<1>;
v000002045a38c900_0 .net *"_ivl_0", 5 0, L_000002045a3b9f30;  1 drivers
v000002045a38b5a0_0 .net *"_ivl_13", 5 0, L_000002045a3ba110;  1 drivers
L_000002045a3c3588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a38c9a0_0 .net *"_ivl_16", 0 0, L_000002045a3c3588;  1 drivers
L_000002045a3c35d0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002045a38ca40_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c35d0;  1 drivers
v000002045a38c4a0_0 .net *"_ivl_19", 0 0, L_000002045a3b9fd0;  1 drivers
v000002045a38c360_0 .net *"_ivl_22", 0 0, L_000002045a284970;  1 drivers
v000002045a38cae0_0 .net *"_ivl_23", 0 0, L_000002045a284350;  1 drivers
L_000002045a3c34f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a38c540_0 .net *"_ivl_3", 0 0, L_000002045a3c34f8;  1 drivers
L_000002045a3c3540 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002045a38b820_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c3540;  1 drivers
v000002045a38b960_0 .net *"_ivl_6", 0 0, L_000002045a3ba390;  1 drivers
v000002045a38c220_0 .net *"_ivl_9", 0 0, L_000002045a30c450;  1 drivers
v000002045a38c680_0 .net "bank0_en", 0 0, L_000002045a30c1b0;  1 drivers
v000002045a38b6e0_0 .net "bank1_en", 0 0, L_000002045a284120;  1 drivers
L_000002045a3b9f30 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c34f8;
L_000002045a3ba390 .cmp/eq 6, L_000002045a3b9f30, L_000002045a3c3540;
L_000002045a3ba110 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3588;
L_000002045a3b9fd0 .cmp/eq 6, L_000002045a3ba110, L_000002045a3c35d0;
S_000002045a388580 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3883f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38a240_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38a380_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38a600_0 .net "en", 0 0, L_000002045a30c1b0;  alias, 1 drivers
v000002045a38a880_0 .var "q", 7 0;
v000002045a38aa60_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a386af0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3883f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38bbe0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38cc20_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38bfa0_0 .net "en", 0 0, L_000002045a284120;  alias, 1 drivers
v000002045a38c720_0 .var "q", 7 0;
v000002045a38b780_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a386960 .scope generate, "mem_cells[14]" "mem_cells[14]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320980 .param/l "i" 0 3 44, +C4<01110>;
L_000002045a284430 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3ba1b0, C4<1>, C4<1>;
L_000002045a2844a0 .functor AND 1, L_000002045a284430, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a284c10 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3c70, C4<1>, C4<1>;
L_000002045a284660 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a284900 .functor AND 1, L_000002045a284c10, L_000002045a284660, C4<1>, C4<1>;
v000002045a38bb40_0 .net *"_ivl_0", 5 0, L_000002045a3ba070;  1 drivers
v000002045a38c2c0_0 .net *"_ivl_13", 5 0, L_000002045a3ba2f0;  1 drivers
L_000002045a3c36a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a38bc80_0 .net *"_ivl_16", 0 0, L_000002045a3c36a8;  1 drivers
L_000002045a3c36f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002045a38bd20_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c36f0;  1 drivers
v000002045a38c040_0 .net *"_ivl_19", 0 0, L_000002045a3b3c70;  1 drivers
v000002045a38c0e0_0 .net *"_ivl_22", 0 0, L_000002045a284c10;  1 drivers
v000002045a38c180_0 .net *"_ivl_23", 0 0, L_000002045a284660;  1 drivers
L_000002045a3c3618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a38c400_0 .net *"_ivl_3", 0 0, L_000002045a3c3618;  1 drivers
L_000002045a3c3660 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002045a38c5e0_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c3660;  1 drivers
v000002045a3919c0_0 .net *"_ivl_6", 0 0, L_000002045a3ba1b0;  1 drivers
v000002045a392fa0_0 .net *"_ivl_9", 0 0, L_000002045a284430;  1 drivers
v000002045a392be0_0 .net "bank0_en", 0 0, L_000002045a2844a0;  1 drivers
v000002045a392000_0 .net "bank1_en", 0 0, L_000002045a284900;  1 drivers
L_000002045a3ba070 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3618;
L_000002045a3ba1b0 .cmp/eq 6, L_000002045a3ba070, L_000002045a3c3660;
L_000002045a3ba2f0 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c36a8;
L_000002045a3b3c70 .cmp/eq 6, L_000002045a3ba2f0, L_000002045a3c36f0;
S_000002045a386c80 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a386960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38cb80_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38b8c0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38b640_0 .net "en", 0 0, L_000002045a2844a0;  alias, 1 drivers
v000002045a38bdc0_0 .var "q", 7 0;
v000002045a38be60_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38dd40 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a386960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38bf00_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a38c860_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38baa0_0 .net "en", 0 0, L_000002045a284900;  alias, 1 drivers
v000002045a38ba00_0 .var "q", 7 0;
v000002045a38c7c0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38da20 .scope generate, "mem_cells[15]" "mem_cells[15]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320340 .param/l "i" 0 3 44, +C4<01111>;
L_000002045a284b30 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4850, C4<1>, C4<1>;
L_000002045a29e9b0 .functor AND 1, L_000002045a284b30, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a29e010 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2910, C4<1>, C4<1>;
L_000002045a29e2b0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a29ecc0 .functor AND 1, L_000002045a29e010, L_000002045a29e2b0, C4<1>, C4<1>;
v000002045a3925a0_0 .net *"_ivl_0", 5 0, L_000002045a3b3810;  1 drivers
v000002045a392640_0 .net *"_ivl_13", 5 0, L_000002045a3b4030;  1 drivers
L_000002045a3c37c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a391d80_0 .net *"_ivl_16", 0 0, L_000002045a3c37c8;  1 drivers
L_000002045a3c3810 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v000002045a392780_0 .net/2u *"_ivl_17", 5 0, L_000002045a3c3810;  1 drivers
v000002045a392320_0 .net *"_ivl_19", 0 0, L_000002045a3b2910;  1 drivers
v000002045a392500_0 .net *"_ivl_22", 0 0, L_000002045a29e010;  1 drivers
v000002045a392140_0 .net *"_ivl_23", 0 0, L_000002045a29e2b0;  1 drivers
L_000002045a3c3738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002045a392820_0 .net *"_ivl_3", 0 0, L_000002045a3c3738;  1 drivers
L_000002045a3c3780 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v000002045a391c40_0 .net/2u *"_ivl_4", 5 0, L_000002045a3c3780;  1 drivers
v000002045a3928c0_0 .net *"_ivl_6", 0 0, L_000002045a3b4850;  1 drivers
v000002045a392960_0 .net *"_ivl_9", 0 0, L_000002045a284b30;  1 drivers
v000002045a392a00_0 .net "bank0_en", 0 0, L_000002045a29e9b0;  1 drivers
v000002045a392e60_0 .net "bank1_en", 0 0, L_000002045a29ecc0;  1 drivers
L_000002045a3b3810 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c3738;
L_000002045a3b4850 .cmp/eq 6, L_000002045a3b3810, L_000002045a3c3780;
L_000002045a3b4030 .concat [ 5 1 0 0], v000002045a3b9ad0_0, L_000002045a3c37c8;
L_000002045a3b2910 .cmp/eq 6, L_000002045a3b4030, L_000002045a3c3810;
S_000002045a38e380 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3926e0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a392c80_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a391ec0_0 .net "en", 0 0, L_000002045a29e9b0;  alias, 1 drivers
v000002045a391ba0_0 .var "q", 7 0;
v000002045a3923c0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38d0c0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3920a0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a392460_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a393040_0 .net "en", 0 0, L_000002045a29ecc0;  alias, 1 drivers
v000002045a392dc0_0 .var "q", 7 0;
v000002045a392d20_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38cda0 .scope generate, "mem_cells[16]" "mem_cells[16]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320180 .param/l "i" 0 3 44, +C4<010000>;
L_000002045a29e940 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3770, C4<1>, C4<1>;
L_000002045a29e6a0 .functor AND 1, L_000002045a29e940, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a29ee10 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4b70, C4<1>, C4<1>;
L_000002045a29ea20 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a29e710 .functor AND 1, L_000002045a29ee10, L_000002045a29ea20, C4<1>, C4<1>;
v000002045a38f800_0 .net *"_ivl_0", 6 0, L_000002045a3b3d10;  1 drivers
v000002045a391380_0 .net *"_ivl_13", 6 0, L_000002045a3b2f50;  1 drivers
L_000002045a3c38e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a38f1c0_0 .net *"_ivl_16", 1 0, L_000002045a3c38e8;  1 drivers
L_000002045a3c3930 .functor BUFT 1, C4<0010000>, C4<0>, C4<0>, C4<0>;
v000002045a391420_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3930;  1 drivers
v000002045a38f260_0 .net *"_ivl_19", 0 0, L_000002045a3b4b70;  1 drivers
v000002045a3908e0_0 .net *"_ivl_22", 0 0, L_000002045a29ee10;  1 drivers
v000002045a3903e0_0 .net *"_ivl_23", 0 0, L_000002045a29ea20;  1 drivers
L_000002045a3c3858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a38f940_0 .net *"_ivl_3", 1 0, L_000002045a3c3858;  1 drivers
L_000002045a3c38a0 .functor BUFT 1, C4<0010000>, C4<0>, C4<0>, C4<0>;
v000002045a390de0_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c38a0;  1 drivers
v000002045a390e80_0 .net *"_ivl_6", 0 0, L_000002045a3b3770;  1 drivers
v000002045a390700_0 .net *"_ivl_9", 0 0, L_000002045a29e940;  1 drivers
v000002045a3914c0_0 .net "bank0_en", 0 0, L_000002045a29e6a0;  1 drivers
v000002045a390480_0 .net "bank1_en", 0 0, L_000002045a29e710;  1 drivers
L_000002045a3b3d10 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3858;
L_000002045a3b3770 .cmp/eq 7, L_000002045a3b3d10, L_000002045a3c38a0;
L_000002045a3b2f50 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c38e8;
L_000002045a3b4b70 .cmp/eq 7, L_000002045a3b2f50, L_000002045a3c3930;
S_000002045a38e1f0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a392f00_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a391ce0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a392aa0_0 .net "en", 0 0, L_000002045a29e6a0;  alias, 1 drivers
v000002045a391a60_0 .var "q", 7 0;
v000002045a391b00_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38d700 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a391e20_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a391f60_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a392b40_0 .net "en", 0 0, L_000002045a29e710;  alias, 1 drivers
v000002045a3921e0_0 .var "q", 7 0;
v000002045a392280_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38e060 .scope generate, "mem_cells[17]" "mem_cells[17]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3209c0 .param/l "i" 0 3 44, +C4<010001>;
L_000002045a2aafa0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b34f0, C4<1>, C4<1>;
L_000002045a2ab240 .functor AND 1, L_000002045a2aafa0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2ab320 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4530, C4<1>, C4<1>;
L_000002045a2ab390 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2aaad0 .functor AND 1, L_000002045a2ab320, L_000002045a2ab390, C4<1>, C4<1>;
v000002045a38fbc0_0 .net *"_ivl_0", 6 0, L_000002045a3b3270;  1 drivers
v000002045a3916a0_0 .net *"_ivl_13", 6 0, L_000002045a3b4670;  1 drivers
L_000002045a3c3a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a38fe40_0 .net *"_ivl_16", 1 0, L_000002045a3c3a08;  1 drivers
L_000002045a3c3a50 .functor BUFT 1, C4<0010001>, C4<0>, C4<0>, C4<0>;
v000002045a38f760_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3a50;  1 drivers
v000002045a391920_0 .net *"_ivl_19", 0 0, L_000002045a3b4530;  1 drivers
v000002045a3907a0_0 .net *"_ivl_22", 0 0, L_000002045a2ab320;  1 drivers
v000002045a38fee0_0 .net *"_ivl_23", 0 0, L_000002045a2ab390;  1 drivers
L_000002045a3c3978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a38f440_0 .net *"_ivl_3", 1 0, L_000002045a3c3978;  1 drivers
L_000002045a3c39c0 .functor BUFT 1, C4<0010001>, C4<0>, C4<0>, C4<0>;
v000002045a38f4e0_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c39c0;  1 drivers
v000002045a38f8a0_0 .net *"_ivl_6", 0 0, L_000002045a3b34f0;  1 drivers
v000002045a390f20_0 .net *"_ivl_9", 0 0, L_000002045a2aafa0;  1 drivers
v000002045a391740_0 .net "bank0_en", 0 0, L_000002045a2ab240;  1 drivers
v000002045a38fa80_0 .net "bank1_en", 0 0, L_000002045a2aaad0;  1 drivers
L_000002045a3b3270 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3978;
L_000002045a3b34f0 .cmp/eq 7, L_000002045a3b3270, L_000002045a3c39c0;
L_000002045a3b4670 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3a08;
L_000002045a3b4530 .cmp/eq 7, L_000002045a3b4670, L_000002045a3c3a50;
S_000002045a38e510 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a38fc60_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a391560_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38fd00_0 .net "en", 0 0, L_000002045a2ab240;  alias, 1 drivers
v000002045a390340_0 .var "q", 7 0;
v000002045a38f3a0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38d890 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a391060_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a391600_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a391880_0 .net "en", 0 0, L_000002045a2aaad0;  alias, 1 drivers
v000002045a390a20_0 .var "q", 7 0;
v000002045a38fda0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38dbb0 .scope generate, "mem_cells[18]" "mem_cells[18]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320280 .param/l "i" 0 3 44, +C4<010010>;
L_000002045a2ab5c0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4490, C4<1>, C4<1>;
L_000002045a2aab40 .functor AND 1, L_000002045a2ab5c0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2ab630 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b38b0, C4<1>, C4<1>;
L_000002045a2aa750 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2d2f00 .functor AND 1, L_000002045a2ab630, L_000002045a2aa750, C4<1>, C4<1>;
v000002045a38f300_0 .net *"_ivl_0", 6 0, L_000002045a3b48f0;  1 drivers
v000002045a38f620_0 .net *"_ivl_13", 6 0, L_000002045a3b4990;  1 drivers
L_000002045a3c3b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a390b60_0 .net *"_ivl_16", 1 0, L_000002045a3c3b28;  1 drivers
L_000002045a3c3b70 .functor BUFT 1, C4<0010010>, C4<0>, C4<0>, C4<0>;
v000002045a390020_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3b70;  1 drivers
v000002045a38f6c0_0 .net *"_ivl_19", 0 0, L_000002045a3b38b0;  1 drivers
v000002045a390fc0_0 .net *"_ivl_22", 0 0, L_000002045a2ab630;  1 drivers
v000002045a38fb20_0 .net *"_ivl_23", 0 0, L_000002045a2aa750;  1 drivers
L_000002045a3c3a98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3911a0_0 .net *"_ivl_3", 1 0, L_000002045a3c3a98;  1 drivers
L_000002045a3c3ae0 .functor BUFT 1, C4<0010010>, C4<0>, C4<0>, C4<0>;
v000002045a390ac0_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c3ae0;  1 drivers
v000002045a390c00_0 .net *"_ivl_6", 0 0, L_000002045a3b4490;  1 drivers
v000002045a3900c0_0 .net *"_ivl_9", 0 0, L_000002045a2ab5c0;  1 drivers
v000002045a3905c0_0 .net "bank0_en", 0 0, L_000002045a2aab40;  1 drivers
v000002045a390160_0 .net "bank1_en", 0 0, L_000002045a2d2f00;  1 drivers
L_000002045a3b48f0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3a98;
L_000002045a3b4490 .cmp/eq 7, L_000002045a3b48f0, L_000002045a3c3ae0;
L_000002045a3b4990 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3b28;
L_000002045a3b38b0 .cmp/eq 7, L_000002045a3b4990, L_000002045a3c3b70;
S_000002045a38cf30 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a390ca0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a391100_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a390520_0 .net "en", 0 0, L_000002045a2aab40;  alias, 1 drivers
v000002045a390840_0 .var "q", 7 0;
v000002045a38ff80_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38ded0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a391240_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a390d40_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a38f9e0_0 .net "en", 0 0, L_000002045a2d2f00;  alias, 1 drivers
v000002045a38f580_0 .var "q", 7 0;
v000002045a390980_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38e6a0 .scope generate, "mem_cells[19]" "mem_cells[19]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3202c0 .param/l "i" 0 3 44, +C4<010011>;
L_000002045a2d3750 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3db0, C4<1>, C4<1>;
L_000002045a2d37c0 .functor AND 1, L_000002045a2d3750, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2d2cd0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3ef0, C4<1>, C4<1>;
L_000002045a2d2e20 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2d3520 .functor AND 1, L_000002045a2d2cd0, L_000002045a2d2e20, C4<1>, C4<1>;
v000002045a397670_0 .net *"_ivl_0", 6 0, L_000002045a3b4350;  1 drivers
v000002045a3982f0_0 .net *"_ivl_13", 6 0, L_000002045a3b2d70;  1 drivers
L_000002045a3c3c48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a396d10_0 .net *"_ivl_16", 1 0, L_000002045a3c3c48;  1 drivers
L_000002045a3c3c90 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000002045a395eb0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3c90;  1 drivers
v000002045a398110_0 .net *"_ivl_19", 0 0, L_000002045a3b3ef0;  1 drivers
v000002045a396b30_0 .net *"_ivl_22", 0 0, L_000002045a2d2cd0;  1 drivers
v000002045a397ad0_0 .net *"_ivl_23", 0 0, L_000002045a2d2e20;  1 drivers
L_000002045a3c3bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3963b0_0 .net *"_ivl_3", 1 0, L_000002045a3c3bb8;  1 drivers
L_000002045a3c3c00 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000002045a398570_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c3c00;  1 drivers
v000002045a396590_0 .net *"_ivl_6", 0 0, L_000002045a3b3db0;  1 drivers
v000002045a396270_0 .net *"_ivl_9", 0 0, L_000002045a2d3750;  1 drivers
v000002045a396090_0 .net "bank0_en", 0 0, L_000002045a2d37c0;  1 drivers
v000002045a396ef0_0 .net "bank1_en", 0 0, L_000002045a2d3520;  1 drivers
L_000002045a3b4350 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3bb8;
L_000002045a3b3db0 .cmp/eq 7, L_000002045a3b4350, L_000002045a3c3c00;
L_000002045a3b2d70 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3c48;
L_000002045a3b3ef0 .cmp/eq 7, L_000002045a3b2d70, L_000002045a3c3c90;
S_000002045a38e830 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a390660_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a390200_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3912e0_0 .net "en", 0 0, L_000002045a2d37c0;  alias, 1 drivers
v000002045a3917e0_0 .var "q", 7 0;
v000002045a3902a0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38e9c0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a395f50_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a396630_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a398250_0 .net "en", 0 0, L_000002045a2d3520;  alias, 1 drivers
v000002045a3977b0_0 .var "q", 7 0;
v000002045a3961d0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38d570 .scope generate, "mem_cells[20]" "mem_cells[20]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320380 .param/l "i" 0 3 44, +C4<010100>;
L_000002045a2d3280 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3450, C4<1>, C4<1>;
L_000002045a2d2e90 .functor AND 1, L_000002045a2d3280, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2d3050 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3b30, C4<1>, C4<1>;
L_000002045a2e9940 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2e9b70 .functor AND 1, L_000002045a2d3050, L_000002045a2e9940, C4<1>, C4<1>;
v000002045a397530_0 .net *"_ivl_0", 6 0, L_000002045a3b40d0;  1 drivers
v000002045a397490_0 .net *"_ivl_13", 6 0, L_000002045a3b2730;  1 drivers
L_000002045a3c3d68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3981b0_0 .net *"_ivl_16", 1 0, L_000002045a3c3d68;  1 drivers
L_000002045a3c3db0 .functor BUFT 1, C4<0010100>, C4<0>, C4<0>, C4<0>;
v000002045a397df0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3db0;  1 drivers
v000002045a397a30_0 .net *"_ivl_19", 0 0, L_000002045a3b3b30;  1 drivers
v000002045a3970d0_0 .net *"_ivl_22", 0 0, L_000002045a2d3050;  1 drivers
v000002045a397170_0 .net *"_ivl_23", 0 0, L_000002045a2e9940;  1 drivers
L_000002045a3c3cd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a396310_0 .net *"_ivl_3", 1 0, L_000002045a3c3cd8;  1 drivers
L_000002045a3c3d20 .functor BUFT 1, C4<0010100>, C4<0>, C4<0>, C4<0>;
v000002045a398070_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c3d20;  1 drivers
v000002045a396bd0_0 .net *"_ivl_6", 0 0, L_000002045a3b3450;  1 drivers
v000002045a3968b0_0 .net *"_ivl_9", 0 0, L_000002045a2d3280;  1 drivers
v000002045a398390_0 .net "bank0_en", 0 0, L_000002045a2d2e90;  1 drivers
v000002045a397b70_0 .net "bank1_en", 0 0, L_000002045a2e9b70;  1 drivers
L_000002045a3b40d0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3cd8;
L_000002045a3b3450 .cmp/eq 7, L_000002045a3b40d0, L_000002045a3c3d20;
L_000002045a3b2730 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3d68;
L_000002045a3b3b30 .cmp/eq 7, L_000002045a3b2730, L_000002045a3c3db0;
S_000002045a38d250 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3966d0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a396130_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a395ff0_0 .net "en", 0 0, L_000002045a2d2e90;  alias, 1 drivers
v000002045a396950_0 .var "q", 7 0;
v000002045a3978f0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38eb50 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3969f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a396450_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a398430_0 .net "en", 0 0, L_000002045a2e9b70;  alias, 1 drivers
v000002045a396db0_0 .var "q", 7 0;
v000002045a397cb0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a38d3e0 .scope generate, "mem_cells[21]" "mem_cells[21]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3203c0 .param/l "i" 0 3 44, +C4<010101>;
L_000002045a2e9fd0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b39f0, C4<1>, C4<1>;
L_000002045a2e9320 .functor AND 1, L_000002045a2e9fd0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2e9e10 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3f90, C4<1>, C4<1>;
L_000002045a2e9470 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2e9780 .functor AND 1, L_000002045a2e9e10, L_000002045a2e9470, C4<1>, C4<1>;
v000002045a397210_0 .net *"_ivl_0", 6 0, L_000002045a3b4170;  1 drivers
v000002045a397f30_0 .net *"_ivl_13", 6 0, L_000002045a3b29b0;  1 drivers
L_000002045a3c3e88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a397850_0 .net *"_ivl_16", 1 0, L_000002045a3c3e88;  1 drivers
L_000002045a3c3ed0 .functor BUFT 1, C4<0010101>, C4<0>, C4<0>, C4<0>;
v000002045a396810_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3ed0;  1 drivers
v000002045a396a90_0 .net *"_ivl_19", 0 0, L_000002045a3b3f90;  1 drivers
v000002045a397fd0_0 .net *"_ivl_22", 0 0, L_000002045a2e9e10;  1 drivers
v000002045a396c70_0 .net *"_ivl_23", 0 0, L_000002045a2e9470;  1 drivers
L_000002045a3c3df8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3972b0_0 .net *"_ivl_3", 1 0, L_000002045a3c3df8;  1 drivers
L_000002045a3c3e40 .functor BUFT 1, C4<0010101>, C4<0>, C4<0>, C4<0>;
v000002045a397710_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c3e40;  1 drivers
v000002045a396e50_0 .net *"_ivl_6", 0 0, L_000002045a3b39f0;  1 drivers
v000002045a397990_0 .net *"_ivl_9", 0 0, L_000002045a2e9fd0;  1 drivers
v000002045a397350_0 .net "bank0_en", 0 0, L_000002045a2e9320;  1 drivers
v000002045a3975d0_0 .net "bank1_en", 0 0, L_000002045a2e9780;  1 drivers
L_000002045a3b4170 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3df8;
L_000002045a3b39f0 .cmp/eq 7, L_000002045a3b4170, L_000002045a3c3e40;
L_000002045a3b29b0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3e88;
L_000002045a3b3f90 .cmp/eq 7, L_000002045a3b29b0, L_000002045a3c3ed0;
S_000002045a39aa90 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a38d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a396f90_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a395e10_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3984d0_0 .net "en", 0 0, L_000002045a2e9320;  alias, 1 drivers
v000002045a397030_0 .var "q", 7 0;
v000002045a397d50_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39a5e0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a38d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a397c10_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3964f0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a396770_0 .net "en", 0 0, L_000002045a2e9780;  alias, 1 drivers
v000002045a397e90_0 .var "q", 7 0;
v000002045a3973f0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a399e10 .scope generate, "mem_cells[22]" "mem_cells[22]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320400 .param/l "i" 0 3 44, +C4<010110>;
L_000002045a2e96a0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b43f0, C4<1>, C4<1>;
L_000002045a2e9c50 .functor AND 1, L_000002045a2e96a0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a304ce0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3310, C4<1>, C4<1>;
L_000002045a3050d0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a304e30 .functor AND 1, L_000002045a304ce0, L_000002045a3050d0, C4<1>, C4<1>;
v000002045a399ab0_0 .net *"_ivl_0", 6 0, L_000002045a3b2a50;  1 drivers
v000002045a3986b0_0 .net *"_ivl_13", 6 0, L_000002045a3b3950;  1 drivers
L_000002045a3c3fa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3989d0_0 .net *"_ivl_16", 1 0, L_000002045a3c3fa8;  1 drivers
L_000002045a3c3ff0 .functor BUFT 1, C4<0010110>, C4<0>, C4<0>, C4<0>;
v000002045a399b50_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c3ff0;  1 drivers
v000002045a398c50_0 .net *"_ivl_19", 0 0, L_000002045a3b3310;  1 drivers
v000002045a398cf0_0 .net *"_ivl_22", 0 0, L_000002045a304ce0;  1 drivers
v000002045a398750_0 .net *"_ivl_23", 0 0, L_000002045a3050d0;  1 drivers
L_000002045a3c3f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3998d0_0 .net *"_ivl_3", 1 0, L_000002045a3c3f18;  1 drivers
L_000002045a3c3f60 .functor BUFT 1, C4<0010110>, C4<0>, C4<0>, C4<0>;
v000002045a399c90_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c3f60;  1 drivers
v000002045a398890_0 .net *"_ivl_6", 0 0, L_000002045a3b43f0;  1 drivers
v000002045a398930_0 .net *"_ivl_9", 0 0, L_000002045a2e96a0;  1 drivers
v000002045a398bb0_0 .net "bank0_en", 0 0, L_000002045a2e9c50;  1 drivers
v000002045a399830_0 .net "bank1_en", 0 0, L_000002045a304e30;  1 drivers
L_000002045a3b2a50 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3f18;
L_000002045a3b43f0 .cmp/eq 7, L_000002045a3b2a50, L_000002045a3c3f60;
L_000002045a3b3950 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c3fa8;
L_000002045a3b3310 .cmp/eq 7, L_000002045a3b3950, L_000002045a3c3ff0;
S_000002045a39ac20 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a399e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3987f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a399970_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3991f0_0 .net "en", 0 0, L_000002045a2e9c50;  alias, 1 drivers
v000002045a399a10_0 .var "q", 7 0;
v000002045a399790_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39a130 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a399e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a398a70_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a398b10_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a399bf0_0 .net "en", 0 0, L_000002045a304e30;  alias, 1 drivers
v000002045a398610_0 .var "q", 7 0;
v000002045a398ed0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39b0d0 .scope generate, "mem_cells[23]" "mem_cells[23]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320540 .param/l "i" 0 3 44, +C4<010111>;
L_000002045a3049d0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b45d0, C4<1>, C4<1>;
L_000002045a304650 .functor AND 1, L_000002045a3049d0, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a304570 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2eb0, C4<1>, C4<1>;
L_000002045a305290 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a304c00 .functor AND 1, L_000002045a304570, L_000002045a305290, C4<1>, C4<1>;
v000002045a399470_0 .net *"_ivl_0", 6 0, L_000002045a3b2e10;  1 drivers
v000002045a399510_0 .net *"_ivl_13", 6 0, L_000002045a3b2ff0;  1 drivers
L_000002045a3c40c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3995b0_0 .net *"_ivl_16", 1 0, L_000002045a3c40c8;  1 drivers
L_000002045a3c4110 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002045a399650_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4110;  1 drivers
v000002045a3a6ad0_0 .net *"_ivl_19", 0 0, L_000002045a3b2eb0;  1 drivers
v000002045a3a7d90_0 .net *"_ivl_22", 0 0, L_000002045a304570;  1 drivers
v000002045a3a80b0_0 .net *"_ivl_23", 0 0, L_000002045a305290;  1 drivers
L_000002045a3c4038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a83d0_0 .net *"_ivl_3", 1 0, L_000002045a3c4038;  1 drivers
L_000002045a3c4080 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002045a3a5e50_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4080;  1 drivers
v000002045a3a74d0_0 .net *"_ivl_6", 0 0, L_000002045a3b45d0;  1 drivers
v000002045a3a6d50_0 .net *"_ivl_9", 0 0, L_000002045a3049d0;  1 drivers
v000002045a3a6b70_0 .net "bank0_en", 0 0, L_000002045a304650;  1 drivers
v000002045a3a7b10_0 .net "bank1_en", 0 0, L_000002045a304c00;  1 drivers
L_000002045a3b2e10 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4038;
L_000002045a3b45d0 .cmp/eq 7, L_000002045a3b2e10, L_000002045a3c4080;
L_000002045a3b2ff0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c40c8;
L_000002045a3b2eb0 .cmp/eq 7, L_000002045a3b2ff0, L_000002045a3c4110;
S_000002045a39b8a0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a39b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3990b0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a398d90_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3996f0_0 .net "en", 0 0, L_000002045a304650;  alias, 1 drivers
v000002045a398e30_0 .var "q", 7 0;
v000002045a399010_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39ba30 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a39b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a398f70_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a399150_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a399330_0 .net "en", 0 0, L_000002045a304c00;  alias, 1 drivers
v000002045a399290_0 .var "q", 7 0;
v000002045a3993d0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39bbc0 .scope generate, "mem_cells[24]" "mem_cells[24]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3205c0 .param/l "i" 0 3 44, +C4<011000>;
L_000002045a305450 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4710, C4<1>, C4<1>;
L_000002045a2bfdf0 .functor AND 1, L_000002045a305450, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2c06b0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4210, C4<1>, C4<1>;
L_000002045a2c03a0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2bfe60 .functor AND 1, L_000002045a2c06b0, L_000002045a2c03a0, C4<1>, C4<1>;
v000002045a3a8510_0 .net *"_ivl_0", 6 0, L_000002045a3b3bd0;  1 drivers
v000002045a3a6df0_0 .net *"_ivl_13", 6 0, L_000002045a3b3e50;  1 drivers
L_000002045a3c41e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a7110_0 .net *"_ivl_16", 1 0, L_000002045a3c41e8;  1 drivers
L_000002045a3c4230 .functor BUFT 1, C4<0011000>, C4<0>, C4<0>, C4<0>;
v000002045a3a85b0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4230;  1 drivers
v000002045a3a7610_0 .net *"_ivl_19", 0 0, L_000002045a3b4210;  1 drivers
v000002045a3a7e30_0 .net *"_ivl_22", 0 0, L_000002045a2c06b0;  1 drivers
v000002045a3a76b0_0 .net *"_ivl_23", 0 0, L_000002045a2c03a0;  1 drivers
L_000002045a3c4158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a8150_0 .net *"_ivl_3", 1 0, L_000002045a3c4158;  1 drivers
L_000002045a3c41a0 .functor BUFT 1, C4<0011000>, C4<0>, C4<0>, C4<0>;
v000002045a3a7c50_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c41a0;  1 drivers
v000002045a3a7a70_0 .net *"_ivl_6", 0 0, L_000002045a3b4710;  1 drivers
v000002045a3a6170_0 .net *"_ivl_9", 0 0, L_000002045a305450;  1 drivers
v000002045a3a7750_0 .net "bank0_en", 0 0, L_000002045a2bfdf0;  1 drivers
v000002045a3a77f0_0 .net "bank1_en", 0 0, L_000002045a2bfe60;  1 drivers
L_000002045a3b3bd0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4158;
L_000002045a3b4710 .cmp/eq 7, L_000002045a3b3bd0, L_000002045a3c41a0;
L_000002045a3b3e50 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c41e8;
L_000002045a3b4210 .cmp/eq 7, L_000002045a3b3e50, L_000002045a3c4230;
S_000002045a39af40 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a39bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a8290_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a6530_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a6710_0 .net "en", 0 0, L_000002045a2bfdf0;  alias, 1 drivers
v000002045a3a7bb0_0 .var "q", 7 0;
v000002045a3a5ef0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a399fa0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a39bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a7070_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a7930_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a60d0_0 .net "en", 0 0, L_000002045a2bfe60;  alias, 1 drivers
v000002045a3a7570_0 .var "q", 7 0;
v000002045a3a65d0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39b260 .scope generate, "mem_cells[25]" "mem_cells[25]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320580 .param/l "i" 0 3 44, +C4<011001>;
L_000002045a2c0020 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4a30, C4<1>, C4<1>;
L_000002045a2bfca0 .functor AND 1, L_000002045a2c0020, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a2c02c0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b47b0, C4<1>, C4<1>;
L_000002045a2bfed0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a2377d0 .functor AND 1, L_000002045a2c02c0, L_000002045a2bfed0, C4<1>, C4<1>;
v000002045a3a62b0_0 .net *"_ivl_0", 6 0, L_000002045a3b31d0;  1 drivers
v000002045a3a6a30_0 .net *"_ivl_13", 6 0, L_000002045a3b3a90;  1 drivers
L_000002045a3c4308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a67b0_0 .net *"_ivl_16", 1 0, L_000002045a3c4308;  1 drivers
L_000002045a3c4350 .functor BUFT 1, C4<0011001>, C4<0>, C4<0>, C4<0>;
v000002045a3a7ed0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4350;  1 drivers
v000002045a3a8330_0 .net *"_ivl_19", 0 0, L_000002045a3b47b0;  1 drivers
v000002045a3a7f70_0 .net *"_ivl_22", 0 0, L_000002045a2c02c0;  1 drivers
v000002045a3a8010_0 .net *"_ivl_23", 0 0, L_000002045a2bfed0;  1 drivers
L_000002045a3c4278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a8470_0 .net *"_ivl_3", 1 0, L_000002045a3c4278;  1 drivers
L_000002045a3c42c0 .functor BUFT 1, C4<0011001>, C4<0>, C4<0>, C4<0>;
v000002045a3a6350_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c42c0;  1 drivers
v000002045a3a6030_0 .net *"_ivl_6", 0 0, L_000002045a3b4a30;  1 drivers
v000002045a3a68f0_0 .net *"_ivl_9", 0 0, L_000002045a2c0020;  1 drivers
v000002045a3a6c10_0 .net "bank0_en", 0 0, L_000002045a2bfca0;  1 drivers
v000002045a3a6990_0 .net "bank1_en", 0 0, L_000002045a2377d0;  1 drivers
L_000002045a3b31d0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4278;
L_000002045a3b4a30 .cmp/eq 7, L_000002045a3b31d0, L_000002045a3c42c0;
L_000002045a3b3a90 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4308;
L_000002045a3b47b0 .cmp/eq 7, L_000002045a3b3a90, L_000002045a3c4350;
S_000002045a39a900 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a39b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a63f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a7cf0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a5f90_0 .net "en", 0 0, L_000002045a2bfca0;  alias, 1 drivers
v000002045a3a6850_0 .var "q", 7 0;
v000002045a3a6210_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39a2c0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a39b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a81f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a7890_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a6670_0 .net "en", 0 0, L_000002045a2377d0;  alias, 1 drivers
v000002045a3a79d0_0 .var "q", 7 0;
v000002045a3a6490_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39a770 .scope generate, "mem_cells[26]" "mem_cells[26]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320600 .param/l "i" 0 3 44, +C4<011010>;
L_000002045a40c030 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4ad0, C4<1>, C4<1>;
L_000002045a40b380 .functor AND 1, L_000002045a40c030, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40ad60 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3590, C4<1>, C4<1>;
L_000002045a40b230 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40b3f0 .functor AND 1, L_000002045a40ad60, L_000002045a40b230, C4<1>, C4<1>;
v000002045a3a8ab0_0 .net *"_ivl_0", 6 0, L_000002045a3b42b0;  1 drivers
v000002045a3a8790_0 .net *"_ivl_13", 6 0, L_000002045a3b4c10;  1 drivers
L_000002045a3c4428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3aad10_0 .net *"_ivl_16", 1 0, L_000002045a3c4428;  1 drivers
L_000002045a3c4470 .functor BUFT 1, C4<0011010>, C4<0>, C4<0>, C4<0>;
v000002045a3a9ff0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4470;  1 drivers
v000002045a3a8a10_0 .net *"_ivl_19", 0 0, L_000002045a3b3590;  1 drivers
v000002045a3aa090_0 .net *"_ivl_22", 0 0, L_000002045a40ad60;  1 drivers
v000002045a3a8dd0_0 .net *"_ivl_23", 0 0, L_000002045a40b230;  1 drivers
L_000002045a3c4398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3aa270_0 .net *"_ivl_3", 1 0, L_000002045a3c4398;  1 drivers
L_000002045a3c43e0 .functor BUFT 1, C4<0011010>, C4<0>, C4<0>, C4<0>;
v000002045a3aa450_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c43e0;  1 drivers
v000002045a3a8830_0 .net *"_ivl_6", 0 0, L_000002045a3b4ad0;  1 drivers
v000002045a3a9f50_0 .net *"_ivl_9", 0 0, L_000002045a40c030;  1 drivers
v000002045a3a8c90_0 .net "bank0_en", 0 0, L_000002045a40b380;  1 drivers
v000002045a3aa130_0 .net "bank1_en", 0 0, L_000002045a40b3f0;  1 drivers
L_000002045a3b42b0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4398;
L_000002045a3b4ad0 .cmp/eq 7, L_000002045a3b42b0, L_000002045a3c43e0;
L_000002045a3b4c10 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4428;
L_000002045a3b3590 .cmp/eq 7, L_000002045a3b4c10, L_000002045a3c4470;
S_000002045a39a450 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a39a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a6cb0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a6e90_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a6f30_0 .net "en", 0 0, L_000002045a40b380;  alias, 1 drivers
v000002045a3a6fd0_0 .var "q", 7 0;
v000002045a3a71b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39b3f0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a39a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a7250_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a72f0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a7390_0 .net "en", 0 0, L_000002045a40b3f0;  alias, 1 drivers
v000002045a3a7430_0 .var "q", 7 0;
v000002045a3a8b50_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39adb0 .scope generate, "mem_cells[27]" "mem_cells[27]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320880 .param/l "i" 0 3 44, +C4<011011>;
L_000002045a40bf50 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b4d50, C4<1>, C4<1>;
L_000002045a40acf0 .functor AND 1, L_000002045a40bf50, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40add0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2690, C4<1>, C4<1>;
L_000002045a40b000 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40bbd0 .functor AND 1, L_000002045a40add0, L_000002045a40b000, C4<1>, C4<1>;
v000002045a3a9cd0_0 .net *"_ivl_0", 6 0, L_000002045a3b4cb0;  1 drivers
v000002045a3a9370_0 .net *"_ivl_13", 6 0, L_000002045a3b4df0;  1 drivers
L_000002045a3c4548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3aa9f0_0 .net *"_ivl_16", 1 0, L_000002045a3c4548;  1 drivers
L_000002045a3c4590 .functor BUFT 1, C4<0011011>, C4<0>, C4<0>, C4<0>;
v000002045a3a8650_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4590;  1 drivers
v000002045a3a9c30_0 .net *"_ivl_19", 0 0, L_000002045a3b2690;  1 drivers
v000002045a3a9870_0 .net *"_ivl_22", 0 0, L_000002045a40add0;  1 drivers
v000002045a3a9d70_0 .net *"_ivl_23", 0 0, L_000002045a40b000;  1 drivers
L_000002045a3c44b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a99b0_0 .net *"_ivl_3", 1 0, L_000002045a3c44b8;  1 drivers
L_000002045a3c4500 .functor BUFT 1, C4<0011011>, C4<0>, C4<0>, C4<0>;
v000002045a3a8bf0_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4500;  1 drivers
v000002045a3a8d30_0 .net *"_ivl_6", 0 0, L_000002045a3b4d50;  1 drivers
v000002045a3a8e70_0 .net *"_ivl_9", 0 0, L_000002045a40bf50;  1 drivers
v000002045a3a9af0_0 .net "bank0_en", 0 0, L_000002045a40acf0;  1 drivers
v000002045a3aa310_0 .net "bank1_en", 0 0, L_000002045a40bbd0;  1 drivers
L_000002045a3b4cb0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c44b8;
L_000002045a3b4d50 .cmp/eq 7, L_000002045a3b4cb0, L_000002045a3c4500;
L_000002045a3b4df0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4548;
L_000002045a3b2690 .cmp/eq 7, L_000002045a3b4df0, L_000002045a3c4590;
S_000002045a39b580 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a39adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3aa4f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a9190_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a97d0_0 .net "en", 0 0, L_000002045a40acf0;  alias, 1 drivers
v000002045a3a88d0_0 .var "q", 7 0;
v000002045a3aab30_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a39b710 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a39adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3aa590_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3aadb0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3aa630_0 .net "en", 0 0, L_000002045a40bbd0;  alias, 1 drivers
v000002045a3a9910_0 .var "q", 7 0;
v000002045a3a8970_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b15d0 .scope generate, "mem_cells[28]" "mem_cells[28]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a3208c0 .param/l "i" 0 3 44, +C4<011100>;
L_000002045a40be00 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2870, C4<1>, C4<1>;
L_000002045a40b2a0 .functor AND 1, L_000002045a40be00, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40bd20 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2af0, C4<1>, C4<1>;
L_000002045a40b770 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40c260 .functor AND 1, L_000002045a40bd20, L_000002045a40b770, C4<1>, C4<1>;
v000002045a3aa770_0 .net *"_ivl_0", 6 0, L_000002045a3b27d0;  1 drivers
v000002045a3a8f10_0 .net *"_ivl_13", 6 0, L_000002045a3b33b0;  1 drivers
L_000002045a3c4668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3a86f0_0 .net *"_ivl_16", 1 0, L_000002045a3c4668;  1 drivers
L_000002045a3c46b0 .functor BUFT 1, C4<0011100>, C4<0>, C4<0>, C4<0>;
v000002045a3a9eb0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c46b0;  1 drivers
v000002045a3aaa90_0 .net *"_ivl_19", 0 0, L_000002045a3b2af0;  1 drivers
v000002045a3aa3b0_0 .net *"_ivl_22", 0 0, L_000002045a40bd20;  1 drivers
v000002045a3aabd0_0 .net *"_ivl_23", 0 0, L_000002045a40b770;  1 drivers
L_000002045a3c45d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3aac70_0 .net *"_ivl_3", 1 0, L_000002045a3c45d8;  1 drivers
L_000002045a3c4620 .functor BUFT 1, C4<0011100>, C4<0>, C4<0>, C4<0>;
v000002045a3a9550_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4620;  1 drivers
v000002045a3a9730_0 .net *"_ivl_6", 0 0, L_000002045a3b2870;  1 drivers
v000002045a3a9050_0 .net *"_ivl_9", 0 0, L_000002045a40be00;  1 drivers
v000002045a3a90f0_0 .net "bank0_en", 0 0, L_000002045a40b2a0;  1 drivers
v000002045a3a9230_0 .net "bank1_en", 0 0, L_000002045a40c260;  1 drivers
L_000002045a3b27d0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c45d8;
L_000002045a3b2870 .cmp/eq 7, L_000002045a3b27d0, L_000002045a3c4620;
L_000002045a3b33b0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4668;
L_000002045a3b2af0 .cmp/eq 7, L_000002045a3b33b0, L_000002045a3c46b0;
S_000002045a3b0c70 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3b15d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3aa6d0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a94b0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a9b90_0 .net "en", 0 0, L_000002045a40b2a0;  alias, 1 drivers
v000002045a3a9e10_0 .var "q", 7 0;
v000002045a3aa8b0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b0630 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3b15d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3aa810_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3aa1d0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a8fb0_0 .net "en", 0 0, L_000002045a40c260;  alias, 1 drivers
v000002045a3a95f0_0 .var "q", 7 0;
v000002045a3aa950_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b04a0 .scope generate, "mem_cells[29]" "mem_cells[29]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320900 .param/l "i" 0 3 44, +C4<011101>;
L_000002045a40ab30 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b2c30, C4<1>, C4<1>;
L_000002045a40c340 .functor AND 1, L_000002045a40ab30, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40aba0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3090, C4<1>, C4<1>;
L_000002045a40c2d0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40bfc0 .functor AND 1, L_000002045a40aba0, L_000002045a40c2d0, C4<1>, C4<1>;
v000002045a3ab0d0_0 .net *"_ivl_0", 6 0, L_000002045a3b2b90;  1 drivers
v000002045a3ad290_0 .net *"_ivl_13", 6 0, L_000002045a3b2cd0;  1 drivers
L_000002045a3c4788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3accf0_0 .net *"_ivl_16", 1 0, L_000002045a3c4788;  1 drivers
L_000002045a3c47d0 .functor BUFT 1, C4<0011101>, C4<0>, C4<0>, C4<0>;
v000002045a3ac4d0_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c47d0;  1 drivers
v000002045a3ab170_0 .net *"_ivl_19", 0 0, L_000002045a3b3090;  1 drivers
v000002045a3ac110_0 .net *"_ivl_22", 0 0, L_000002045a40aba0;  1 drivers
v000002045a3ac390_0 .net *"_ivl_23", 0 0, L_000002045a40c2d0;  1 drivers
L_000002045a3c46f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3abb70_0 .net *"_ivl_3", 1 0, L_000002045a3c46f8;  1 drivers
L_000002045a3c4740 .functor BUFT 1, C4<0011101>, C4<0>, C4<0>, C4<0>;
v000002045a3ab670_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4740;  1 drivers
v000002045a3ab490_0 .net *"_ivl_6", 0 0, L_000002045a3b2c30;  1 drivers
v000002045a3ad1f0_0 .net *"_ivl_9", 0 0, L_000002045a40ab30;  1 drivers
v000002045a3acb10_0 .net "bank0_en", 0 0, L_000002045a40c340;  1 drivers
v000002045a3ad470_0 .net "bank1_en", 0 0, L_000002045a40bfc0;  1 drivers
L_000002045a3b2b90 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c46f8;
L_000002045a3b2c30 .cmp/eq 7, L_000002045a3b2b90, L_000002045a3c4740;
L_000002045a3b2cd0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4788;
L_000002045a3b3090 .cmp/eq 7, L_000002045a3b2cd0, L_000002045a3c47d0;
S_000002045a3b07c0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3b04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3a92d0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3a9410_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3a9690_0 .net "en", 0 0, L_000002045a40c340;  alias, 1 drivers
v000002045a3a9a50_0 .var "q", 7 0;
v000002045a3abe90_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b0f90 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3b04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3ab3f0_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3ad510_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3abcb0_0 .net "en", 0 0, L_000002045a40bfc0;  alias, 1 drivers
v000002045a3ab210_0 .var "q", 7 0;
v000002045a3aced0_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b0ae0 .scope generate, "mem_cells[30]" "mem_cells[30]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320a00 .param/l "i" 0 3 44, +C4<011110>;
L_000002045a40c420 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b3630, C4<1>, C4<1>;
L_000002045a40c180 .functor AND 1, L_000002045a40c420, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40c3b0 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b6c90, C4<1>, C4<1>;
L_000002045a40bc40 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40b4d0 .functor AND 1, L_000002045a40c3b0, L_000002045a40bc40, C4<1>, C4<1>;
v000002045a3ab5d0_0 .net *"_ivl_0", 6 0, L_000002045a3b3130;  1 drivers
v000002045a3ab710_0 .net *"_ivl_13", 6 0, L_000002045a3b36d0;  1 drivers
L_000002045a3c48a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3aaef0_0 .net *"_ivl_16", 1 0, L_000002045a3c48a8;  1 drivers
L_000002045a3c48f0 .functor BUFT 1, C4<0011110>, C4<0>, C4<0>, C4<0>;
v000002045a3ab990_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c48f0;  1 drivers
v000002045a3aaf90_0 .net *"_ivl_19", 0 0, L_000002045a3b6c90;  1 drivers
v000002045a3ad330_0 .net *"_ivl_22", 0 0, L_000002045a40c3b0;  1 drivers
v000002045a3ac2f0_0 .net *"_ivl_23", 0 0, L_000002045a40bc40;  1 drivers
L_000002045a3c4818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3ac7f0_0 .net *"_ivl_3", 1 0, L_000002045a3c4818;  1 drivers
L_000002045a3c4860 .functor BUFT 1, C4<0011110>, C4<0>, C4<0>, C4<0>;
v000002045a3ab030_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4860;  1 drivers
v000002045a3ac430_0 .net *"_ivl_6", 0 0, L_000002045a3b3630;  1 drivers
v000002045a3ac570_0 .net *"_ivl_9", 0 0, L_000002045a40c420;  1 drivers
v000002045a3aba30_0 .net "bank0_en", 0 0, L_000002045a40c180;  1 drivers
v000002045a3ad3d0_0 .net "bank1_en", 0 0, L_000002045a40b4d0;  1 drivers
L_000002045a3b3130 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4818;
L_000002045a3b3630 .cmp/eq 7, L_000002045a3b3130, L_000002045a3c4860;
L_000002045a3b36d0 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c48a8;
L_000002045a3b6c90 .cmp/eq 7, L_000002045a3b36d0, L_000002045a3c48f0;
S_000002045a3b0180 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3b0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3ad150_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3ab8f0_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3ad0b0_0 .net "en", 0 0, L_000002045a40c180;  alias, 1 drivers
v000002045a3ab350_0 .var "q", 7 0;
v000002045a3ac250_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b12b0 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3b0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3ab530_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3ac750_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3ac1b0_0 .net "en", 0 0, L_000002045a40b4d0;  alias, 1 drivers
v000002045a3ab2b0_0 .var "q", 7 0;
v000002045a3ac070_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b1c10 .scope generate, "mem_cells[31]" "mem_cells[31]" 3 44, 3 44 0, S_000002045a327c60;
 .timescale 0 0;
P_000002045a320a80 .param/l "i" 0 3 44, +C4<011111>;
L_000002045a40ae40 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b6e70, C4<1>, C4<1>;
L_000002045a40b930 .functor AND 1, L_000002045a40ae40, v000002045a3b9a30_0, C4<1>, C4<1>;
L_000002045a40c490 .functor AND 1, v000002045a3b7cd0_0, L_000002045a3b5b10, C4<1>, C4<1>;
L_000002045a40c0a0 .functor NOT 1, v000002045a3b9a30_0, C4<0>, C4<0>, C4<0>;
L_000002045a40b700 .functor AND 1, L_000002045a40c490, L_000002045a40c0a0, C4<1>, C4<1>;
v000002045a3acf70_0 .net *"_ivl_0", 6 0, L_000002045a3b6510;  1 drivers
v000002045a3abc10_0 .net *"_ivl_13", 6 0, L_000002045a3b6d30;  1 drivers
L_000002045a3c49c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3ab7b0_0 .net *"_ivl_16", 1 0, L_000002045a3c49c8;  1 drivers
L_000002045a3c4a10 .functor BUFT 1, C4<0011111>, C4<0>, C4<0>, C4<0>;
v000002045a3ad010_0 .net/2u *"_ivl_17", 6 0, L_000002045a3c4a10;  1 drivers
v000002045a3ac930_0 .net *"_ivl_19", 0 0, L_000002045a3b5b10;  1 drivers
v000002045a3abad0_0 .net *"_ivl_22", 0 0, L_000002045a40c490;  1 drivers
v000002045a3abf30_0 .net *"_ivl_23", 0 0, L_000002045a40c0a0;  1 drivers
L_000002045a3c4938 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002045a3ac6b0_0 .net *"_ivl_3", 1 0, L_000002045a3c4938;  1 drivers
L_000002045a3c4980 .functor BUFT 1, C4<0011111>, C4<0>, C4<0>, C4<0>;
v000002045a3ac9d0_0 .net/2u *"_ivl_4", 6 0, L_000002045a3c4980;  1 drivers
v000002045a3aca70_0 .net *"_ivl_6", 0 0, L_000002045a3b6e70;  1 drivers
v000002045a3acbb0_0 .net *"_ivl_9", 0 0, L_000002045a40ae40;  1 drivers
v000002045a3acc50_0 .net "bank0_en", 0 0, L_000002045a40b930;  1 drivers
v000002045a3ad8d0_0 .net "bank1_en", 0 0, L_000002045a40b700;  1 drivers
L_000002045a3b6510 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c4938;
L_000002045a3b6e70 .cmp/eq 7, L_000002045a3b6510, L_000002045a3c4980;
L_000002045a3b6d30 .concat [ 5 2 0 0], v000002045a3b9ad0_0, L_000002045a3c49c8;
L_000002045a3b5b10 .cmp/eq 7, L_000002045a3b6d30, L_000002045a3c4a10;
S_000002045a3afff0 .scope module, "bank0_dff" "dff_8bit" 3 51, 3 4 0, S_000002045a3b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3ac890_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3ac610_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3ad5b0_0 .net "en", 0 0, L_000002045a40b930;  alias, 1 drivers
v000002045a3acd90_0 .var "q", 7 0;
v000002045a3ace30_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b0e00 .scope module, "bank1_dff" "dff_8bit" 3 64, 3 4 0, S_000002045a3b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000002045a3abd50_0 .net "clk", 0 0, v000002045a3b83b0_0;  alias, 1 drivers
v000002045a3aae50_0 .net "d", 7 0, v000002045a3b7c30_0;  alias, 1 drivers
v000002045a3abfd0_0 .net "en", 0 0, L_000002045a40b700;  alias, 1 drivers
v000002045a3abdf0_0 .var "q", 7 0;
v000002045a3ab850_0 .net "rst", 0 0, v000002045a3b9530_0;  alias, 1 drivers
S_000002045a3b18f0 .scope task, "write_memory" "write_memory" 2 50, 2 50 0, S_000002045a312c30;
 .timescale -9 -12;
v000002045a3b9c10_0 .var "addr", 4 0;
v000002045a3b8090_0 .var "data", 7 0;
TD_tb_fp4_fft_memory_dff.write_memory ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b7cd0_0, 0, 1;
    %load/vec4 v000002045a3b9c10_0;
    %store/vec4 v000002045a3b9ad0_0, 0, 5;
    %load/vec4 v000002045a3b8090_0;
    %store/vec4 v000002045a3b7c30_0, 0, 8;
    %wait E_000002045a320300;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b7cd0_0, 0, 1;
    %end;
    .scope S_000002045a322510;
T_2 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a30a3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a30a1c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002045a309fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002045a309040_0;
    %assign/vec4 v000002045a30a1c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002045a229b30;
T_3 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3092c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a30a300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002045a3085a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002045a309720_0;
    %assign/vec4 v000002045a30a300_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002045a229e50;
T_4 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a28d4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a28cdf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002045a28cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002045a28ba90_0;
    %assign/vec4 v000002045a28cdf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002045a2264f0;
T_5 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a28d570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a28c030_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002045a28d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002045a28d610_0;
    %assign/vec4 v000002045a28c030_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002045a226810;
T_6 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2a25b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2a2a10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002045a2a19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002045a2a1a70_0;
    %assign/vec4 v000002045a2a2a10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002045a1f2ce0;
T_7 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2a16b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2a2f10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002045a2a2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002045a2a2bf0_0;
    %assign/vec4 v000002045a2a2f10_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002045a1f3000;
T_8 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2b0ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2afb30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002045a2d22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002045a2d20f0_0;
    %assign/vec4 v000002045a2afb30_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002045a328350;
T_9 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2b02b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2b03f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002045a2b0fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002045a2b0d50_0;
    %assign/vec4 v000002045a2b03f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002045a328670;
T_10 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2c3790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2c3970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002045a2c36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002045a2c3330_0;
    %assign/vec4 v000002045a2c3970_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002045a381df0;
T_11 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2c4550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2c4230_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002045a2c4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002045a2c40f0_0;
    %assign/vec4 v000002045a2c4230_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002045a382110;
T_12 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2f4e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2f5f70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002045a2f5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002045a2de6e0_0;
    %assign/vec4 v000002045a2f5f70_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002045a381ad0;
T_13 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a2f47b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a2f5610_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002045a2f5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000002045a2f4710_0;
    %assign/vec4 v000002045a2f5610_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002045a382430;
T_14 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a383ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3837c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002045a384f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002045a384ee0_0;
    %assign/vec4 v000002045a3837c0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002045a381940;
T_15 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3832c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3843a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002045a384e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002045a382b40_0;
    %assign/vec4 v000002045a3843a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002045a3825c0;
T_16 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a384bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a382960_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002045a383b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002045a3834a0_0;
    %assign/vec4 v000002045a382960_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002045a3822a0;
T_17 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a383cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a382aa0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002045a383c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002045a383d60_0;
    %assign/vec4 v000002045a382aa0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002045a387a90;
T_18 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a383e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a382dc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002045a382be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000002045a384580_0;
    %assign/vec4 v000002045a382dc0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002045a386fa0;
T_19 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a383220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a383040_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002045a382f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002045a383720_0;
    %assign/vec4 v000002045a383040_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002045a387130;
T_20 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3862e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a385fc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002045a385840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002045a3858e0_0;
    %assign/vec4 v000002045a385fc0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002045a388710;
T_21 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a385b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3857a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002045a386600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002045a386060_0;
    %assign/vec4 v000002045a3857a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002045a3880d0;
T_22 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3853e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a385480_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002045a385160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000002045a3864c0_0;
    %assign/vec4 v000002045a385480_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002045a387450;
T_23 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a385700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a385520_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002045a385340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002045a3855c0_0;
    %assign/vec4 v000002045a385520_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002045a387900;
T_24 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38b500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38b320_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002045a38b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000002045a38ace0_0;
    %assign/vec4 v000002045a38b320_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002045a387db0;
T_25 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a388da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a388ee0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002045a38a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000002045a38a920_0;
    %assign/vec4 v000002045a388ee0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002045a387f40;
T_26 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a389840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3897a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000002045a389660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000002045a389480_0;
    %assign/vec4 v000002045a3897a0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002045a387770;
T_27 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a389ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a389a20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000002045a38a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000002045a389980_0;
    %assign/vec4 v000002045a389a20_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002045a388580;
T_28 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38aa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38a880_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000002045a38a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000002045a38a380_0;
    %assign/vec4 v000002045a38a880_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000002045a386af0;
T_29 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38b780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38c720_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002045a38bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000002045a38cc20_0;
    %assign/vec4 v000002045a38c720_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002045a386c80;
T_30 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38be60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38bdc0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002045a38b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000002045a38b8c0_0;
    %assign/vec4 v000002045a38bdc0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002045a38dd40;
T_31 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38c7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38ba00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002045a38baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000002045a38c860_0;
    %assign/vec4 v000002045a38ba00_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002045a38e380;
T_32 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3923c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a391ba0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002045a391ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002045a392c80_0;
    %assign/vec4 v000002045a391ba0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002045a38d0c0;
T_33 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a392d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a392dc0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002045a393040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000002045a392460_0;
    %assign/vec4 v000002045a392dc0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002045a38e1f0;
T_34 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a391b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a391a60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002045a392aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002045a391ce0_0;
    %assign/vec4 v000002045a391a60_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002045a38d700;
T_35 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a392280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3921e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002045a392b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000002045a391f60_0;
    %assign/vec4 v000002045a3921e0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000002045a38e510;
T_36 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38f3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a390340_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000002045a38fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000002045a391560_0;
    %assign/vec4 v000002045a390340_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002045a38d890;
T_37 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38fda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a390a20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002045a391880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000002045a391600_0;
    %assign/vec4 v000002045a390a20_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002045a38cf30;
T_38 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a38ff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a390840_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000002045a390520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000002045a391100_0;
    %assign/vec4 v000002045a390840_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000002045a38ded0;
T_39 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a390980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a38f580_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002045a38f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000002045a390d40_0;
    %assign/vec4 v000002045a38f580_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002045a38e830;
T_40 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3902a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3917e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002045a3912e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v000002045a390200_0;
    %assign/vec4 v000002045a3917e0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002045a38e9c0;
T_41 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3961d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3977b0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000002045a398250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000002045a396630_0;
    %assign/vec4 v000002045a3977b0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002045a38d250;
T_42 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3978f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a396950_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000002045a395ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000002045a396130_0;
    %assign/vec4 v000002045a396950_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002045a38eb50;
T_43 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a397cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a396db0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000002045a398430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000002045a396450_0;
    %assign/vec4 v000002045a396db0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002045a39aa90;
T_44 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a397d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a397030_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000002045a3984d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000002045a395e10_0;
    %assign/vec4 v000002045a397030_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000002045a39a5e0;
T_45 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3973f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a397e90_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002045a396770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v000002045a3964f0_0;
    %assign/vec4 v000002045a397e90_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000002045a39ac20;
T_46 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a399790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a399a10_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000002045a3991f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000002045a399970_0;
    %assign/vec4 v000002045a399a10_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000002045a39a130;
T_47 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a398ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a398610_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000002045a399bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000002045a398b10_0;
    %assign/vec4 v000002045a398610_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002045a39b8a0;
T_48 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a399010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a398e30_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000002045a3996f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v000002045a398d90_0;
    %assign/vec4 v000002045a398e30_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000002045a39ba30;
T_49 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3993d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a399290_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000002045a399330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000002045a399150_0;
    %assign/vec4 v000002045a399290_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000002045a39af40;
T_50 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a5ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a7bb0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000002045a3a6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000002045a3a6530_0;
    %assign/vec4 v000002045a3a7bb0_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000002045a399fa0;
T_51 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a65d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a7570_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000002045a3a60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000002045a3a7930_0;
    %assign/vec4 v000002045a3a7570_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002045a39a900;
T_52 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a6210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a6850_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000002045a3a5f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000002045a3a7cf0_0;
    %assign/vec4 v000002045a3a6850_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000002045a39a2c0;
T_53 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a6490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a79d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000002045a3a6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v000002045a3a7890_0;
    %assign/vec4 v000002045a3a79d0_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000002045a39a450;
T_54 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a71b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a6fd0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000002045a3a6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000002045a3a6e90_0;
    %assign/vec4 v000002045a3a6fd0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000002045a39b3f0;
T_55 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a8b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a7430_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000002045a3a7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000002045a3a72f0_0;
    %assign/vec4 v000002045a3a7430_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000002045a39b580;
T_56 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3aab30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a88d0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000002045a3a97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v000002045a3a9190_0;
    %assign/vec4 v000002045a3a88d0_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000002045a39b710;
T_57 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3a8970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a9910_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000002045a3aa630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000002045a3aadb0_0;
    %assign/vec4 v000002045a3a9910_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002045a3b0c70;
T_58 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3aa8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a9e10_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000002045a3a9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000002045a3a94b0_0;
    %assign/vec4 v000002045a3a9e10_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002045a3b0630;
T_59 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3aa950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a95f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000002045a3a8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000002045a3aa1d0_0;
    %assign/vec4 v000002045a3a95f0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000002045a3b07c0;
T_60 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3abe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3a9a50_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v000002045a3a9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v000002045a3a9410_0;
    %assign/vec4 v000002045a3a9a50_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000002045a3b0f90;
T_61 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3aced0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3ab210_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000002045a3abcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v000002045a3ad510_0;
    %assign/vec4 v000002045a3ab210_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000002045a3b0180;
T_62 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3ac250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3ab350_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000002045a3ad0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000002045a3ab8f0_0;
    %assign/vec4 v000002045a3ab350_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000002045a3b12b0;
T_63 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3ac070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3ab2b0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000002045a3ac1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000002045a3ac750_0;
    %assign/vec4 v000002045a3ab2b0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000002045a3afff0;
T_64 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3ace30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3acd90_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000002045a3ad5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000002045a3ac610_0;
    %assign/vec4 v000002045a3acd90_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000002045a3b0e00;
T_65 ;
    %wait E_000002045a320c40;
    %load/vec4 v000002045a3ab850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002045a3abdf0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000002045a3abfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v000002045a3aae50_0;
    %assign/vec4 v000002045a3abdf0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000002045a312c30;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b83b0_0, 0, 1;
T_66.0 ;
    %delay 5000, 0;
    %load/vec4 v000002045a3b83b0_0;
    %inv;
    %store/vec4 v000002045a3b83b0_0, 0, 1;
    %jmp T_66.0;
    %end;
    .thread T_66;
    .scope S_000002045a312c30;
T_67 ;
    %vpi_call 2 43 "$dumpfile", "tb_fp4_fft_memory_dff.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002045a312c30 {0 0 0};
    %end;
    .thread T_67;
    .scope S_000002045a312c30;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002045a3b8770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002045a3b8c70_0, 0, 32;
    %vpi_call 2 88 "$display", "========================================" {0 0 0};
    %vpi_call 2 89 "$display", "  fp4 fft ping-pong memory testbench" {0 0 0};
    %vpi_call 2 90 "$display", "========================================" {0 0 0};
    %vpi_call 2 91 "$display", "clock period: 10ns (100mhz)" {0 0 0};
    %vpi_call 2 92 "$display", "memory size: 32 x 8-bit per bank" {0 0 0};
    %vpi_call 2 93 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 96 "$display", "test 1: reset memory" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a3b9350_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b7cd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9530_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 104 "$display", "reset complete.\012" {0 0 0};
    %vpi_call 2 107 "$display", "test 2: write to bank 0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 119 "$display", "write operations complete.\012" {0 0 0};
    %vpi_call 2 122 "$display", "test 3: read from bank 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %vpi_call 2 134 "$display", "read operations complete.\012" {0 0 0};
    %vpi_call 2 137 "$display", "test 4: write to bank 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 86, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 149 "$display", "write operations complete.\012" {0 0 0};
    %vpi_call 2 152 "$display", "test 5: read from bank 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 86, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %vpi_call 2 164 "$display", "read operations complete.\012" {0 0 0};
    %vpi_call 2 167 "$display", "test 6: ping-pong bank swap test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 192 "$display", "ping-pong operations complete.\012" {0 0 0};
    %vpi_call 2 195 "$display", "test 7: simultaneous read-write test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002045a3b9c10_0, 0, 5;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000002045a3b8090_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.write_memory, S_000002045a3b18f0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002045a3b9350_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b7cd0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002045a3b9ad0_0, 0, 5;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002045a3b7c30_0, 0, 8;
    %wait E_000002045a320300;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002045a3b7cd0_0, 0, 1;
    %load/vec4 v000002045a3b9030_0;
    %cmpi/e 52, 0, 8;
    %jmp/0xz  T_68.0, 6;
    %vpi_call 2 219 "$display", "simultaneous r/w pass: read %0h while writing to other bank", v000002045a3b9030_0 {0 0 0};
    %load/vec4 v000002045a3b8770_0;
    %addi 1, 0, 32;
    %store/vec4 v000002045a3b8770_0, 0, 32;
    %jmp T_68.1;
T_68.0 ;
    %vpi_call 2 222 "$display", "simultaneous r/w fail: expected %0h got %0h", 8'b00110100, v000002045a3b9030_0 {0 0 0};
    %load/vec4 v000002045a3b8c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002045a3b8c70_0, 0, 32;
T_68.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002045a3b9a30_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002045a308e60_0, 0, 5;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002045a309b80_0, 0, 8;
    %fork TD_tb_fp4_fft_memory_dff.read_memory, S_000002045a327480;
    %join;
    %delay 5000, 0;
    %vpi_call 2 232 "$display", "========================================" {0 0 0};
    %vpi_call 2 233 "$display", "test summary:" {0 0 0};
    %vpi_call 2 234 "$display", "total passed: %0d", v000002045a3b8770_0 {0 0 0};
    %vpi_call 2 235 "$display", "total failed: %0d", v000002045a3b8c70_0 {0 0 0};
    %vpi_call 2 236 "$display", "========================================" {0 0 0};
    %vpi_call 2 237 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_000002045a312c30;
T_69 ;
    %delay 10000000, 0;
    %vpi_call 2 243 "$display", "testbench timeout: simulation ended after 10000ns." {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_memory.v";
    "src/memory_dff.v";
