// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_3_sub\Mysubsystem_19.v
// Created: 2024-07-02 03:40:34
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1830_3_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (In1,
           Out1);


  input   [15:0] In1;  // ufix16_En7
  output  [15:0] Out1;  // ufix16_En7


  wire [16:0] cfblk36_y;  // ufix17_En7
  wire [15:0] cfblk36_out1;  // ufix16_En7
  wire [15:0] cfblk2_out1;  // ufix16_En7


  assign cfblk36_y = {1'b0, In1};
  assign cfblk36_out1 = cfblk36_y[15:0];



  assign cfblk2_out1 = cfblk36_out1 >>> 8'd8;



  assign Out1 = cfblk2_out1;

endmodule  // Mysubsystem_19

