{"Source Block": ["hdl/library/common/ad_pps_receiver.v@52:62@HdlIdDef", "\n  reg   [ 2:0]    gps_pps_m = 3'b0;\n  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n  wire            up_pps_posedge_s;\n\n  // gps_pps is asynchronous from the clk\n"], "Clone Blocks": [["hdl/library/common/ad_pps_receiver.v@50:60", "  // Note: this module should run on the core clock\n  // *************************************************************************\n\n  reg   [ 2:0]    gps_pps_m = 3'b0;\n  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n  wire            up_pps_posedge_s;\n"], ["hdl/library/common/ad_pps_receiver.v@51:61", "  // *************************************************************************\n\n  reg   [ 2:0]    gps_pps_m = 3'b0;\n  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n  wire            up_pps_posedge_s;\n\n"], ["hdl/library/common/ad_pps_receiver.v@49:59", "  // 1PPS reception and reporting counter implementation\n  // Note: this module should run on the core clock\n  // *************************************************************************\n\n  reg   [ 2:0]    gps_pps_m = 3'b0;\n  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n"], ["hdl/library/common/ad_pps_receiver.v@54:64", "  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n  wire            up_pps_posedge_s;\n\n  // gps_pps is asynchronous from the clk\n\n  always @(posedge clk) begin\n"], ["hdl/library/common/ad_pps_receiver.v@55:65", "  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n  wire            pps_posedge_s;\n  wire            up_pps_posedge_s;\n\n  // gps_pps is asynchronous from the clk\n\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n"], ["hdl/library/common/ad_pps_receiver.v@48:58", "  // *************************************************************************\n  // 1PPS reception and reporting counter implementation\n  // Note: this module should run on the core clock\n  // *************************************************************************\n\n  reg   [ 2:0]    gps_pps_m = 3'b0;\n  reg   [ 2:0]    up_pps_m = 3'b0;\n  reg             pps_toggle = 1'b0;\n  reg   [31:0]    free_rcounter = 32'b0;\n  reg   [31:0]    pps_rcounter = 32'b0;\n\n"]], "Diff Content": {"Delete": [], "Add": [[57, "  reg             pps_status = 1'b0;\n"]]}}