ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"shiftregReceiver.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	shiftregReceiver_initVar
  19              		.bss
  20              		.type	shiftregReceiver_initVar, %object
  21              		.size	shiftregReceiver_initVar, 1
  22              	shiftregReceiver_initVar:
  23 0000 00       		.space	1
  24              		.section	.text.shiftregReceiver_Start,"ax",%progbits
  25              		.align	2
  26              		.global	shiftregReceiver_Start
  27              		.thumb
  28              		.thumb_func
  29              		.type	shiftregReceiver_Start, %function
  30              	shiftregReceiver_Start:
  31              	.LFB0:
  32              		.file 1 "Generated_Source\\PSoC5\\shiftregReceiver.c"
   1:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/shiftregReceiver.c **** * File Name: shiftregReceiver.c
   3:Generated_Source\PSoC5/shiftregReceiver.c **** * Version 2.30
   4:Generated_Source\PSoC5/shiftregReceiver.c **** *
   5:Generated_Source\PSoC5/shiftregReceiver.c **** * Description:
   6:Generated_Source\PSoC5/shiftregReceiver.c **** *  This file provides the API source code for the Shift Register component.
   7:Generated_Source\PSoC5/shiftregReceiver.c **** *
   8:Generated_Source\PSoC5/shiftregReceiver.c **** * Note: none
   9:Generated_Source\PSoC5/shiftregReceiver.c **** *
  10:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
  11:Generated_Source\PSoC5/shiftregReceiver.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/shiftregReceiver.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/shiftregReceiver.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/shiftregReceiver.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************/
  16:Generated_Source\PSoC5/shiftregReceiver.c **** 
  17:Generated_Source\PSoC5/shiftregReceiver.c **** #include "shiftregReceiver.h"
  18:Generated_Source\PSoC5/shiftregReceiver.c **** 
  19:Generated_Source\PSoC5/shiftregReceiver.c **** uint8 shiftregReceiver_initVar = 0u;
  20:Generated_Source\PSoC5/shiftregReceiver.c **** 
  21:Generated_Source\PSoC5/shiftregReceiver.c **** 
  22:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
  23:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_Start
  24:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
  25:Generated_Source\PSoC5/shiftregReceiver.c **** *
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 2


  26:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
  27:Generated_Source\PSoC5/shiftregReceiver.c **** *  Starts the Shift Register.
  28:Generated_Source\PSoC5/shiftregReceiver.c **** *
  29:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
  30:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
  31:Generated_Source\PSoC5/shiftregReceiver.c **** *
  32:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
  33:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
  34:Generated_Source\PSoC5/shiftregReceiver.c **** *
  35:Generated_Source\PSoC5/shiftregReceiver.c **** * Global Variables:
  36:Generated_Source\PSoC5/shiftregReceiver.c **** *  shiftregReceiver_initVar - used to check initial configuration, modified on
  37:Generated_Source\PSoC5/shiftregReceiver.c **** *  first function call.
  38:Generated_Source\PSoC5/shiftregReceiver.c **** *
  39:Generated_Source\PSoC5/shiftregReceiver.c **** * Reentrant:
  40:Generated_Source\PSoC5/shiftregReceiver.c **** *  No.
  41:Generated_Source\PSoC5/shiftregReceiver.c **** *
  42:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
  43:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_Start(void) 
  44:Generated_Source\PSoC5/shiftregReceiver.c **** {
  33              		.loc 1 44 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 80B5     		push	{r7, lr}
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 00AF     		add	r7, sp, #0
  42              		.cfi_def_cfa_register 7
  45:Generated_Source\PSoC5/shiftregReceiver.c ****     if(0u == shiftregReceiver_initVar)
  43              		.loc 1 45 0
  44 0004 054B     		ldr	r3, .L3
  45 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  46 0008 002B     		cmp	r3, #0
  47 000a 04D1     		bne	.L2
  46:Generated_Source\PSoC5/shiftregReceiver.c ****     {
  47:Generated_Source\PSoC5/shiftregReceiver.c ****         shiftregReceiver_Init();
  48              		.loc 1 47 0
  49 000c FFF7FEFF 		bl	shiftregReceiver_Init
  48:Generated_Source\PSoC5/shiftregReceiver.c ****         shiftregReceiver_initVar = 1u; /* Component initialized */
  50              		.loc 1 48 0
  51 0010 024B     		ldr	r3, .L3
  52 0012 0122     		movs	r2, #1
  53 0014 1A70     		strb	r2, [r3]
  54              	.L2:
  49:Generated_Source\PSoC5/shiftregReceiver.c ****     }
  50:Generated_Source\PSoC5/shiftregReceiver.c **** 
  51:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_Enable();
  55              		.loc 1 51 0
  56 0016 FFF7FEFF 		bl	shiftregReceiver_Enable
  52:Generated_Source\PSoC5/shiftregReceiver.c **** }
  57              		.loc 1 52 0
  58 001a 80BD     		pop	{r7, pc}
  59              	.L4:
  60              		.align	2
  61              	.L3:
  62 001c 00000000 		.word	shiftregReceiver_initVar
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 3


  63              		.cfi_endproc
  64              	.LFE0:
  65              		.size	shiftregReceiver_Start, .-shiftregReceiver_Start
  66              		.section	.text.shiftregReceiver_Enable,"ax",%progbits
  67              		.align	2
  68              		.global	shiftregReceiver_Enable
  69              		.thumb
  70              		.thumb_func
  71              		.type	shiftregReceiver_Enable, %function
  72              	shiftregReceiver_Enable:
  73              	.LFB1:
  53:Generated_Source\PSoC5/shiftregReceiver.c **** 
  54:Generated_Source\PSoC5/shiftregReceiver.c **** 
  55:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
  56:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_Enable
  57:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
  58:Generated_Source\PSoC5/shiftregReceiver.c **** *
  59:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
  60:Generated_Source\PSoC5/shiftregReceiver.c **** *  Enables the Shift Register.
  61:Generated_Source\PSoC5/shiftregReceiver.c **** *
  62:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
  63:Generated_Source\PSoC5/shiftregReceiver.c **** *  void.
  64:Generated_Source\PSoC5/shiftregReceiver.c **** *
  65:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
  66:Generated_Source\PSoC5/shiftregReceiver.c **** *  void.
  67:Generated_Source\PSoC5/shiftregReceiver.c **** *
  68:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
  69:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_Enable(void) 
  70:Generated_Source\PSoC5/shiftregReceiver.c **** {
  74              		.loc 1 70 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78 0000 80B5     		push	{r7, lr}
  79              		.cfi_def_cfa_offset 8
  80              		.cfi_offset 7, -8
  81              		.cfi_offset 14, -4
  82 0002 00AF     		add	r7, sp, #0
  83              		.cfi_def_cfa_register 7
  71:Generated_Source\PSoC5/shiftregReceiver.c ****     /* Changing address in Datapath Control Store
  72:Generated_Source\PSoC5/shiftregReceiver.c ****        from NOP to component state machine commands space */
  73:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_CONTROL |= shiftregReceiver_CLK_EN;
  84              		.loc 1 73 0
  85 0004 054A     		ldr	r2, .L6
  86 0006 054B     		ldr	r3, .L6
  87 0008 1B78     		ldrb	r3, [r3]
  88 000a DBB2     		uxtb	r3, r3
  89 000c 43F00103 		orr	r3, r3, #1
  90 0010 DBB2     		uxtb	r3, r3
  91 0012 1370     		strb	r3, [r2]
  74:Generated_Source\PSoC5/shiftregReceiver.c **** 
  75:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_EnableInt();
  92              		.loc 1 75 0
  93 0014 FFF7FEFF 		bl	shiftregReceiver_EnableInt
  76:Generated_Source\PSoC5/shiftregReceiver.c **** }
  94              		.loc 1 76 0
  95 0018 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 4


  96              	.L7:
  97 001a 00BF     		.align	2
  98              	.L6:
  99 001c 75640040 		.word	1073767541
 100              		.cfi_endproc
 101              	.LFE1:
 102              		.size	shiftregReceiver_Enable, .-shiftregReceiver_Enable
 103              		.section	.text.shiftregReceiver_Init,"ax",%progbits
 104              		.align	2
 105              		.global	shiftregReceiver_Init
 106              		.thumb
 107              		.thumb_func
 108              		.type	shiftregReceiver_Init, %function
 109              	shiftregReceiver_Init:
 110              	.LFB2:
  77:Generated_Source\PSoC5/shiftregReceiver.c **** 
  78:Generated_Source\PSoC5/shiftregReceiver.c **** 
  79:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
  80:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_Init
  81:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
  82:Generated_Source\PSoC5/shiftregReceiver.c **** *
  83:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
  84:Generated_Source\PSoC5/shiftregReceiver.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  85:Generated_Source\PSoC5/shiftregReceiver.c **** *
  86:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
  87:Generated_Source\PSoC5/shiftregReceiver.c **** *  void.
  88:Generated_Source\PSoC5/shiftregReceiver.c **** *
  89:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
  90:Generated_Source\PSoC5/shiftregReceiver.c **** *  void.
  91:Generated_Source\PSoC5/shiftregReceiver.c **** *
  92:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
  93:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_Init(void) 
  94:Generated_Source\PSoC5/shiftregReceiver.c **** {
 111              		.loc 1 94 0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115 0000 80B5     		push	{r7, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 7, -8
 118              		.cfi_offset 14, -4
 119 0002 00AF     		add	r7, sp, #0
 120              		.cfi_def_cfa_register 7
  95:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SetIntMode(shiftregReceiver_INT_SRC);
 121              		.loc 1 95 0
 122 0004 0220     		movs	r0, #2
 123 0006 FFF7FEFF 		bl	shiftregReceiver_SetIntMode
  96:Generated_Source\PSoC5/shiftregReceiver.c **** }
 124              		.loc 1 96 0
 125 000a 80BD     		pop	{r7, pc}
 126              		.cfi_endproc
 127              	.LFE2:
 128              		.size	shiftregReceiver_Init, .-shiftregReceiver_Init
 129              		.section	.text.shiftregReceiver_Stop,"ax",%progbits
 130              		.align	2
 131              		.global	shiftregReceiver_Stop
 132              		.thumb
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 5


 133              		.thumb_func
 134              		.type	shiftregReceiver_Stop, %function
 135              	shiftregReceiver_Stop:
 136              	.LFB3:
  97:Generated_Source\PSoC5/shiftregReceiver.c **** 
  98:Generated_Source\PSoC5/shiftregReceiver.c **** 
  99:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 100:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_Stop
 101:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 102:Generated_Source\PSoC5/shiftregReceiver.c **** *
 103:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 104:Generated_Source\PSoC5/shiftregReceiver.c **** *  Disables the Shift Register
 105:Generated_Source\PSoC5/shiftregReceiver.c **** *
 106:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 107:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 108:Generated_Source\PSoC5/shiftregReceiver.c **** *
 109:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 110:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 111:Generated_Source\PSoC5/shiftregReceiver.c **** *
 112:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 113:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_Stop(void) 
 114:Generated_Source\PSoC5/shiftregReceiver.c **** {
 137              		.loc 1 114 0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 0
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141 0000 80B5     		push	{r7, lr}
 142              		.cfi_def_cfa_offset 8
 143              		.cfi_offset 7, -8
 144              		.cfi_offset 14, -4
 145 0002 00AF     		add	r7, sp, #0
 146              		.cfi_def_cfa_register 7
 115:Generated_Source\PSoC5/shiftregReceiver.c ****     /*changing Datapath Control Store address to NOP space*/
 116:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_CONTROL &= ((uint8) ~shiftregReceiver_CLK_EN);
 147              		.loc 1 116 0
 148 0004 054A     		ldr	r2, .L10
 149 0006 054B     		ldr	r3, .L10
 150 0008 1B78     		ldrb	r3, [r3]
 151 000a DBB2     		uxtb	r3, r3
 152 000c 23F00103 		bic	r3, r3, #1
 153 0010 DBB2     		uxtb	r3, r3
 154 0012 1370     		strb	r3, [r2]
 117:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_DisableInt();
 155              		.loc 1 117 0
 156 0014 FFF7FEFF 		bl	shiftregReceiver_DisableInt
 118:Generated_Source\PSoC5/shiftregReceiver.c **** }
 157              		.loc 1 118 0
 158 0018 80BD     		pop	{r7, pc}
 159              	.L11:
 160 001a 00BF     		.align	2
 161              	.L10:
 162 001c 75640040 		.word	1073767541
 163              		.cfi_endproc
 164              	.LFE3:
 165              		.size	shiftregReceiver_Stop, .-shiftregReceiver_Stop
 166              		.section	.text.shiftregReceiver_EnableInt,"ax",%progbits
 167              		.align	2
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 6


 168              		.global	shiftregReceiver_EnableInt
 169              		.thumb
 170              		.thumb_func
 171              		.type	shiftregReceiver_EnableInt, %function
 172              	shiftregReceiver_EnableInt:
 173              	.LFB4:
 119:Generated_Source\PSoC5/shiftregReceiver.c **** 
 120:Generated_Source\PSoC5/shiftregReceiver.c **** 
 121:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 122:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_EnableInt
 123:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 124:Generated_Source\PSoC5/shiftregReceiver.c **** *
 125:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 126:Generated_Source\PSoC5/shiftregReceiver.c **** *  Enables the Shift Register interrupt.
 127:Generated_Source\PSoC5/shiftregReceiver.c **** *
 128:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 129:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 130:Generated_Source\PSoC5/shiftregReceiver.c **** *
 131:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 132:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 133:Generated_Source\PSoC5/shiftregReceiver.c **** *
 134:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 135:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_EnableInt(void) 
 136:Generated_Source\PSoC5/shiftregReceiver.c **** {
 174              		.loc 1 136 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 8
 177              		@ frame_needed = 1, uses_anonymous_args = 0
 178 0000 80B5     		push	{r7, lr}
 179              		.cfi_def_cfa_offset 8
 180              		.cfi_offset 7, -8
 181              		.cfi_offset 14, -4
 182 0002 82B0     		sub	sp, sp, #8
 183              		.cfi_def_cfa_offset 16
 184 0004 00AF     		add	r7, sp, #0
 185              		.cfi_def_cfa_register 7
 137:Generated_Source\PSoC5/shiftregReceiver.c ****     uint8 interruptState;
 138:Generated_Source\PSoC5/shiftregReceiver.c **** 
 139:Generated_Source\PSoC5/shiftregReceiver.c ****     interruptState = CyEnterCriticalSection();
 186              		.loc 1 139 0
 187 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 188 000a 0346     		mov	r3, r0
 189 000c FB71     		strb	r3, [r7, #7]
 140:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_AUX_CONTROL |= shiftregReceiver_INTERRUPTS_ENABLE;
 190              		.loc 1 140 0
 191 000e 074A     		ldr	r2, .L13
 192 0010 064B     		ldr	r3, .L13
 193 0012 1B78     		ldrb	r3, [r3]
 194 0014 DBB2     		uxtb	r3, r3
 195 0016 43F01003 		orr	r3, r3, #16
 196 001a DBB2     		uxtb	r3, r3
 197 001c 1370     		strb	r3, [r2]
 141:Generated_Source\PSoC5/shiftregReceiver.c ****     CyExitCriticalSection(interruptState);
 198              		.loc 1 141 0
 199 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 200 0020 1846     		mov	r0, r3
 201 0022 FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 7


 142:Generated_Source\PSoC5/shiftregReceiver.c **** }
 202              		.loc 1 142 0
 203 0026 0837     		adds	r7, r7, #8
 204              		.cfi_def_cfa_offset 8
 205 0028 BD46     		mov	sp, r7
 206              		.cfi_def_cfa_register 13
 207              		@ sp needed
 208 002a 80BD     		pop	{r7, pc}
 209              	.L14:
 210              		.align	2
 211              	.L13:
 212 002c 95640040 		.word	1073767573
 213              		.cfi_endproc
 214              	.LFE4:
 215              		.size	shiftregReceiver_EnableInt, .-shiftregReceiver_EnableInt
 216              		.section	.text.shiftregReceiver_DisableInt,"ax",%progbits
 217              		.align	2
 218              		.global	shiftregReceiver_DisableInt
 219              		.thumb
 220              		.thumb_func
 221              		.type	shiftregReceiver_DisableInt, %function
 222              	shiftregReceiver_DisableInt:
 223              	.LFB5:
 143:Generated_Source\PSoC5/shiftregReceiver.c **** 
 144:Generated_Source\PSoC5/shiftregReceiver.c **** 
 145:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 146:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_DisableInt
 147:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 148:Generated_Source\PSoC5/shiftregReceiver.c **** *
 149:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 150:Generated_Source\PSoC5/shiftregReceiver.c **** *  Disables the Shift Register interrupt.
 151:Generated_Source\PSoC5/shiftregReceiver.c **** *
 152:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 153:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 154:Generated_Source\PSoC5/shiftregReceiver.c **** *
 155:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 156:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 157:Generated_Source\PSoC5/shiftregReceiver.c **** *
 158:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 159:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_DisableInt(void) 
 160:Generated_Source\PSoC5/shiftregReceiver.c **** {
 224              		.loc 1 160 0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 1, uses_anonymous_args = 0
 228 0000 80B5     		push	{r7, lr}
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 7, -8
 231              		.cfi_offset 14, -4
 232 0002 82B0     		sub	sp, sp, #8
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              		.cfi_def_cfa_register 7
 161:Generated_Source\PSoC5/shiftregReceiver.c ****     uint8 interruptState;
 162:Generated_Source\PSoC5/shiftregReceiver.c **** 
 163:Generated_Source\PSoC5/shiftregReceiver.c ****     interruptState = CyEnterCriticalSection();
 236              		.loc 1 163 0
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 8


 237 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 238 000a 0346     		mov	r3, r0
 239 000c FB71     		strb	r3, [r7, #7]
 164:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_AUX_CONTROL &= ((uint8) ~shiftregReceiver_INTERRUPTS_ENABLE);
 240              		.loc 1 164 0
 241 000e 074A     		ldr	r2, .L16
 242 0010 064B     		ldr	r3, .L16
 243 0012 1B78     		ldrb	r3, [r3]
 244 0014 DBB2     		uxtb	r3, r3
 245 0016 23F01003 		bic	r3, r3, #16
 246 001a DBB2     		uxtb	r3, r3
 247 001c 1370     		strb	r3, [r2]
 165:Generated_Source\PSoC5/shiftregReceiver.c ****     CyExitCriticalSection(interruptState);
 248              		.loc 1 165 0
 249 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 250 0020 1846     		mov	r0, r3
 251 0022 FFF7FEFF 		bl	CyExitCriticalSection
 166:Generated_Source\PSoC5/shiftregReceiver.c **** }
 252              		.loc 1 166 0
 253 0026 0837     		adds	r7, r7, #8
 254              		.cfi_def_cfa_offset 8
 255 0028 BD46     		mov	sp, r7
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
 258 002a 80BD     		pop	{r7, pc}
 259              	.L17:
 260              		.align	2
 261              	.L16:
 262 002c 95640040 		.word	1073767573
 263              		.cfi_endproc
 264              	.LFE5:
 265              		.size	shiftregReceiver_DisableInt, .-shiftregReceiver_DisableInt
 266              		.section	.text.shiftregReceiver_GetFIFOStatus,"ax",%progbits
 267              		.align	2
 268              		.global	shiftregReceiver_GetFIFOStatus
 269              		.thumb
 270              		.thumb_func
 271              		.type	shiftregReceiver_GetFIFOStatus, %function
 272              	shiftregReceiver_GetFIFOStatus:
 273              	.LFB6:
 167:Generated_Source\PSoC5/shiftregReceiver.c **** 
 168:Generated_Source\PSoC5/shiftregReceiver.c **** 
 169:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 170:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_GetFIFOStatus
 171:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 172:Generated_Source\PSoC5/shiftregReceiver.c **** *
 173:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 174:Generated_Source\PSoC5/shiftregReceiver.c **** *  Returns current status of input or output FIFO.
 175:Generated_Source\PSoC5/shiftregReceiver.c **** *
 176:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 177:Generated_Source\PSoC5/shiftregReceiver.c **** *  fifoId.
 178:Generated_Source\PSoC5/shiftregReceiver.c **** *
 179:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 180:Generated_Source\PSoC5/shiftregReceiver.c **** *  FIFO status.
 181:Generated_Source\PSoC5/shiftregReceiver.c **** *
 182:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/shiftregReceiver.c **** uint8 shiftregReceiver_GetFIFOStatus(uint8 fifoId) 
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 9


 184:Generated_Source\PSoC5/shiftregReceiver.c **** {
 274              		.loc 1 184 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 16
 277              		@ frame_needed = 1, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 279 0000 80B4     		push	{r7}
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 7, -4
 282 0002 85B0     		sub	sp, sp, #20
 283              		.cfi_def_cfa_offset 24
 284 0004 00AF     		add	r7, sp, #0
 285              		.cfi_def_cfa_register 7
 286 0006 0346     		mov	r3, r0
 287 0008 FB71     		strb	r3, [r7, #7]
 185:Generated_Source\PSoC5/shiftregReceiver.c ****     uint8 result;
 186:Generated_Source\PSoC5/shiftregReceiver.c **** 
 187:Generated_Source\PSoC5/shiftregReceiver.c ****     result = shiftregReceiver_RET_FIFO_NOT_DEFINED;
 288              		.loc 1 187 0
 289 000a FE23     		movs	r3, #254
 290 000c FB73     		strb	r3, [r7, #15]
 188:Generated_Source\PSoC5/shiftregReceiver.c **** 
 189:Generated_Source\PSoC5/shiftregReceiver.c ****     #if(0u != shiftregReceiver_USE_INPUT_FIFO)
 190:Generated_Source\PSoC5/shiftregReceiver.c ****         if(shiftregReceiver_IN_FIFO == fifoId)
 191:Generated_Source\PSoC5/shiftregReceiver.c ****         {
 192:Generated_Source\PSoC5/shiftregReceiver.c ****             switch(shiftregReceiver_GET_IN_FIFO_STS)
 193:Generated_Source\PSoC5/shiftregReceiver.c ****             {
 194:Generated_Source\PSoC5/shiftregReceiver.c ****                 case shiftregReceiver_IN_FIFO_FULL :
 195:Generated_Source\PSoC5/shiftregReceiver.c ****                     result = shiftregReceiver_RET_FIFO_FULL;
 196:Generated_Source\PSoC5/shiftregReceiver.c ****                     break;
 197:Generated_Source\PSoC5/shiftregReceiver.c **** 
 198:Generated_Source\PSoC5/shiftregReceiver.c ****                 case shiftregReceiver_IN_FIFO_EMPTY :
 199:Generated_Source\PSoC5/shiftregReceiver.c ****                     result = shiftregReceiver_RET_FIFO_EMPTY;
 200:Generated_Source\PSoC5/shiftregReceiver.c ****                     break;
 201:Generated_Source\PSoC5/shiftregReceiver.c **** 
 202:Generated_Source\PSoC5/shiftregReceiver.c ****                 case shiftregReceiver_IN_FIFO_PARTIAL:
 203:Generated_Source\PSoC5/shiftregReceiver.c ****                     result = shiftregReceiver_RET_FIFO_PARTIAL;
 204:Generated_Source\PSoC5/shiftregReceiver.c ****                     break;
 205:Generated_Source\PSoC5/shiftregReceiver.c ****                     
 206:Generated_Source\PSoC5/shiftregReceiver.c ****                 default:
 207:Generated_Source\PSoC5/shiftregReceiver.c ****                     /* Initial result value, while 
 208:Generated_Source\PSoC5/shiftregReceiver.c ****                        IN_FIFO_EMPTY case is false 
 209:Generated_Source\PSoC5/shiftregReceiver.c ****                      */
 210:Generated_Source\PSoC5/shiftregReceiver.c ****                     result = shiftregReceiver_RET_FIFO_EMPTY;
 211:Generated_Source\PSoC5/shiftregReceiver.c ****                     break;
 212:Generated_Source\PSoC5/shiftregReceiver.c ****             }   
 213:Generated_Source\PSoC5/shiftregReceiver.c ****         }
 214:Generated_Source\PSoC5/shiftregReceiver.c ****     #endif /* (0u != shiftregReceiver_USE_INPUT_FIFO) */
 215:Generated_Source\PSoC5/shiftregReceiver.c **** 
 216:Generated_Source\PSoC5/shiftregReceiver.c ****     if(shiftregReceiver_OUT_FIFO == fifoId)
 291              		.loc 1 216 0
 292 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 293 0010 022B     		cmp	r3, #2
 294 0012 18D1     		bne	.L19
 217:Generated_Source\PSoC5/shiftregReceiver.c ****     {
 218:Generated_Source\PSoC5/shiftregReceiver.c ****         switch(shiftregReceiver_GET_OUT_FIFO_STS)
 295              		.loc 1 218 0
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 10


 296 0014 0F4B     		ldr	r3, .L26
 297 0016 1B78     		ldrb	r3, [r3]
 298 0018 DBB2     		uxtb	r3, r3
 299 001a 03F06003 		and	r3, r3, #96
 300 001e 5B09     		lsrs	r3, r3, #5
 301 0020 012B     		cmp	r3, #1
 302 0022 04D0     		beq	.L21
 303 0024 012B     		cmp	r3, #1
 304 0026 05D3     		bcc	.L22
 305 0028 022B     		cmp	r3, #2
 306 002a 06D0     		beq	.L23
 307 002c 08E0     		b	.L25
 308              	.L21:
 219:Generated_Source\PSoC5/shiftregReceiver.c ****         {
 220:Generated_Source\PSoC5/shiftregReceiver.c ****             case shiftregReceiver_OUT_FIFO_FULL :
 221:Generated_Source\PSoC5/shiftregReceiver.c ****                 result = shiftregReceiver_RET_FIFO_FULL;
 309              		.loc 1 221 0
 310 002e 0023     		movs	r3, #0
 311 0030 FB73     		strb	r3, [r7, #15]
 222:Generated_Source\PSoC5/shiftregReceiver.c ****                 break;
 312              		.loc 1 222 0
 313 0032 08E0     		b	.L19
 314              	.L22:
 223:Generated_Source\PSoC5/shiftregReceiver.c **** 
 224:Generated_Source\PSoC5/shiftregReceiver.c ****             case shiftregReceiver_OUT_FIFO_EMPTY :
 225:Generated_Source\PSoC5/shiftregReceiver.c ****                 result = shiftregReceiver_RET_FIFO_EMPTY;
 315              		.loc 1 225 0
 316 0034 0223     		movs	r3, #2
 317 0036 FB73     		strb	r3, [r7, #15]
 226:Generated_Source\PSoC5/shiftregReceiver.c ****                 break;
 318              		.loc 1 226 0
 319 0038 05E0     		b	.L19
 320              	.L23:
 227:Generated_Source\PSoC5/shiftregReceiver.c **** 
 228:Generated_Source\PSoC5/shiftregReceiver.c ****             case shiftregReceiver_OUT_FIFO_PARTIAL :
 229:Generated_Source\PSoC5/shiftregReceiver.c ****                 result = shiftregReceiver_RET_FIFO_PARTIAL;
 321              		.loc 1 229 0
 322 003a 0123     		movs	r3, #1
 323 003c FB73     		strb	r3, [r7, #15]
 230:Generated_Source\PSoC5/shiftregReceiver.c ****                 break;
 324              		.loc 1 230 0
 325 003e 02E0     		b	.L19
 326              	.L25:
 231:Generated_Source\PSoC5/shiftregReceiver.c **** 
 232:Generated_Source\PSoC5/shiftregReceiver.c ****             default:
 233:Generated_Source\PSoC5/shiftregReceiver.c ****                 /* Initial result value, while 
 234:Generated_Source\PSoC5/shiftregReceiver.c ****                    OUT_FIFO_FULL case is false 
 235:Generated_Source\PSoC5/shiftregReceiver.c ****                  */
 236:Generated_Source\PSoC5/shiftregReceiver.c ****                 result = shiftregReceiver_RET_FIFO_FULL;
 327              		.loc 1 236 0
 328 0040 0023     		movs	r3, #0
 329 0042 FB73     		strb	r3, [r7, #15]
 237:Generated_Source\PSoC5/shiftregReceiver.c ****                 break;
 330              		.loc 1 237 0
 331 0044 00BF     		nop
 332              	.L19:
 238:Generated_Source\PSoC5/shiftregReceiver.c ****         }
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 11


 239:Generated_Source\PSoC5/shiftregReceiver.c ****     }
 240:Generated_Source\PSoC5/shiftregReceiver.c **** 
 241:Generated_Source\PSoC5/shiftregReceiver.c ****     return(result);
 333              		.loc 1 241 0
 334 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 242:Generated_Source\PSoC5/shiftregReceiver.c **** }
 335              		.loc 1 242 0
 336 0048 1846     		mov	r0, r3
 337 004a 1437     		adds	r7, r7, #20
 338              		.cfi_def_cfa_offset 4
 339 004c BD46     		mov	sp, r7
 340              		.cfi_def_cfa_register 13
 341              		@ sp needed
 342 004e 5DF8047B 		ldr	r7, [sp], #4
 343              		.cfi_restore 7
 344              		.cfi_def_cfa_offset 0
 345 0052 7047     		bx	lr
 346              	.L27:
 347              		.align	2
 348              	.L26:
 349 0054 65640040 		.word	1073767525
 350              		.cfi_endproc
 351              	.LFE6:
 352              		.size	shiftregReceiver_GetFIFOStatus, .-shiftregReceiver_GetFIFOStatus
 353              		.section	.text.shiftregReceiver_SetIntMode,"ax",%progbits
 354              		.align	2
 355              		.global	shiftregReceiver_SetIntMode
 356              		.thumb
 357              		.thumb_func
 358              		.type	shiftregReceiver_SetIntMode, %function
 359              	shiftregReceiver_SetIntMode:
 360              	.LFB7:
 243:Generated_Source\PSoC5/shiftregReceiver.c **** 
 244:Generated_Source\PSoC5/shiftregReceiver.c **** 
 245:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 246:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_SetIntMode
 247:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 248:Generated_Source\PSoC5/shiftregReceiver.c **** *
 249:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 250:Generated_Source\PSoC5/shiftregReceiver.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 251:Generated_Source\PSoC5/shiftregReceiver.c **** *  sources may be ORed together
 252:Generated_Source\PSoC5/shiftregReceiver.c **** *
 253:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 254:Generated_Source\PSoC5/shiftregReceiver.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 255:Generated_Source\PSoC5/shiftregReceiver.c **** *  source/s.
 256:Generated_Source\PSoC5/shiftregReceiver.c **** *
 257:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 258:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 259:Generated_Source\PSoC5/shiftregReceiver.c **** *
 260:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 261:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_SetIntMode(uint8 interruptSource) 
 262:Generated_Source\PSoC5/shiftregReceiver.c **** {
 361              		.loc 1 262 0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 1, uses_anonymous_args = 0
 365              		@ link register save eliminated.
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 12


 366 0000 80B4     		push	{r7}
 367              		.cfi_def_cfa_offset 4
 368              		.cfi_offset 7, -4
 369 0002 83B0     		sub	sp, sp, #12
 370              		.cfi_def_cfa_offset 16
 371 0004 00AF     		add	r7, sp, #0
 372              		.cfi_def_cfa_register 7
 373 0006 0346     		mov	r3, r0
 374 0008 FB71     		strb	r3, [r7, #7]
 263:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_STATUS_MASK &= ((uint8) ~shiftregReceiver_INTS_EN_MASK);          /* Clear 
 375              		.loc 1 263 0
 376 000a 0C4A     		ldr	r2, .L29
 377 000c 0B4B     		ldr	r3, .L29
 378 000e 1B78     		ldrb	r3, [r3]
 379 0010 DBB2     		uxtb	r3, r3
 380 0012 23F00703 		bic	r3, r3, #7
 381 0016 DBB2     		uxtb	r3, r3
 382 0018 1370     		strb	r3, [r2]
 264:Generated_Source\PSoC5/shiftregReceiver.c ****     shiftregReceiver_SR_STATUS_MASK |= (interruptSource & shiftregReceiver_INTS_EN_MASK); /* Set in
 383              		.loc 1 264 0
 384 001a 0849     		ldr	r1, .L29
 385 001c 074B     		ldr	r3, .L29
 386 001e 1B78     		ldrb	r3, [r3]
 387 0020 DAB2     		uxtb	r2, r3
 388 0022 FB79     		ldrb	r3, [r7, #7]
 389 0024 03F00703 		and	r3, r3, #7
 390 0028 DBB2     		uxtb	r3, r3
 391 002a 1343     		orrs	r3, r3, r2
 392 002c DBB2     		uxtb	r3, r3
 393 002e 0B70     		strb	r3, [r1]
 265:Generated_Source\PSoC5/shiftregReceiver.c **** }
 394              		.loc 1 265 0
 395 0030 0C37     		adds	r7, r7, #12
 396              		.cfi_def_cfa_offset 4
 397 0032 BD46     		mov	sp, r7
 398              		.cfi_def_cfa_register 13
 399              		@ sp needed
 400 0034 5DF8047B 		ldr	r7, [sp], #4
 401              		.cfi_restore 7
 402              		.cfi_def_cfa_offset 0
 403 0038 7047     		bx	lr
 404              	.L30:
 405 003a 00BF     		.align	2
 406              	.L29:
 407 003c 85640040 		.word	1073767557
 408              		.cfi_endproc
 409              	.LFE7:
 410              		.size	shiftregReceiver_SetIntMode, .-shiftregReceiver_SetIntMode
 411              		.section	.text.shiftregReceiver_GetIntStatus,"ax",%progbits
 412              		.align	2
 413              		.global	shiftregReceiver_GetIntStatus
 414              		.thumb
 415              		.thumb_func
 416              		.type	shiftregReceiver_GetIntStatus, %function
 417              	shiftregReceiver_GetIntStatus:
 418              	.LFB8:
 266:Generated_Source\PSoC5/shiftregReceiver.c **** 
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 13


 267:Generated_Source\PSoC5/shiftregReceiver.c **** 
 268:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 269:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_GetIntStatus
 270:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 271:Generated_Source\PSoC5/shiftregReceiver.c **** *
 272:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 273:Generated_Source\PSoC5/shiftregReceiver.c **** *  Gets the Shift Register Interrupt status.
 274:Generated_Source\PSoC5/shiftregReceiver.c **** *
 275:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 276:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 277:Generated_Source\PSoC5/shiftregReceiver.c **** *
 278:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 279:Generated_Source\PSoC5/shiftregReceiver.c **** *  Byte containing the constant for the selected interrupt source/s.
 280:Generated_Source\PSoC5/shiftregReceiver.c **** *
 281:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/shiftregReceiver.c **** uint8 shiftregReceiver_GetIntStatus(void) 
 283:Generated_Source\PSoC5/shiftregReceiver.c **** {
 419              		.loc 1 283 0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 1, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 424 0000 80B4     		push	{r7}
 425              		.cfi_def_cfa_offset 4
 426              		.cfi_offset 7, -4
 427 0002 00AF     		add	r7, sp, #0
 428              		.cfi_def_cfa_register 7
 284:Generated_Source\PSoC5/shiftregReceiver.c ****     return(shiftregReceiver_SR_STATUS & shiftregReceiver_INTS_EN_MASK);
 429              		.loc 1 284 0
 430 0004 054B     		ldr	r3, .L33
 431 0006 1B78     		ldrb	r3, [r3]
 432 0008 DBB2     		uxtb	r3, r3
 433 000a 03F00703 		and	r3, r3, #7
 434 000e DBB2     		uxtb	r3, r3
 285:Generated_Source\PSoC5/shiftregReceiver.c **** }
 435              		.loc 1 285 0
 436 0010 1846     		mov	r0, r3
 437 0012 BD46     		mov	sp, r7
 438              		.cfi_def_cfa_register 13
 439              		@ sp needed
 440 0014 5DF8047B 		ldr	r7, [sp], #4
 441              		.cfi_restore 7
 442              		.cfi_def_cfa_offset 0
 443 0018 7047     		bx	lr
 444              	.L34:
 445 001a 00BF     		.align	2
 446              	.L33:
 447 001c 65640040 		.word	1073767525
 448              		.cfi_endproc
 449              	.LFE8:
 450              		.size	shiftregReceiver_GetIntStatus, .-shiftregReceiver_GetIntStatus
 451              		.section	.text.shiftregReceiver_WriteRegValue,"ax",%progbits
 452              		.align	2
 453              		.global	shiftregReceiver_WriteRegValue
 454              		.thumb
 455              		.thumb_func
 456              		.type	shiftregReceiver_WriteRegValue, %function
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 14


 457              	shiftregReceiver_WriteRegValue:
 458              	.LFB9:
 286:Generated_Source\PSoC5/shiftregReceiver.c **** 
 287:Generated_Source\PSoC5/shiftregReceiver.c **** 
 288:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
 289:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_WriteRegValue
 290:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 291:Generated_Source\PSoC5/shiftregReceiver.c **** *
 292:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 293:Generated_Source\PSoC5/shiftregReceiver.c **** *  Send state directly to shift register
 294:Generated_Source\PSoC5/shiftregReceiver.c **** *
 295:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 296:Generated_Source\PSoC5/shiftregReceiver.c **** *  shiftData: containing shift register state.
 297:Generated_Source\PSoC5/shiftregReceiver.c **** *
 298:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 299:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 300:Generated_Source\PSoC5/shiftregReceiver.c **** *
 301:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 302:Generated_Source\PSoC5/shiftregReceiver.c **** void shiftregReceiver_WriteRegValue(uint8 shiftData)
 303:Generated_Source\PSoC5/shiftregReceiver.c ****                                                                      
 304:Generated_Source\PSoC5/shiftregReceiver.c **** {
 459              		.loc 1 304 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 8
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 464 0000 80B4     		push	{r7}
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 7, -4
 467 0002 83B0     		sub	sp, sp, #12
 468              		.cfi_def_cfa_offset 16
 469 0004 00AF     		add	r7, sp, #0
 470              		.cfi_def_cfa_register 7
 471 0006 0346     		mov	r3, r0
 472 0008 FB71     		strb	r3, [r7, #7]
 305:Generated_Source\PSoC5/shiftregReceiver.c ****     CY_SET_REG8(shiftregReceiver_SHIFT_REG_LSB_PTR, shiftData);
 473              		.loc 1 305 0
 474 000a 044A     		ldr	r2, .L36
 475 000c FB79     		ldrb	r3, [r7, #7]
 476 000e 1370     		strb	r3, [r2]
 306:Generated_Source\PSoC5/shiftregReceiver.c **** }
 477              		.loc 1 306 0
 478 0010 0C37     		adds	r7, r7, #12
 479              		.cfi_def_cfa_offset 4
 480 0012 BD46     		mov	sp, r7
 481              		.cfi_def_cfa_register 13
 482              		@ sp needed
 483 0014 5DF8047B 		ldr	r7, [sp], #4
 484              		.cfi_restore 7
 485              		.cfi_def_cfa_offset 0
 486 0018 7047     		bx	lr
 487              	.L37:
 488 001a 00BF     		.align	2
 489              	.L36:
 490 001c 06640040 		.word	1073767430
 491              		.cfi_endproc
 492              	.LFE9:
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 15


 493              		.size	shiftregReceiver_WriteRegValue, .-shiftregReceiver_WriteRegValue
 494              		.section	.text.shiftregReceiver_ReadData,"ax",%progbits
 495              		.align	2
 496              		.global	shiftregReceiver_ReadData
 497              		.thumb
 498              		.thumb_func
 499              		.type	shiftregReceiver_ReadData, %function
 500              	shiftregReceiver_ReadData:
 501              	.LFB10:
 307:Generated_Source\PSoC5/shiftregReceiver.c **** 
 308:Generated_Source\PSoC5/shiftregReceiver.c **** 
 309:Generated_Source\PSoC5/shiftregReceiver.c **** #if(0u != shiftregReceiver_USE_INPUT_FIFO)
 310:Generated_Source\PSoC5/shiftregReceiver.c ****     /*******************************************************************************
 311:Generated_Source\PSoC5/shiftregReceiver.c ****     * Function Name: shiftregReceiver_WriteData
 312:Generated_Source\PSoC5/shiftregReceiver.c ****     ********************************************************************************
 313:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 314:Generated_Source\PSoC5/shiftregReceiver.c ****     * Summary:
 315:Generated_Source\PSoC5/shiftregReceiver.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 316:Generated_Source\PSoC5/shiftregReceiver.c ****     *  input
 317:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 318:Generated_Source\PSoC5/shiftregReceiver.c ****     * Parameters:
 319:Generated_Source\PSoC5/shiftregReceiver.c ****     *  shiftData: containing shift register state.
 320:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 321:Generated_Source\PSoC5/shiftregReceiver.c ****     * Return:
 322:Generated_Source\PSoC5/shiftregReceiver.c ****     *  Indicates: successful execution of function
 323:Generated_Source\PSoC5/shiftregReceiver.c ****     *  when FIFO is empty; and error when FIFO is full.
 324:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 325:Generated_Source\PSoC5/shiftregReceiver.c ****     * Reentrant:
 326:Generated_Source\PSoC5/shiftregReceiver.c ****     *  No.
 327:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 328:Generated_Source\PSoC5/shiftregReceiver.c ****     *******************************************************************************/
 329:Generated_Source\PSoC5/shiftregReceiver.c ****     cystatus shiftregReceiver_WriteData(uint8 shiftData)
 330:Generated_Source\PSoC5/shiftregReceiver.c ****                                                                          
 331:Generated_Source\PSoC5/shiftregReceiver.c ****     {
 332:Generated_Source\PSoC5/shiftregReceiver.c ****         cystatus result;
 333:Generated_Source\PSoC5/shiftregReceiver.c **** 
 334:Generated_Source\PSoC5/shiftregReceiver.c ****         result = CYRET_INVALID_STATE;
 335:Generated_Source\PSoC5/shiftregReceiver.c **** 
 336:Generated_Source\PSoC5/shiftregReceiver.c ****         /* Writes data into the input FIFO if it is not FULL */
 337:Generated_Source\PSoC5/shiftregReceiver.c ****         if(shiftregReceiver_RET_FIFO_FULL != (shiftregReceiver_GetFIFOStatus(shiftregReceiver_IN_FI
 338:Generated_Source\PSoC5/shiftregReceiver.c ****         {
 339:Generated_Source\PSoC5/shiftregReceiver.c ****             CY_SET_REG8(shiftregReceiver_IN_FIFO_VAL_LSB_PTR, shiftData);
 340:Generated_Source\PSoC5/shiftregReceiver.c ****             result = CYRET_SUCCESS;
 341:Generated_Source\PSoC5/shiftregReceiver.c ****         }
 342:Generated_Source\PSoC5/shiftregReceiver.c **** 
 343:Generated_Source\PSoC5/shiftregReceiver.c ****         return(result);
 344:Generated_Source\PSoC5/shiftregReceiver.c ****     }
 345:Generated_Source\PSoC5/shiftregReceiver.c **** #endif /* (0u != shiftregReceiver_USE_INPUT_FIFO) */
 346:Generated_Source\PSoC5/shiftregReceiver.c **** 
 347:Generated_Source\PSoC5/shiftregReceiver.c **** 
 348:Generated_Source\PSoC5/shiftregReceiver.c **** #if(0u != shiftregReceiver_USE_OUTPUT_FIFO)
 349:Generated_Source\PSoC5/shiftregReceiver.c ****     /*******************************************************************************
 350:Generated_Source\PSoC5/shiftregReceiver.c ****     * Function Name: shiftregReceiver_ReadData
 351:Generated_Source\PSoC5/shiftregReceiver.c ****     ********************************************************************************
 352:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 353:Generated_Source\PSoC5/shiftregReceiver.c ****     * Summary:
 354:Generated_Source\PSoC5/shiftregReceiver.c ****     *  Returns state in FIFO due to Store input.
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 16


 355:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 356:Generated_Source\PSoC5/shiftregReceiver.c ****     * Parameters:
 357:Generated_Source\PSoC5/shiftregReceiver.c ****     *  None.
 358:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 359:Generated_Source\PSoC5/shiftregReceiver.c ****     * Return:
 360:Generated_Source\PSoC5/shiftregReceiver.c ****     *  Shift Register state
 361:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 362:Generated_Source\PSoC5/shiftregReceiver.c ****     * Reentrant:
 363:Generated_Source\PSoC5/shiftregReceiver.c ****     *  No.
 364:Generated_Source\PSoC5/shiftregReceiver.c ****     *
 365:Generated_Source\PSoC5/shiftregReceiver.c ****     *******************************************************************************/
 366:Generated_Source\PSoC5/shiftregReceiver.c ****     uint8 shiftregReceiver_ReadData(void) 
 367:Generated_Source\PSoC5/shiftregReceiver.c ****     {
 502              		.loc 1 367 0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 1, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 507 0000 80B4     		push	{r7}
 508              		.cfi_def_cfa_offset 4
 509              		.cfi_offset 7, -4
 510 0002 00AF     		add	r7, sp, #0
 511              		.cfi_def_cfa_register 7
 368:Generated_Source\PSoC5/shiftregReceiver.c ****         return(CY_GET_REG8(shiftregReceiver_OUT_FIFO_VAL_LSB_PTR));
 512              		.loc 1 368 0
 513 0004 034B     		ldr	r3, .L40
 514 0006 1B78     		ldrb	r3, [r3]
 515 0008 DBB2     		uxtb	r3, r3
 369:Generated_Source\PSoC5/shiftregReceiver.c ****     }
 516              		.loc 1 369 0
 517 000a 1846     		mov	r0, r3
 518 000c BD46     		mov	sp, r7
 519              		.cfi_def_cfa_register 13
 520              		@ sp needed
 521 000e 5DF8047B 		ldr	r7, [sp], #4
 522              		.cfi_restore 7
 523              		.cfi_def_cfa_offset 0
 524 0012 7047     		bx	lr
 525              	.L41:
 526              		.align	2
 527              	.L40:
 528 0014 56640040 		.word	1073767510
 529              		.cfi_endproc
 530              	.LFE10:
 531              		.size	shiftregReceiver_ReadData, .-shiftregReceiver_ReadData
 532              		.section	.text.shiftregReceiver_ReadRegValue,"ax",%progbits
 533              		.align	2
 534              		.global	shiftregReceiver_ReadRegValue
 535              		.thumb
 536              		.thumb_func
 537              		.type	shiftregReceiver_ReadRegValue, %function
 538              	shiftregReceiver_ReadRegValue:
 539              	.LFB11:
 370:Generated_Source\PSoC5/shiftregReceiver.c **** #endif /* (0u != shiftregReceiver_USE_OUTPUT_FIFO) */
 371:Generated_Source\PSoC5/shiftregReceiver.c **** 
 372:Generated_Source\PSoC5/shiftregReceiver.c **** 
 373:Generated_Source\PSoC5/shiftregReceiver.c **** /*******************************************************************************
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 17


 374:Generated_Source\PSoC5/shiftregReceiver.c **** * Function Name: shiftregReceiver_ReadRegValue
 375:Generated_Source\PSoC5/shiftregReceiver.c **** ********************************************************************************
 376:Generated_Source\PSoC5/shiftregReceiver.c **** *
 377:Generated_Source\PSoC5/shiftregReceiver.c **** * Summary:
 378:Generated_Source\PSoC5/shiftregReceiver.c **** *  Directly returns current state in shift register, not data in FIFO due
 379:Generated_Source\PSoC5/shiftregReceiver.c **** *  to Store input.
 380:Generated_Source\PSoC5/shiftregReceiver.c **** *
 381:Generated_Source\PSoC5/shiftregReceiver.c **** * Parameters:
 382:Generated_Source\PSoC5/shiftregReceiver.c **** *  None.
 383:Generated_Source\PSoC5/shiftregReceiver.c **** *
 384:Generated_Source\PSoC5/shiftregReceiver.c **** * Return:
 385:Generated_Source\PSoC5/shiftregReceiver.c **** *  Shift Register state. Clears output FIFO.
 386:Generated_Source\PSoC5/shiftregReceiver.c **** *
 387:Generated_Source\PSoC5/shiftregReceiver.c **** * Reentrant:
 388:Generated_Source\PSoC5/shiftregReceiver.c **** *  No.
 389:Generated_Source\PSoC5/shiftregReceiver.c **** *
 390:Generated_Source\PSoC5/shiftregReceiver.c **** *******************************************************************************/
 391:Generated_Source\PSoC5/shiftregReceiver.c **** uint8 shiftregReceiver_ReadRegValue(void) 
 392:Generated_Source\PSoC5/shiftregReceiver.c **** {
 540              		.loc 1 392 0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 1, uses_anonymous_args = 0
 544 0000 80B5     		push	{r7, lr}
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 7, -8
 547              		.cfi_offset 14, -4
 548 0002 82B0     		sub	sp, sp, #8
 549              		.cfi_def_cfa_offset 16
 550 0004 00AF     		add	r7, sp, #0
 551              		.cfi_def_cfa_register 7
 393:Generated_Source\PSoC5/shiftregReceiver.c ****     uint8 result;
 394:Generated_Source\PSoC5/shiftregReceiver.c **** 
 395:Generated_Source\PSoC5/shiftregReceiver.c ****     /* Clear FIFO before software capture */
 396:Generated_Source\PSoC5/shiftregReceiver.c ****     while(shiftregReceiver_RET_FIFO_EMPTY != shiftregReceiver_GetFIFOStatus(shiftregReceiver_OUT_FI
 552              		.loc 1 396 0
 553 0006 01E0     		b	.L43
 554              	.L44:
 397:Generated_Source\PSoC5/shiftregReceiver.c ****     {
 398:Generated_Source\PSoC5/shiftregReceiver.c ****         (void) CY_GET_REG8(shiftregReceiver_OUT_FIFO_VAL_LSB_PTR);
 555              		.loc 1 398 0
 556 0008 084B     		ldr	r3, .L46
 557 000a 1B78     		ldrb	r3, [r3]
 558              	.L43:
 396:Generated_Source\PSoC5/shiftregReceiver.c ****     {
 559              		.loc 1 396 0
 560 000c 0220     		movs	r0, #2
 561 000e FFF7FEFF 		bl	shiftregReceiver_GetFIFOStatus
 562 0012 0346     		mov	r3, r0
 563 0014 022B     		cmp	r3, #2
 564 0016 F7D1     		bne	.L44
 399:Generated_Source\PSoC5/shiftregReceiver.c ****     }
 400:Generated_Source\PSoC5/shiftregReceiver.c **** 
 401:Generated_Source\PSoC5/shiftregReceiver.c ****     /* Read of 8 bits from A1 causes capture to output FIFO */
 402:Generated_Source\PSoC5/shiftregReceiver.c ****     (void) CY_GET_REG8(shiftregReceiver_SHIFT_REG_CAPTURE_PTR);
 565              		.loc 1 402 0
 566 0018 054B     		ldr	r3, .L46+4
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 18


 567 001a 1B78     		ldrb	r3, [r3]
 403:Generated_Source\PSoC5/shiftregReceiver.c **** 
 404:Generated_Source\PSoC5/shiftregReceiver.c ****     /* Read output FIFO */
 405:Generated_Source\PSoC5/shiftregReceiver.c ****     result  = CY_GET_REG8(shiftregReceiver_OUT_FIFO_VAL_LSB_PTR);
 568              		.loc 1 405 0
 569 001c 034B     		ldr	r3, .L46
 570 001e 1B78     		ldrb	r3, [r3]
 571 0020 FB71     		strb	r3, [r7, #7]
 406:Generated_Source\PSoC5/shiftregReceiver.c ****     
 407:Generated_Source\PSoC5/shiftregReceiver.c ****     #if(0u != (shiftregReceiver_SR_SIZE % 8u))
 408:Generated_Source\PSoC5/shiftregReceiver.c ****         result &= ((uint8) shiftregReceiver_SR_MASK);
 409:Generated_Source\PSoC5/shiftregReceiver.c ****     #endif /* (0u != (shiftregReceiver_SR_SIZE % 8u)) */
 410:Generated_Source\PSoC5/shiftregReceiver.c ****     
 411:Generated_Source\PSoC5/shiftregReceiver.c ****     return(result);
 572              		.loc 1 411 0
 573 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 412:Generated_Source\PSoC5/shiftregReceiver.c **** }
 574              		.loc 1 412 0
 575 0024 1846     		mov	r0, r3
 576 0026 0837     		adds	r7, r7, #8
 577              		.cfi_def_cfa_offset 8
 578 0028 BD46     		mov	sp, r7
 579              		.cfi_def_cfa_register 13
 580              		@ sp needed
 581 002a 80BD     		pop	{r7, pc}
 582              	.L47:
 583              		.align	2
 584              	.L46:
 585 002c 56640040 		.word	1073767510
 586 0030 16640040 		.word	1073767446
 587              		.cfi_endproc
 588              	.LFE11:
 589              		.size	shiftregReceiver_ReadRegValue, .-shiftregReceiver_ReadRegValue
 590              		.text
 591              	.Letext0:
 592              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 593              		.section	.debug_info,"",%progbits
 594              	.Ldebug_info0:
 595 0000 16020000 		.4byte	0x216
 596 0004 0400     		.2byte	0x4
 597 0006 00000000 		.4byte	.Ldebug_abbrev0
 598 000a 04       		.byte	0x4
 599 000b 01       		.uleb128 0x1
 600 000c 09010000 		.4byte	.LASF32
 601 0010 01       		.byte	0x1
 602 0011 D8010000 		.4byte	.LASF33
 603 0015 00000000 		.4byte	.LASF34
 604 0019 00000000 		.4byte	.Ldebug_ranges0+0
 605 001d 00000000 		.4byte	0
 606 0021 00000000 		.4byte	.Ldebug_line0
 607 0025 02       		.uleb128 0x2
 608 0026 01       		.byte	0x1
 609 0027 06       		.byte	0x6
 610 0028 15030000 		.4byte	.LASF0
 611 002c 02       		.uleb128 0x2
 612 002d 01       		.byte	0x1
 613 002e 08       		.byte	0x8
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 19


 614 002f C8000000 		.4byte	.LASF1
 615 0033 02       		.uleb128 0x2
 616 0034 02       		.byte	0x2
 617 0035 05       		.byte	0x5
 618 0036 B4010000 		.4byte	.LASF2
 619 003a 02       		.uleb128 0x2
 620 003b 02       		.byte	0x2
 621 003c 07       		.byte	0x7
 622 003d 63000000 		.4byte	.LASF3
 623 0041 02       		.uleb128 0x2
 624 0042 04       		.byte	0x4
 625 0043 05       		.byte	0x5
 626 0044 D2020000 		.4byte	.LASF4
 627 0048 02       		.uleb128 0x2
 628 0049 04       		.byte	0x4
 629 004a 07       		.byte	0x7
 630 004b EA000000 		.4byte	.LASF5
 631 004f 02       		.uleb128 0x2
 632 0050 08       		.byte	0x8
 633 0051 05       		.byte	0x5
 634 0052 36020000 		.4byte	.LASF6
 635 0056 02       		.uleb128 0x2
 636 0057 08       		.byte	0x8
 637 0058 07       		.byte	0x7
 638 0059 0F020000 		.4byte	.LASF7
 639 005d 03       		.uleb128 0x3
 640 005e 04       		.byte	0x4
 641 005f 05       		.byte	0x5
 642 0060 696E7400 		.ascii	"int\000"
 643 0064 02       		.uleb128 0x2
 644 0065 04       		.byte	0x4
 645 0066 07       		.byte	0x7
 646 0067 02020000 		.4byte	.LASF8
 647 006b 04       		.uleb128 0x4
 648 006c FC000000 		.4byte	.LASF12
 649 0070 02       		.byte	0x2
 650 0071 9201     		.2byte	0x192
 651 0073 2C000000 		.4byte	0x2c
 652 0077 02       		.uleb128 0x2
 653 0078 04       		.byte	0x4
 654 0079 04       		.byte	0x4
 655 007a C2000000 		.4byte	.LASF9
 656 007e 02       		.uleb128 0x2
 657 007f 08       		.byte	0x8
 658 0080 04       		.byte	0x4
 659 0081 97010000 		.4byte	.LASF10
 660 0085 02       		.uleb128 0x2
 661 0086 01       		.byte	0x1
 662 0087 08       		.byte	0x8
 663 0088 44020000 		.4byte	.LASF11
 664 008c 04       		.uleb128 0x4
 665 008d D6000000 		.4byte	.LASF13
 666 0091 02       		.byte	0x2
 667 0092 3C02     		.2byte	0x23c
 668 0094 98000000 		.4byte	0x98
 669 0098 05       		.uleb128 0x5
 670 0099 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 20


 671 009d 02       		.uleb128 0x2
 672 009e 04       		.byte	0x4
 673 009f 07       		.byte	0x7
 674 00a0 2D020000 		.4byte	.LASF14
 675 00a4 06       		.uleb128 0x6
 676 00a5 4C000000 		.4byte	.LASF15
 677 00a9 01       		.byte	0x1
 678 00aa 2B       		.byte	0x2b
 679 00ab 00000000 		.4byte	.LFB0
 680 00af 20000000 		.4byte	.LFE0-.LFB0
 681 00b3 01       		.uleb128 0x1
 682 00b4 9C       		.byte	0x9c
 683 00b5 06       		.uleb128 0x6
 684 00b6 76000000 		.4byte	.LASF16
 685 00ba 01       		.byte	0x1
 686 00bb 45       		.byte	0x45
 687 00bc 00000000 		.4byte	.LFB1
 688 00c0 20000000 		.4byte	.LFE1-.LFB1
 689 00c4 01       		.uleb128 0x1
 690 00c5 9C       		.byte	0x9c
 691 00c6 06       		.uleb128 0x6
 692 00c7 9E010000 		.4byte	.LASF17
 693 00cb 01       		.byte	0x1
 694 00cc 5D       		.byte	0x5d
 695 00cd 00000000 		.4byte	.LFB2
 696 00d1 0C000000 		.4byte	.LFE2-.LFB2
 697 00d5 01       		.uleb128 0x1
 698 00d6 9C       		.byte	0x9c
 699 00d7 06       		.uleb128 0x6
 700 00d8 63020000 		.4byte	.LASF18
 701 00dc 01       		.byte	0x1
 702 00dd 71       		.byte	0x71
 703 00de 00000000 		.4byte	.LFB3
 704 00e2 20000000 		.4byte	.LFE3-.LFB3
 705 00e6 01       		.uleb128 0x1
 706 00e7 9C       		.byte	0x9c
 707 00e8 07       		.uleb128 0x7
 708 00e9 A7000000 		.4byte	.LASF19
 709 00ed 01       		.byte	0x1
 710 00ee 87       		.byte	0x87
 711 00ef 00000000 		.4byte	.LFB4
 712 00f3 30000000 		.4byte	.LFE4-.LFB4
 713 00f7 01       		.uleb128 0x1
 714 00f8 9C       		.byte	0x9c
 715 00f9 0C010000 		.4byte	0x10c
 716 00fd 08       		.uleb128 0x8
 717 00fe DB000000 		.4byte	.LASF21
 718 0102 01       		.byte	0x1
 719 0103 89       		.byte	0x89
 720 0104 6B000000 		.4byte	0x6b
 721 0108 02       		.uleb128 0x2
 722 0109 91       		.byte	0x91
 723 010a 77       		.sleb128 -9
 724 010b 00       		.byte	0
 725 010c 07       		.uleb128 0x7
 726 010d B6020000 		.4byte	.LASF20
 727 0111 01       		.byte	0x1
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 21


 728 0112 9F       		.byte	0x9f
 729 0113 00000000 		.4byte	.LFB5
 730 0117 30000000 		.4byte	.LFE5-.LFB5
 731 011b 01       		.uleb128 0x1
 732 011c 9C       		.byte	0x9c
 733 011d 30010000 		.4byte	0x130
 734 0121 08       		.uleb128 0x8
 735 0122 DB000000 		.4byte	.LASF21
 736 0126 01       		.byte	0x1
 737 0127 A1       		.byte	0xa1
 738 0128 6B000000 		.4byte	0x6b
 739 012c 02       		.uleb128 0x2
 740 012d 91       		.byte	0x91
 741 012e 77       		.sleb128 -9
 742 012f 00       		.byte	0
 743 0130 09       		.uleb128 0x9
 744 0131 79020000 		.4byte	.LASF30
 745 0135 01       		.byte	0x1
 746 0136 B7       		.byte	0xb7
 747 0137 6B000000 		.4byte	0x6b
 748 013b 00000000 		.4byte	.LFB6
 749 013f 58000000 		.4byte	.LFE6-.LFB6
 750 0143 01       		.uleb128 0x1
 751 0144 9C       		.byte	0x9c
 752 0145 66010000 		.4byte	0x166
 753 0149 0A       		.uleb128 0xa
 754 014a 02010000 		.4byte	.LASF24
 755 014e 01       		.byte	0x1
 756 014f B7       		.byte	0xb7
 757 0150 6B000000 		.4byte	0x6b
 758 0154 02       		.uleb128 0x2
 759 0155 91       		.byte	0x91
 760 0156 6F       		.sleb128 -17
 761 0157 08       		.uleb128 0x8
 762 0158 26020000 		.4byte	.LASF22
 763 015c 01       		.byte	0x1
 764 015d B9       		.byte	0xb9
 765 015e 6B000000 		.4byte	0x6b
 766 0162 02       		.uleb128 0x2
 767 0163 91       		.byte	0x91
 768 0164 77       		.sleb128 -9
 769 0165 00       		.byte	0
 770 0166 0B       		.uleb128 0xb
 771 0167 F9020000 		.4byte	.LASF23
 772 016b 01       		.byte	0x1
 773 016c 0501     		.2byte	0x105
 774 016e 00000000 		.4byte	.LFB7
 775 0172 40000000 		.4byte	.LFE7-.LFB7
 776 0176 01       		.uleb128 0x1
 777 0177 9C       		.byte	0x9c
 778 0178 8C010000 		.4byte	0x18c
 779 017c 0C       		.uleb128 0xc
 780 017d BE010000 		.4byte	.LASF25
 781 0181 01       		.byte	0x1
 782 0182 0501     		.2byte	0x105
 783 0184 6B000000 		.4byte	0x6b
 784 0188 02       		.uleb128 0x2
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 22


 785 0189 91       		.byte	0x91
 786 018a 77       		.sleb128 -9
 787 018b 00       		.byte	0
 788 018c 0D       		.uleb128 0xd
 789 018d 98020000 		.4byte	.LASF28
 790 0191 01       		.byte	0x1
 791 0192 1A01     		.2byte	0x11a
 792 0194 6B000000 		.4byte	0x6b
 793 0198 00000000 		.4byte	.LFB8
 794 019c 20000000 		.4byte	.LFE8-.LFB8
 795 01a0 01       		.uleb128 0x1
 796 01a1 9C       		.byte	0x9c
 797 01a2 0B       		.uleb128 0xb
 798 01a3 21030000 		.4byte	.LASF26
 799 01a7 01       		.byte	0x1
 800 01a8 2E01     		.2byte	0x12e
 801 01aa 00000000 		.4byte	.LFB9
 802 01ae 20000000 		.4byte	.LFE9-.LFB9
 803 01b2 01       		.uleb128 0x1
 804 01b3 9C       		.byte	0x9c
 805 01b4 C8010000 		.4byte	0x1c8
 806 01b8 0C       		.uleb128 0xc
 807 01b9 CE010000 		.4byte	.LASF27
 808 01bd 01       		.byte	0x1
 809 01be 2E01     		.2byte	0x12e
 810 01c0 6B000000 		.4byte	0x6b
 811 01c4 02       		.uleb128 0x2
 812 01c5 91       		.byte	0x91
 813 01c6 77       		.sleb128 -9
 814 01c7 00       		.byte	0
 815 01c8 0D       		.uleb128 0xd
 816 01c9 49020000 		.4byte	.LASF29
 817 01cd 01       		.byte	0x1
 818 01ce 6E01     		.2byte	0x16e
 819 01d0 6B000000 		.4byte	0x6b
 820 01d4 00000000 		.4byte	.LFB10
 821 01d8 18000000 		.4byte	.LFE10-.LFB10
 822 01dc 01       		.uleb128 0x1
 823 01dd 9C       		.byte	0x9c
 824 01de 0E       		.uleb128 0xe
 825 01df DB020000 		.4byte	.LASF31
 826 01e3 01       		.byte	0x1
 827 01e4 8701     		.2byte	0x187
 828 01e6 6B000000 		.4byte	0x6b
 829 01ea 00000000 		.4byte	.LFB11
 830 01ee 34000000 		.4byte	.LFE11-.LFB11
 831 01f2 01       		.uleb128 0x1
 832 01f3 9C       		.byte	0x9c
 833 01f4 08020000 		.4byte	0x208
 834 01f8 0F       		.uleb128 0xf
 835 01f9 26020000 		.4byte	.LASF22
 836 01fd 01       		.byte	0x1
 837 01fe 8901     		.2byte	0x189
 838 0200 6B000000 		.4byte	0x6b
 839 0204 02       		.uleb128 0x2
 840 0205 91       		.byte	0x91
 841 0206 77       		.sleb128 -9
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 23


 842 0207 00       		.byte	0
 843 0208 10       		.uleb128 0x10
 844 0209 8E000000 		.4byte	.LASF35
 845 020d 01       		.byte	0x1
 846 020e 13       		.byte	0x13
 847 020f 6B000000 		.4byte	0x6b
 848 0213 05       		.uleb128 0x5
 849 0214 03       		.byte	0x3
 850 0215 00000000 		.4byte	shiftregReceiver_initVar
 851 0219 00       		.byte	0
 852              		.section	.debug_abbrev,"",%progbits
 853              	.Ldebug_abbrev0:
 854 0000 01       		.uleb128 0x1
 855 0001 11       		.uleb128 0x11
 856 0002 01       		.byte	0x1
 857 0003 25       		.uleb128 0x25
 858 0004 0E       		.uleb128 0xe
 859 0005 13       		.uleb128 0x13
 860 0006 0B       		.uleb128 0xb
 861 0007 03       		.uleb128 0x3
 862 0008 0E       		.uleb128 0xe
 863 0009 1B       		.uleb128 0x1b
 864 000a 0E       		.uleb128 0xe
 865 000b 55       		.uleb128 0x55
 866 000c 17       		.uleb128 0x17
 867 000d 11       		.uleb128 0x11
 868 000e 01       		.uleb128 0x1
 869 000f 10       		.uleb128 0x10
 870 0010 17       		.uleb128 0x17
 871 0011 00       		.byte	0
 872 0012 00       		.byte	0
 873 0013 02       		.uleb128 0x2
 874 0014 24       		.uleb128 0x24
 875 0015 00       		.byte	0
 876 0016 0B       		.uleb128 0xb
 877 0017 0B       		.uleb128 0xb
 878 0018 3E       		.uleb128 0x3e
 879 0019 0B       		.uleb128 0xb
 880 001a 03       		.uleb128 0x3
 881 001b 0E       		.uleb128 0xe
 882 001c 00       		.byte	0
 883 001d 00       		.byte	0
 884 001e 03       		.uleb128 0x3
 885 001f 24       		.uleb128 0x24
 886 0020 00       		.byte	0
 887 0021 0B       		.uleb128 0xb
 888 0022 0B       		.uleb128 0xb
 889 0023 3E       		.uleb128 0x3e
 890 0024 0B       		.uleb128 0xb
 891 0025 03       		.uleb128 0x3
 892 0026 08       		.uleb128 0x8
 893 0027 00       		.byte	0
 894 0028 00       		.byte	0
 895 0029 04       		.uleb128 0x4
 896 002a 16       		.uleb128 0x16
 897 002b 00       		.byte	0
 898 002c 03       		.uleb128 0x3
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 24


 899 002d 0E       		.uleb128 0xe
 900 002e 3A       		.uleb128 0x3a
 901 002f 0B       		.uleb128 0xb
 902 0030 3B       		.uleb128 0x3b
 903 0031 05       		.uleb128 0x5
 904 0032 49       		.uleb128 0x49
 905 0033 13       		.uleb128 0x13
 906 0034 00       		.byte	0
 907 0035 00       		.byte	0
 908 0036 05       		.uleb128 0x5
 909 0037 35       		.uleb128 0x35
 910 0038 00       		.byte	0
 911 0039 49       		.uleb128 0x49
 912 003a 13       		.uleb128 0x13
 913 003b 00       		.byte	0
 914 003c 00       		.byte	0
 915 003d 06       		.uleb128 0x6
 916 003e 2E       		.uleb128 0x2e
 917 003f 00       		.byte	0
 918 0040 3F       		.uleb128 0x3f
 919 0041 19       		.uleb128 0x19
 920 0042 03       		.uleb128 0x3
 921 0043 0E       		.uleb128 0xe
 922 0044 3A       		.uleb128 0x3a
 923 0045 0B       		.uleb128 0xb
 924 0046 3B       		.uleb128 0x3b
 925 0047 0B       		.uleb128 0xb
 926 0048 27       		.uleb128 0x27
 927 0049 19       		.uleb128 0x19
 928 004a 11       		.uleb128 0x11
 929 004b 01       		.uleb128 0x1
 930 004c 12       		.uleb128 0x12
 931 004d 06       		.uleb128 0x6
 932 004e 40       		.uleb128 0x40
 933 004f 18       		.uleb128 0x18
 934 0050 9642     		.uleb128 0x2116
 935 0052 19       		.uleb128 0x19
 936 0053 00       		.byte	0
 937 0054 00       		.byte	0
 938 0055 07       		.uleb128 0x7
 939 0056 2E       		.uleb128 0x2e
 940 0057 01       		.byte	0x1
 941 0058 3F       		.uleb128 0x3f
 942 0059 19       		.uleb128 0x19
 943 005a 03       		.uleb128 0x3
 944 005b 0E       		.uleb128 0xe
 945 005c 3A       		.uleb128 0x3a
 946 005d 0B       		.uleb128 0xb
 947 005e 3B       		.uleb128 0x3b
 948 005f 0B       		.uleb128 0xb
 949 0060 27       		.uleb128 0x27
 950 0061 19       		.uleb128 0x19
 951 0062 11       		.uleb128 0x11
 952 0063 01       		.uleb128 0x1
 953 0064 12       		.uleb128 0x12
 954 0065 06       		.uleb128 0x6
 955 0066 40       		.uleb128 0x40
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 25


 956 0067 18       		.uleb128 0x18
 957 0068 9642     		.uleb128 0x2116
 958 006a 19       		.uleb128 0x19
 959 006b 01       		.uleb128 0x1
 960 006c 13       		.uleb128 0x13
 961 006d 00       		.byte	0
 962 006e 00       		.byte	0
 963 006f 08       		.uleb128 0x8
 964 0070 34       		.uleb128 0x34
 965 0071 00       		.byte	0
 966 0072 03       		.uleb128 0x3
 967 0073 0E       		.uleb128 0xe
 968 0074 3A       		.uleb128 0x3a
 969 0075 0B       		.uleb128 0xb
 970 0076 3B       		.uleb128 0x3b
 971 0077 0B       		.uleb128 0xb
 972 0078 49       		.uleb128 0x49
 973 0079 13       		.uleb128 0x13
 974 007a 02       		.uleb128 0x2
 975 007b 18       		.uleb128 0x18
 976 007c 00       		.byte	0
 977 007d 00       		.byte	0
 978 007e 09       		.uleb128 0x9
 979 007f 2E       		.uleb128 0x2e
 980 0080 01       		.byte	0x1
 981 0081 3F       		.uleb128 0x3f
 982 0082 19       		.uleb128 0x19
 983 0083 03       		.uleb128 0x3
 984 0084 0E       		.uleb128 0xe
 985 0085 3A       		.uleb128 0x3a
 986 0086 0B       		.uleb128 0xb
 987 0087 3B       		.uleb128 0x3b
 988 0088 0B       		.uleb128 0xb
 989 0089 27       		.uleb128 0x27
 990 008a 19       		.uleb128 0x19
 991 008b 49       		.uleb128 0x49
 992 008c 13       		.uleb128 0x13
 993 008d 11       		.uleb128 0x11
 994 008e 01       		.uleb128 0x1
 995 008f 12       		.uleb128 0x12
 996 0090 06       		.uleb128 0x6
 997 0091 40       		.uleb128 0x40
 998 0092 18       		.uleb128 0x18
 999 0093 9742     		.uleb128 0x2117
 1000 0095 19       		.uleb128 0x19
 1001 0096 01       		.uleb128 0x1
 1002 0097 13       		.uleb128 0x13
 1003 0098 00       		.byte	0
 1004 0099 00       		.byte	0
 1005 009a 0A       		.uleb128 0xa
 1006 009b 05       		.uleb128 0x5
 1007 009c 00       		.byte	0
 1008 009d 03       		.uleb128 0x3
 1009 009e 0E       		.uleb128 0xe
 1010 009f 3A       		.uleb128 0x3a
 1011 00a0 0B       		.uleb128 0xb
 1012 00a1 3B       		.uleb128 0x3b
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 26


 1013 00a2 0B       		.uleb128 0xb
 1014 00a3 49       		.uleb128 0x49
 1015 00a4 13       		.uleb128 0x13
 1016 00a5 02       		.uleb128 0x2
 1017 00a6 18       		.uleb128 0x18
 1018 00a7 00       		.byte	0
 1019 00a8 00       		.byte	0
 1020 00a9 0B       		.uleb128 0xb
 1021 00aa 2E       		.uleb128 0x2e
 1022 00ab 01       		.byte	0x1
 1023 00ac 3F       		.uleb128 0x3f
 1024 00ad 19       		.uleb128 0x19
 1025 00ae 03       		.uleb128 0x3
 1026 00af 0E       		.uleb128 0xe
 1027 00b0 3A       		.uleb128 0x3a
 1028 00b1 0B       		.uleb128 0xb
 1029 00b2 3B       		.uleb128 0x3b
 1030 00b3 05       		.uleb128 0x5
 1031 00b4 27       		.uleb128 0x27
 1032 00b5 19       		.uleb128 0x19
 1033 00b6 11       		.uleb128 0x11
 1034 00b7 01       		.uleb128 0x1
 1035 00b8 12       		.uleb128 0x12
 1036 00b9 06       		.uleb128 0x6
 1037 00ba 40       		.uleb128 0x40
 1038 00bb 18       		.uleb128 0x18
 1039 00bc 9742     		.uleb128 0x2117
 1040 00be 19       		.uleb128 0x19
 1041 00bf 01       		.uleb128 0x1
 1042 00c0 13       		.uleb128 0x13
 1043 00c1 00       		.byte	0
 1044 00c2 00       		.byte	0
 1045 00c3 0C       		.uleb128 0xc
 1046 00c4 05       		.uleb128 0x5
 1047 00c5 00       		.byte	0
 1048 00c6 03       		.uleb128 0x3
 1049 00c7 0E       		.uleb128 0xe
 1050 00c8 3A       		.uleb128 0x3a
 1051 00c9 0B       		.uleb128 0xb
 1052 00ca 3B       		.uleb128 0x3b
 1053 00cb 05       		.uleb128 0x5
 1054 00cc 49       		.uleb128 0x49
 1055 00cd 13       		.uleb128 0x13
 1056 00ce 02       		.uleb128 0x2
 1057 00cf 18       		.uleb128 0x18
 1058 00d0 00       		.byte	0
 1059 00d1 00       		.byte	0
 1060 00d2 0D       		.uleb128 0xd
 1061 00d3 2E       		.uleb128 0x2e
 1062 00d4 00       		.byte	0
 1063 00d5 3F       		.uleb128 0x3f
 1064 00d6 19       		.uleb128 0x19
 1065 00d7 03       		.uleb128 0x3
 1066 00d8 0E       		.uleb128 0xe
 1067 00d9 3A       		.uleb128 0x3a
 1068 00da 0B       		.uleb128 0xb
 1069 00db 3B       		.uleb128 0x3b
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 27


 1070 00dc 05       		.uleb128 0x5
 1071 00dd 27       		.uleb128 0x27
 1072 00de 19       		.uleb128 0x19
 1073 00df 49       		.uleb128 0x49
 1074 00e0 13       		.uleb128 0x13
 1075 00e1 11       		.uleb128 0x11
 1076 00e2 01       		.uleb128 0x1
 1077 00e3 12       		.uleb128 0x12
 1078 00e4 06       		.uleb128 0x6
 1079 00e5 40       		.uleb128 0x40
 1080 00e6 18       		.uleb128 0x18
 1081 00e7 9742     		.uleb128 0x2117
 1082 00e9 19       		.uleb128 0x19
 1083 00ea 00       		.byte	0
 1084 00eb 00       		.byte	0
 1085 00ec 0E       		.uleb128 0xe
 1086 00ed 2E       		.uleb128 0x2e
 1087 00ee 01       		.byte	0x1
 1088 00ef 3F       		.uleb128 0x3f
 1089 00f0 19       		.uleb128 0x19
 1090 00f1 03       		.uleb128 0x3
 1091 00f2 0E       		.uleb128 0xe
 1092 00f3 3A       		.uleb128 0x3a
 1093 00f4 0B       		.uleb128 0xb
 1094 00f5 3B       		.uleb128 0x3b
 1095 00f6 05       		.uleb128 0x5
 1096 00f7 27       		.uleb128 0x27
 1097 00f8 19       		.uleb128 0x19
 1098 00f9 49       		.uleb128 0x49
 1099 00fa 13       		.uleb128 0x13
 1100 00fb 11       		.uleb128 0x11
 1101 00fc 01       		.uleb128 0x1
 1102 00fd 12       		.uleb128 0x12
 1103 00fe 06       		.uleb128 0x6
 1104 00ff 40       		.uleb128 0x40
 1105 0100 18       		.uleb128 0x18
 1106 0101 9642     		.uleb128 0x2116
 1107 0103 19       		.uleb128 0x19
 1108 0104 01       		.uleb128 0x1
 1109 0105 13       		.uleb128 0x13
 1110 0106 00       		.byte	0
 1111 0107 00       		.byte	0
 1112 0108 0F       		.uleb128 0xf
 1113 0109 34       		.uleb128 0x34
 1114 010a 00       		.byte	0
 1115 010b 03       		.uleb128 0x3
 1116 010c 0E       		.uleb128 0xe
 1117 010d 3A       		.uleb128 0x3a
 1118 010e 0B       		.uleb128 0xb
 1119 010f 3B       		.uleb128 0x3b
 1120 0110 05       		.uleb128 0x5
 1121 0111 49       		.uleb128 0x49
 1122 0112 13       		.uleb128 0x13
 1123 0113 02       		.uleb128 0x2
 1124 0114 18       		.uleb128 0x18
 1125 0115 00       		.byte	0
 1126 0116 00       		.byte	0
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 28


 1127 0117 10       		.uleb128 0x10
 1128 0118 34       		.uleb128 0x34
 1129 0119 00       		.byte	0
 1130 011a 03       		.uleb128 0x3
 1131 011b 0E       		.uleb128 0xe
 1132 011c 3A       		.uleb128 0x3a
 1133 011d 0B       		.uleb128 0xb
 1134 011e 3B       		.uleb128 0x3b
 1135 011f 0B       		.uleb128 0xb
 1136 0120 49       		.uleb128 0x49
 1137 0121 13       		.uleb128 0x13
 1138 0122 3F       		.uleb128 0x3f
 1139 0123 19       		.uleb128 0x19
 1140 0124 02       		.uleb128 0x2
 1141 0125 18       		.uleb128 0x18
 1142 0126 00       		.byte	0
 1143 0127 00       		.byte	0
 1144 0128 00       		.byte	0
 1145              		.section	.debug_aranges,"",%progbits
 1146 0000 74000000 		.4byte	0x74
 1147 0004 0200     		.2byte	0x2
 1148 0006 00000000 		.4byte	.Ldebug_info0
 1149 000a 04       		.byte	0x4
 1150 000b 00       		.byte	0
 1151 000c 0000     		.2byte	0
 1152 000e 0000     		.2byte	0
 1153 0010 00000000 		.4byte	.LFB0
 1154 0014 20000000 		.4byte	.LFE0-.LFB0
 1155 0018 00000000 		.4byte	.LFB1
 1156 001c 20000000 		.4byte	.LFE1-.LFB1
 1157 0020 00000000 		.4byte	.LFB2
 1158 0024 0C000000 		.4byte	.LFE2-.LFB2
 1159 0028 00000000 		.4byte	.LFB3
 1160 002c 20000000 		.4byte	.LFE3-.LFB3
 1161 0030 00000000 		.4byte	.LFB4
 1162 0034 30000000 		.4byte	.LFE4-.LFB4
 1163 0038 00000000 		.4byte	.LFB5
 1164 003c 30000000 		.4byte	.LFE5-.LFB5
 1165 0040 00000000 		.4byte	.LFB6
 1166 0044 58000000 		.4byte	.LFE6-.LFB6
 1167 0048 00000000 		.4byte	.LFB7
 1168 004c 40000000 		.4byte	.LFE7-.LFB7
 1169 0050 00000000 		.4byte	.LFB8
 1170 0054 20000000 		.4byte	.LFE8-.LFB8
 1171 0058 00000000 		.4byte	.LFB9
 1172 005c 20000000 		.4byte	.LFE9-.LFB9
 1173 0060 00000000 		.4byte	.LFB10
 1174 0064 18000000 		.4byte	.LFE10-.LFB10
 1175 0068 00000000 		.4byte	.LFB11
 1176 006c 34000000 		.4byte	.LFE11-.LFB11
 1177 0070 00000000 		.4byte	0
 1178 0074 00000000 		.4byte	0
 1179              		.section	.debug_ranges,"",%progbits
 1180              	.Ldebug_ranges0:
 1181 0000 00000000 		.4byte	.LFB0
 1182 0004 20000000 		.4byte	.LFE0
 1183 0008 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 29


 1184 000c 20000000 		.4byte	.LFE1
 1185 0010 00000000 		.4byte	.LFB2
 1186 0014 0C000000 		.4byte	.LFE2
 1187 0018 00000000 		.4byte	.LFB3
 1188 001c 20000000 		.4byte	.LFE3
 1189 0020 00000000 		.4byte	.LFB4
 1190 0024 30000000 		.4byte	.LFE4
 1191 0028 00000000 		.4byte	.LFB5
 1192 002c 30000000 		.4byte	.LFE5
 1193 0030 00000000 		.4byte	.LFB6
 1194 0034 58000000 		.4byte	.LFE6
 1195 0038 00000000 		.4byte	.LFB7
 1196 003c 40000000 		.4byte	.LFE7
 1197 0040 00000000 		.4byte	.LFB8
 1198 0044 20000000 		.4byte	.LFE8
 1199 0048 00000000 		.4byte	.LFB9
 1200 004c 20000000 		.4byte	.LFE9
 1201 0050 00000000 		.4byte	.LFB10
 1202 0054 18000000 		.4byte	.LFE10
 1203 0058 00000000 		.4byte	.LFB11
 1204 005c 34000000 		.4byte	.LFE11
 1205 0060 00000000 		.4byte	0
 1206 0064 00000000 		.4byte	0
 1207              		.section	.debug_line,"",%progbits
 1208              	.Ldebug_line0:
 1209 0000 46010000 		.section	.debug_str,"MS",%progbits,1
 1209      02004D00 
 1209      00000201 
 1209      FB0E0D00 
 1209      01010101 
 1210              	.LASF34:
 1211 0000 433A5C55 		.ascii	"C:\\Users\\bryan.lee\\Documents\\PSoC Creator\\Puls"
 1211      73657273 
 1211      5C627279 
 1211      616E2E6C 
 1211      65655C44 
 1212 002e 655F7073 		.ascii	"e_psoc5\\Combine\\Combine.cydsn\000"
 1212      6F63355C 
 1212      436F6D62 
 1212      696E655C 
 1212      436F6D62 
 1213              	.LASF15:
 1214 004c 73686966 		.ascii	"shiftregReceiver_Start\000"
 1214      74726567 
 1214      52656365 
 1214      69766572 
 1214      5F537461 
 1215              	.LASF3:
 1216 0063 73686F72 		.ascii	"short unsigned int\000"
 1216      7420756E 
 1216      7369676E 
 1216      65642069 
 1216      6E7400
 1217              	.LASF16:
 1218 0076 73686966 		.ascii	"shiftregReceiver_Enable\000"
 1218      74726567 
 1218      52656365 
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 30


 1218      69766572 
 1218      5F456E61 
 1219              	.LASF35:
 1220 008e 73686966 		.ascii	"shiftregReceiver_initVar\000"
 1220      74726567 
 1220      52656365 
 1220      69766572 
 1220      5F696E69 
 1221              	.LASF19:
 1222 00a7 73686966 		.ascii	"shiftregReceiver_EnableInt\000"
 1222      74726567 
 1222      52656365 
 1222      69766572 
 1222      5F456E61 
 1223              	.LASF9:
 1224 00c2 666C6F61 		.ascii	"float\000"
 1224      7400
 1225              	.LASF1:
 1226 00c8 756E7369 		.ascii	"unsigned char\000"
 1226      676E6564 
 1226      20636861 
 1226      7200
 1227              	.LASF13:
 1228 00d6 72656738 		.ascii	"reg8\000"
 1228      00
 1229              	.LASF21:
 1230 00db 696E7465 		.ascii	"interruptState\000"
 1230      72727570 
 1230      74537461 
 1230      746500
 1231              	.LASF5:
 1232 00ea 6C6F6E67 		.ascii	"long unsigned int\000"
 1232      20756E73 
 1232      69676E65 
 1232      6420696E 
 1232      7400
 1233              	.LASF12:
 1234 00fc 75696E74 		.ascii	"uint8\000"
 1234      3800
 1235              	.LASF24:
 1236 0102 6669666F 		.ascii	"fifoId\000"
 1236      496400
 1237              	.LASF32:
 1238 0109 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1238      4320342E 
 1238      392E3320 
 1238      32303135 
 1238      30333033 
 1239 013c 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1239      20726576 
 1239      6973696F 
 1239      6E203232 
 1239      31323230 
 1240 016f 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1240      66756E63 
 1240      74696F6E 
 1240      2D736563 
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 31


 1240      74696F6E 
 1241              	.LASF10:
 1242 0197 646F7562 		.ascii	"double\000"
 1242      6C6500
 1243              	.LASF17:
 1244 019e 73686966 		.ascii	"shiftregReceiver_Init\000"
 1244      74726567 
 1244      52656365 
 1244      69766572 
 1244      5F496E69 
 1245              	.LASF2:
 1246 01b4 73686F72 		.ascii	"short int\000"
 1246      7420696E 
 1246      7400
 1247              	.LASF25:
 1248 01be 696E7465 		.ascii	"interruptSource\000"
 1248      72727570 
 1248      74536F75 
 1248      72636500 
 1249              	.LASF27:
 1250 01ce 73686966 		.ascii	"shiftData\000"
 1250      74446174 
 1250      6100
 1251              	.LASF33:
 1252 01d8 47656E65 		.ascii	"Generated_Source\\PSoC5\\shiftregReceiver.c\000"
 1252      72617465 
 1252      645F536F 
 1252      75726365 
 1252      5C50536F 
 1253              	.LASF8:
 1254 0202 756E7369 		.ascii	"unsigned int\000"
 1254      676E6564 
 1254      20696E74 
 1254      00
 1255              	.LASF7:
 1256 020f 6C6F6E67 		.ascii	"long long unsigned int\000"
 1256      206C6F6E 
 1256      6720756E 
 1256      7369676E 
 1256      65642069 
 1257              	.LASF22:
 1258 0226 72657375 		.ascii	"result\000"
 1258      6C7400
 1259              	.LASF14:
 1260 022d 73697A65 		.ascii	"sizetype\000"
 1260      74797065 
 1260      00
 1261              	.LASF6:
 1262 0236 6C6F6E67 		.ascii	"long long int\000"
 1262      206C6F6E 
 1262      6720696E 
 1262      7400
 1263              	.LASF11:
 1264 0244 63686172 		.ascii	"char\000"
 1264      00
 1265              	.LASF29:
 1266 0249 73686966 		.ascii	"shiftregReceiver_ReadData\000"
ARM GAS  C:\Users\bryan.lee\AppData\Local\Temp\ccrUA04h.s 			page 32


 1266      74726567 
 1266      52656365 
 1266      69766572 
 1266      5F526561 
 1267              	.LASF18:
 1268 0263 73686966 		.ascii	"shiftregReceiver_Stop\000"
 1268      74726567 
 1268      52656365 
 1268      69766572 
 1268      5F53746F 
 1269              	.LASF30:
 1270 0279 73686966 		.ascii	"shiftregReceiver_GetFIFOStatus\000"
 1270      74726567 
 1270      52656365 
 1270      69766572 
 1270      5F476574 
 1271              	.LASF28:
 1272 0298 73686966 		.ascii	"shiftregReceiver_GetIntStatus\000"
 1272      74726567 
 1272      52656365 
 1272      69766572 
 1272      5F476574 
 1273              	.LASF20:
 1274 02b6 73686966 		.ascii	"shiftregReceiver_DisableInt\000"
 1274      74726567 
 1274      52656365 
 1274      69766572 
 1274      5F446973 
 1275              	.LASF4:
 1276 02d2 6C6F6E67 		.ascii	"long int\000"
 1276      20696E74 
 1276      00
 1277              	.LASF31:
 1278 02db 73686966 		.ascii	"shiftregReceiver_ReadRegValue\000"
 1278      74726567 
 1278      52656365 
 1278      69766572 
 1278      5F526561 
 1279              	.LASF23:
 1280 02f9 73686966 		.ascii	"shiftregReceiver_SetIntMode\000"
 1280      74726567 
 1280      52656365 
 1280      69766572 
 1280      5F536574 
 1281              	.LASF0:
 1282 0315 7369676E 		.ascii	"signed char\000"
 1282      65642063 
 1282      68617200 
 1283              	.LASF26:
 1284 0321 73686966 		.ascii	"shiftregReceiver_WriteRegValue\000"
 1284      74726567 
 1284      52656365 
 1284      69766572 
 1284      5F577269 
 1285              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
