

================================================================
== Vivado HLS Report for 'dct_dct_1d'
================================================================
* Date:           Wed Jul  6 11:01:51 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     48|       -|       -|
|Expression       |        -|      -|       0|     735|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|    1248|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     48|    1248|     782|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      8|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------------------+-----------------------------------+--------------+
    |                Instance               |               Module              |  Expression  |
    +---------------------------------------+-----------------------------------+--------------+
    |dct_mac_muladd_13ns_16s_29s_29_1_U20   |dct_mac_muladd_13ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_13ns_16s_29s_29_1_U25   |dct_mac_muladd_13ns_16s_29s_29_1   | i0 * i1 + i2 |
    |dct_mac_muladd_13ns_16s_29s_29_1_U38   |dct_mac_muladd_13ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_13s_16s_14ns_28_1_U18   |dct_mac_muladd_13s_16s_14ns_28_1   | i0 + i1 * i2 |
    |dct_mac_muladd_13s_16s_29s_29_1_U48    |dct_mac_muladd_13s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_14ns_16s_14ns_29_1_U15  |dct_mac_muladd_14ns_16s_14ns_29_1  | i0 + i1 * i2 |
    |dct_mac_muladd_14ns_16s_28s_29_1_U19   |dct_mac_muladd_14ns_16s_28s_29_1   | i0 * i1 + i2 |
    |dct_mac_muladd_14ns_16s_29s_29_1_U6    |dct_mac_muladd_14ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_14ns_16s_29s_29_1_U27   |dct_mac_muladd_14ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_14ns_16s_29s_29_1_U33   |dct_mac_muladd_14ns_16s_29s_29_1   | i0 * i1 + i2 |
    |dct_mac_muladd_14ns_16s_29s_29_1_U39   |dct_mac_muladd_14ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_14ns_16s_29s_29_1_U49   |dct_mac_muladd_14ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_14s_16s_14ns_29_1_U36   |dct_mac_muladd_14s_16s_14ns_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_14s_16s_29s_29_1_U16    |dct_mac_muladd_14s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_14s_16s_29s_29_1_U41    |dct_mac_muladd_14s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_14ns_29_1_U34  |dct_mac_muladd_15ns_16s_14ns_29_1  | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U10   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U11   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U17   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U29   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U35   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 * i1 + i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U42   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15ns_16s_29s_29_1_U50   |dct_mac_muladd_15ns_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_14ns_29_1_U26   |dct_mac_muladd_15s_16s_14ns_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_14ns_29_1_U47   |dct_mac_muladd_15s_16s_14ns_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_U14    |dct_mac_muladd_15s_16s_29s_29_1    | i0 * i1 + i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_U28    |dct_mac_muladd_15s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_U37    |dct_mac_muladd_15s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_U40    |dct_mac_muladd_15s_16s_29s_29_1    | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_U46    |dct_mac_muladd_15s_16s_29s_29_1    | i0 * i1 + i2 |
    |dct_mul_mul_13ns_16s_29_1_U52          |dct_mul_mul_13ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_13s_16s_29_1_U22           |dct_mul_mul_13s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_13s_16s_29_1_U32           |dct_mul_mul_13s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_14ns_16s_29_1_U45          |dct_mul_mul_14ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_14s_16s_29_1_U8            |dct_mul_mul_14s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_14s_16s_29_1_U13           |dct_mul_mul_14s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_14s_16s_29_1_U31           |dct_mul_mul_14s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_14s_16s_29_1_U43           |dct_mul_mul_14s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_14s_16s_29_1_U51           |dct_mul_mul_14s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_15ns_16s_29_1_U7           |dct_mul_mul_15ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_15ns_16s_29_1_U23          |dct_mul_mul_15ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_15ns_16s_29_1_U30          |dct_mul_mul_15ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_15ns_16s_29_1_U53          |dct_mul_mul_15ns_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_U9            |dct_mul_mul_15s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_U12           |dct_mul_mul_15s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_U21           |dct_mul_mul_15s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_U24           |dct_mul_mul_15s_16s_29_1           |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_U44           |dct_mul_mul_15s_16s_29_1           |    i0 * i1   |
    +---------------------------------------+-----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp12_fu_557_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp16_fu_577_p2      |     +    |      0|  0|  29|          29|          29|
    |tmp19_fu_581_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp23_fu_635_p2      |     +    |      0|  0|  29|          29|          29|
    |tmp26_fu_639_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp28_fu_441_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp29_fu_447_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp32_fu_518_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp35_fu_659_p2      |     +    |      0|  0|  29|          29|          29|
    |tmp38_fu_663_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp3_fu_363_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp42_fu_683_p2      |     +    |      0|  0|  29|          29|          29|
    |tmp45_fu_687_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp49_fu_707_p2      |     +    |      0|  0|  29|          29|          29|
    |tmp4_fu_369_p2       |     +    |      0|  0|  14|          29|          29|
    |tmp52_fu_711_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp5_fu_399_p2       |     +    |      0|  0|  14|          29|          29|
    |tmp6_fu_381_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp7_fu_393_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp9_fu_553_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp_1_fu_561_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp_2_fu_585_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp_3_10_fu_643_p2   |     +    |      0|  0|  14|          29|          29|
    |tmp_4_fu_522_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp_5_fu_667_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp_6_11_fu_691_p2   |     +    |      0|  0|  14|          29|          29|
    |tmp_6_4_s_fu_453_p2  |     +    |      0|  0|  17|          17|          17|
    |tmp_7_fu_715_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp_fu_375_p2        |     +    |      0|  0|  14|          29|          29|
    |tmp_s_fu_405_p2      |     +    |      0|  0|  14|          29|          29|
    |tmp30_fu_475_p2      |     -    |      0|  0|  29|          29|          29|
    |tmp_7_4_1_fu_429_p2  |     -    |      0|  0|  14|          29|          29|
    |tmp_7_4_2_fu_435_p2  |     -    |      0|  0|  14|          29|          29|
    |tmp1_fu_387_p2       |    or    |      0|  0|  33|          29|          13|
    |tmp_25_fu_607_p2     |    or    |      0|  0|  10|           7|           1|
    |tmp_27_fu_621_p2     |    or    |      0|  0|  10|           7|           2|
    |tmp_29_fu_731_p2     |    or    |      0|  0|  10|           7|           2|
    |tmp_31_fu_494_p2     |    or    |      0|  0|  10|           7|           3|
    |tmp_33_fu_745_p2     |    or    |      0|  0|  10|           7|           3|
    |tmp_35_fu_759_p2     |    or    |      0|  0|  10|           7|           3|
    |tmp_37_fu_773_p2     |    or    |      0|  0|  10|           7|           3|
    |tmp_41_fu_281_p2     |    or    |      0|  0|   6|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 735|        1028|         976|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it0  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |dst_address0           |   6|          5|    6|         30|
    |dst_address1           |   6|          5|    6|         30|
    |dst_d0                 |  16|          5|   16|         80|
    |dst_d1                 |  16|          5|   16|         80|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  47|         29|   47|        229|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0_preg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_23_reg_1214_pp0_it1  |   4|   0|    7|          3|
    |ap_reg_ptbuf_tmp_81                   |   4|   0|    4|          0|
    |src1_load_1_reg_1168                  |  16|   0|   16|          0|
    |src1_load_reg_1163                    |  16|   0|   16|          0|
    |src2_load_1_reg_1178                  |  16|   0|   16|          0|
    |src2_load_reg_1173                    |  16|   0|   16|          0|
    |src3_load_1_reg_1188                  |  16|   0|   16|          0|
    |src3_load_reg_1183                    |  16|   0|   16|          0|
    |src_load_1_reg_1158                   |  16|   0|   16|          0|
    |src_load_reg_1153                     |  16|   0|   16|          0|
    |tmp13_reg_1315                        |  29|   0|   29|          0|
    |tmp1_reg_1194                         |  16|   0|   29|         13|
    |tmp20_reg_1320                        |  29|   0|   29|          0|
    |tmp27_reg_1325                        |  29|   0|   29|          0|
    |tmp29_reg_1204                        |  16|   0|   29|         13|
    |tmp30_reg_1209                        |  29|   0|   29|          0|
    |tmp39_reg_1394                        |  29|   0|   29|          0|
    |tmp46_reg_1399                        |  29|   0|   29|          0|
    |tmp53_reg_1404                        |  29|   0|   29|          0|
    |tmp_23_reg_1214                       |   4|   0|    7|          3|
    |tmp_3_1_reg_1384                      |  16|   0|   16|          0|
    |tmp_3_2_reg_1389                      |  16|   0|   16|          0|
    |tmp_3_3_reg_1409                      |  16|   0|   16|          0|
    |tmp_3_5_reg_1414                      |  16|   0|   16|          0|
    |tmp_3_6_reg_1419                      |  16|   0|   16|          0|
    |tmp_3_7_reg_1424                      |  16|   0|   16|          0|
    |tmp_3_reg_1199                        |  16|   0|   16|          0|
    |tmp_5_1_1_cast_reg_1224               |  29|   0|   29|          0|
    |tmp_5_1_2_cast_reg_1368               |  29|   0|   29|          0|
    |tmp_5_1_3_cast_reg_1235               |  29|   0|   29|          0|
    |tmp_5_1_4_cast_reg_1376               |  29|   0|   29|          0|
    |tmp_5_1_5_cast_reg_1246               |  29|   0|   29|          0|
    |tmp_5_1_6_cast_reg_1302               |  29|   0|   29|          0|
    |tmp_5_1_7_cast_reg_1309               |  29|   0|   29|          0|
    |tmp_5_1_cast_reg_1360                 |  29|   0|   29|          0|
    |tmp_6_1_1_reg_1230                    |  29|   0|   29|          0|
    |tmp_6_1_3_reg_1241                    |  29|   0|   29|          0|
    |tmp_6_1_5_reg_1252                    |  29|   0|   29|          0|
    |tmp_6_2_1_reg_1257                    |  29|   0|   29|          0|
    |tmp_6_2_3_reg_1262                    |  29|   0|   29|          0|
    |tmp_6_2_5_reg_1267                    |  29|   0|   29|          0|
    |tmp_6_3_1_reg_1272                    |  29|   0|   29|          0|
    |tmp_6_3_3_reg_1277                    |  29|   0|   29|          0|
    |tmp_6_3_5_reg_1282                    |  29|   0|   29|          0|
    |tmp_6_5_1_reg_1287                    |  29|   0|   29|          0|
    |tmp_6_5_3_reg_1292                    |  29|   0|   29|          0|
    |tmp_6_5_5_reg_1297                    |  29|   0|   29|          0|
    |tmp_6_6_1_reg_1330                    |  29|   0|   29|          0|
    |tmp_6_6_3_reg_1335                    |  29|   0|   29|          0|
    |tmp_6_6_5_reg_1340                    |  29|   0|   29|          0|
    |tmp_6_7_1_reg_1345                    |  29|   0|   29|          0|
    |tmp_6_7_3_reg_1350                    |  29|   0|   29|          0|
    |tmp_6_7_5_reg_1355                    |  29|   0|   29|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1248|   0| 1280|         32|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_ce          |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|src_address0   | out |    4|  ap_memory |      src     |     array    |
|src_ce0        | out |    1|  ap_memory |      src     |     array    |
|src_q0         |  in |   16|  ap_memory |      src     |     array    |
|src_address1   | out |    4|  ap_memory |      src     |     array    |
|src_ce1        | out |    1|  ap_memory |      src     |     array    |
|src_q1         |  in |   16|  ap_memory |      src     |     array    |
|src1_address0  | out |    4|  ap_memory |     src1     |     array    |
|src1_ce0       | out |    1|  ap_memory |     src1     |     array    |
|src1_q0        |  in |   16|  ap_memory |     src1     |     array    |
|src1_address1  | out |    4|  ap_memory |     src1     |     array    |
|src1_ce1       | out |    1|  ap_memory |     src1     |     array    |
|src1_q1        |  in |   16|  ap_memory |     src1     |     array    |
|src2_address0  | out |    4|  ap_memory |     src2     |     array    |
|src2_ce0       | out |    1|  ap_memory |     src2     |     array    |
|src2_q0        |  in |   16|  ap_memory |     src2     |     array    |
|src2_address1  | out |    4|  ap_memory |     src2     |     array    |
|src2_ce1       | out |    1|  ap_memory |     src2     |     array    |
|src2_q1        |  in |   16|  ap_memory |     src2     |     array    |
|src3_address0  | out |    4|  ap_memory |     src3     |     array    |
|src3_ce0       | out |    1|  ap_memory |     src3     |     array    |
|src3_q0        |  in |   16|  ap_memory |     src3     |     array    |
|src3_address1  | out |    4|  ap_memory |     src3     |     array    |
|src3_ce1       | out |    1|  ap_memory |     src3     |     array    |
|src3_q1        |  in |   16|  ap_memory |     src3     |     array    |
|tmp_8          |  in |    4|   ap_none  |     tmp_8    |    scalar    |
|dst_address0   | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0        | out |    1|  ap_memory |      dst     |     array    |
|dst_we0        | out |    1|  ap_memory |      dst     |     array    |
|dst_d0         | out |   16|  ap_memory |      dst     |     array    |
|dst_address1   | out |    6|  ap_memory |      dst     |     array    |
|dst_ce1        | out |    1|  ap_memory |      dst     |     array    |
|dst_we1        | out |    1|  ap_memory |      dst     |     array    |
|dst_d1         | out |   16|  ap_memory |      dst     |     array    |
|tmp_81         |  in |    4|   ap_none  |    tmp_81    |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

