(S (NP (NNP Analog) (NN memory)) (VP (VP (VBZ is) (PP (IN of) (NP (JJ great) (NN importance))) (PP (IN in) (NP (VBG neurocomputing) (NNS technologies) (NN field)))) (, ,) (CC but) (VP (ADVP (RB still)) (VBZ remains) (ADJP (JJ difficult) (SBAR (S (VP (TO to) (VP (VB implement)))))))) (. .))
(S (PP (IN With) (NP (NP (NN emergence)) (PP (IN of) (NP (NNS memristors))) (PP (IN in) (NP (NNP VLSI) (VBZ technologies))))) (NP (NP (DT the) (NN idea)) (PP (IN of) (S (VP (VBG designing) (NP (JJ scalable) (NN analog) (NNS data) (NN storage) (NNS elements)))))) (VP (VBZ finds) (NP (PRP$ its) (JJ second) (NN wind))) (. .))
(S (NP (NP (DT A) (NN memristor)) (, ,) (VP (VBN known) (PP (IN for) (NP (PRP$ its) (ADJP (NN history) (JJ dependent)) (NN resistance) (NNS levels)))) (, ,)) (ADVP (RB independently)) (VP (MD can) (VP (VB provide) (NP (NP (NNS blocks)) (PP (IN of) (NP (NN binary) (CC or) (JJ discrete) (NN state) (NNS data) (NN storage)))))) (. .))
(S (ADVP (RB However)) (, ,) (S (VP (VBG using) (NP (JJ single) (NN memristor)) (S (VP (TO to) (VP (VB save) (NP (DT the) (NN analog) (NN value))))))) (VP (VBZ is) (ADVP (RB practically)) (JJ limited) (PP (JJ due) (TO to) (NP (DT the) (NX (NX (NN device) (NN variability)) (CC and) (NX (NN implementation) (NN complexity)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (JJ new) (NN design)) (PP (IN of) (NP (JJ discrete) (NN state) (NN memory) (NN cell))) (VP (VBG consisting) (PP (IN of) (NP (NP (NNS subcells)) (VP (VBN constructed) (PP (IN from) (NP (NP (DT a) (NN memristor)) (CC and) (NP (PRP$ its) (JJ resistive) (NN network)))))))))) (. .))
(S (NP (NP (DT A) (NN memristor)) (PP (IN in) (NP (DT the) (NNS sub-cells)))) (VP (VBZ provides) (NP (DT the) (NN storage) (NN element)) (, ,) (SBAR (IN while) (S (NP (PRP$ its) (JJ resistive) (NN network)) (VP (VBZ is) (VP (VBN used) (PP (IN for) (S (VP (VBG programming) (NP (PRP$ its) (NN resistance)))))))))) (. .))
(S (NP (JJ Several) (NNS sub-cells)) (VP (VBP are) (ADVP (RB then)) (VP (VBN connected) (PP (IN in) (NP (NN parallel))) (, ,) (S (VP (VBG resembling) (NP (JJ potential) (NN divider) (NN configuration)))))) (. .))
(S (NP (NP (DT The) (NN output)) (PP (IN of) (NP (DT the) (NN memory) (NN cell)))) (VP (VBZ is) (NP (NP (DT the) (NN voltage)) (VP (VBG resulting) (PP (IN from) (S (VP (VBG distributing) (NP (DT the) (JJ input) (NN voltage)) (PP (IN among) (NP (DT the) (NNS sub-cells))))))))) (. .))
(S (ADVP (RB Here)) (, ,) (NP (VBD proposed) (NN design)) (VP (VBD was) (VP (VBN programmed) (S (VP (TO to) (VP (VB obtain) (NP (QP (CD 10) (CC and) (CD 27)) (JJ different) (NN output) (NNS levels)) (PP (VBG depending) (PP (IN on) (NP (NP (DT the) (NN configuration)) (PP (IN of) (NP (NP (DT the) (JJ combined) (JJ resistive) (NNS networks)) (PP (IN within) (NP (DT the) (NN sub-cell))))))))))))) (. .))
(S (PP (IN Despite) (NP (NP (DT the) (NN simplicity)) (PP (IN of) (NP (DT the) (NN circuit))))) (, ,) (NP (NP (DT this) (NN realization)) (PP (IN of) (NP (JJ multilevel) (NN memory)))) (VP (VBZ provides) (NP (NP (JJ increased) (NN number)) (PP (IN of) (NP (NN output) (NNS levels))) (PP (VBN compared) (PP (TO to) (NP (NP (JJ previous) (NNS designs)) (PP (IN of) (NP (NP (NN memory) (NNS technologies)) (VP (VBN based) (PP (IN on) (NP (NNS memristors))))))))))) (. .))
(S (NP (NP (NNP Simulation) (NNS results)) (PP (IN of) (NP (JJ proposed) (NN memory)))) (VP (VBP are) (VP (VBN analyzed) (S (VP (VBG providing) (NP (NP (JJ explicit) (NNS data)) (PP (IN on) (NP (NP (DT the) (NNS issues)) (PP (IN of) (NP (S (VP (VBG distinguishing) (NP (JJ discrete) (NN analog) (NN output) (NNS levels)))) (CC and) (NP (NP (NN sensitivity)) (PP (IN of) (NP (DT the) (NN cell))) (PP (TO to) (NP (NP (NNS oscillations)) (PP (IN in) (NP (JJ write) (NN signal) (NNS patterns))))))))))))))) (. .))
