<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: CHIP: LPC18xx/43xx SSP driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC18xx/43xx SSP driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP register block structure.  <a href="struct_l_p_c___s_s_p___t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_s_p___config_format.html">SSP_ConfigFormat</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___address__t.html">SPI_Address_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(n)&#160;&#160;&#160;((uint32_t) ((n) &amp; 0xF))</td></tr>
<tr class="separator:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a>&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 4))</td></tr>
<tr class="separator:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a>&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 4))</td></tr>
<tr class="separator:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4353fed07ef845a3796e154397f7e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab4353fed07ef845a3796e154397f7e76">SSP_CR0_CPOL_LO</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gab4353fed07ef845a3796e154397f7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d7ad75edb14d318d710f964384f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga36d7ad75edb14d318d710f964384f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3465bdb33add1970f6ce7f7bc638c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee3465bdb33add1970f6ce7f7bc638c4">SSP_CR0_CPHA_FIRST</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gaee3465bdb33add1970f6ce7f7bc638c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4150d0b2513ff70568be15c2170c9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gae4150d0b2513ff70568be15c2170c9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f56047b6024ff848675f9463f1b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:ga10f56047b6024ff848675f9463f1b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f56047b6024ff848675f9463f1b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:ga10f56047b6024ff848675f9463f1b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90be93bebdbdfee011d90ea6e054260a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFFFF))</td></tr>
<tr class="separator:ga90be93bebdbdfee011d90ea6e054260a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90be93bebdbdfee011d90ea6e054260a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFFFF))</td></tr>
<tr class="separator:ga90be93bebdbdfee011d90ea6e054260a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gac0e5bef37b94df5ad96bf270aa802dcd">SSP_CR1_LBM_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaad500ed8cec6c1734a12a7f55ff6ec26">SSP_CR1_SSP_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d570ffc25bc917c99b3e8ece75649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga483d570ffc25bc917c99b3e8ece75649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e064b00be6db00e597ad2509a633c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaa8e064b00be6db00e597ad2509a633c3">SSP_CR1_MASTER_EN</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gaa8e064b00be6db00e597ad2509a633c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf8cd75ca0bf07a236b992cca4769b4dc">SSP_CR1_SO_DISABLE</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad90a9c1c97a5c4e19e048e9686a4d8fa">SSP_CR1_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x0F))</td></tr>
<tr class="separator:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad90cbeb91495d457ae2dd8bda909a2a9">SSP_CPSR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFF))</td></tr>
<tr class="separator:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaca7cab2d530cc7dbaa9e9d3e9dc61b53">SSP_DR_BITMASK</a>(n)&#160;&#160;&#160;((n) &amp; 0xFFFF)</td></tr>
<tr class="separator:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga0fe66130dd87296b6e16cd9fbcf7daf1">SSP_SR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x1F))</td></tr>
<tr class="separator:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga5ce108586bfd5b77c849aa9969c8973c">SSP_ICR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x03))</td></tr>
<tr class="separator:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6333b5eaf9d5301431fc0399c0d417d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee3465bdb33add1970f6ce7f7bc638c4">SSP_CR0_CPHA_FIRST</a></td></tr>
<tr class="separator:ga6333b5eaf9d5301431fc0399c0d417d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ad38295445819979f55503eed5c177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a></td></tr>
<tr class="separator:ga04ad38295445819979f55503eed5c177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64aec37a92ca6c14c23af6fc0052ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab4353fed07ef845a3796e154397f7e76">SSP_CR0_CPOL_LO</a></td></tr>
<tr class="separator:gaf64aec37a92ca6c14c23af6fc0052ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e10eccdb2b293607764028aab1b98a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a></td></tr>
<tr class="separator:ga1e10eccdb2b293607764028aab1b98a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bc4b92810caa934b2d7116390098c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gac6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a></td></tr>
<tr class="separator:gac6bc4b92810caa934b2d7116390098c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9cbd4f4b8169253d26f4d40cdc414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaa8e064b00be6db00e597ad2509a633c3">SSP_CR1_MASTER_EN</a></td></tr>
<tr class="separator:ga3c9cbd4f4b8169253d26f4d40cdc414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad95eaf4325a2ec8e457b309d21d6987d"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4ec33a0121a2ccab848c7b37907d9e9d">_SSP_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad95eaf4325a2ec8e457b309d21d6987d">SSP_STATUS_T</a></td></tr>
<tr class="memdesc:gad95eaf4325a2ec8e457b309d21d6987d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Status.  <a href="#gad95eaf4325a2ec8e457b309d21d6987d">More...</a><br /></td></tr>
<tr class="separator:gad95eaf4325a2ec8e457b309d21d6987d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84198f10a9a371b8523c09a850399bf4"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab6a0ac593093184dd21c95f53b30f4ef">_SSP_INTMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga84198f10a9a371b8523c09a850399bf4">SSP_INTMASK_T</a></td></tr>
<tr class="memdesc:ga84198f10a9a371b8523c09a850399bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Interrupt Mask.  <a href="#ga84198f10a9a371b8523c09a850399bf4">More...</a><br /></td></tr>
<tr class="separator:ga84198f10a9a371b8523c09a850399bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b1a846ede1f57c5fa27d4163acdbe9"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gafaff4574b830e5b94dcaf7ca8da399e8">_SSP_MASKINTSTATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gac0b1a846ede1f57c5fa27d4163acdbe9">SSP_MASKINTSTATUS_T</a></td></tr>
<tr class="memdesc:gac0b1a846ede1f57c5fa27d4163acdbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Mask Interrupt Status.  <a href="#gac0b1a846ede1f57c5fa27d4163acdbe9">More...</a><br /></td></tr>
<tr class="separator:gac0b1a846ede1f57c5fa27d4163acdbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf901cb9befcf9302650fed7f1ddba443"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2042535e55396776c81a7235ed95db35">_SSP_RAWINTSTATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf901cb9befcf9302650fed7f1ddba443">SSP_RAWINTSTATUS_T</a></td></tr>
<tr class="memdesc:gaf901cb9befcf9302650fed7f1ddba443"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Raw Interrupt Status.  <a href="#gaf901cb9befcf9302650fed7f1ddba443">More...</a><br /></td></tr>
<tr class="separator:gaf901cb9befcf9302650fed7f1ddba443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc98b69a8cb7a5afef8dd81bebbfc66d"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga59cc14c5381f32c16286c45bd6a3ece0">_SSP_INTCLEAR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gadc98b69a8cb7a5afef8dd81bebbfc66d">SSP_INTCLEAR_T</a></td></tr>
<tr class="separator:gadc98b69a8cb7a5afef8dd81bebbfc66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026212e0116f9a1109fd221e6b0ac503"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee679ef8477b8e31bf174e66e2984caf">_SSP_DMA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga026212e0116f9a1109fd221e6b0ac503">SSP_DMA_T</a></td></tr>
<tr class="separator:ga026212e0116f9a1109fd221e6b0ac503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dec81e345a9ffbefd6a1fae5759e09"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab423240914ad746147aeb31f483e9553">CHIP_SSP_CLOCK_FORMAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga12dec81e345a9ffbefd6a1fae5759e09">CHIP_SSP_CLOCK_MODE_T</a></td></tr>
<tr class="separator:ga12dec81e345a9ffbefd6a1fae5759e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207687847d9ab8385057ddeca53c2942"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad3ae555ad43caa2b2a47bc4769d8fe50">CHIP_SSP_FRAME_FORMAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga207687847d9ab8385057ddeca53c2942">CHIP_SSP_FRAME_FORMAT_T</a></td></tr>
<tr class="separator:ga207687847d9ab8385057ddeca53c2942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e348748c4fb42ef94c2cbd968a43648"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2f99e08511788c146ae9b35023e4a61c">CHIP_SSP_BITS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4e348748c4fb42ef94c2cbd968a43648">CHIP_SSP_BITS_T</a></td></tr>
<tr class="separator:ga4e348748c4fb42ef94c2cbd968a43648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c59381b3e253fe86244ec98a53a7d79"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s_s_p___config_format.html">SSP_ConfigFormat</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga0c59381b3e253fe86244ec98a53a7d79">SSP_ConfigFormat</a></td></tr>
<tr class="separator:ga0c59381b3e253fe86244ec98a53a7d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced971159acfb5b4f06caa5b02f5a680"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2a375ed10848e3661b9b015fea1cf39b">CHIP_SSP_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaced971159acfb5b4f06caa5b02f5a680">CHIP_SSP_MODE_T</a></td></tr>
<tr class="separator:gaced971159acfb5b4f06caa5b02f5a680"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga4ec33a0121a2ccab848c7b37907d9e9d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4ec33a0121a2ccab848c7b37907d9e9d">_SSP_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga4ec33a0121a2ccab848c7b37907d9e9daf2476dad0360373ccb5896f6f4283569">SSP_STAT_TFE</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga4ec33a0121a2ccab848c7b37907d9e9da895067b502eeae3c476190e309abde1a">SSP_STAT_TNF</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga4ec33a0121a2ccab848c7b37907d9e9da82f15e0720cc2b0dc53e90b7546fb96b">SSP_STAT_RNE</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga4ec33a0121a2ccab848c7b37907d9e9dad10671a086364beb55efad01f2c3688f">SSP_STAT_RFF</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga4ec33a0121a2ccab848c7b37907d9e9da5129659a9c16fdda33b925f07cf8ef52">SSP_STAT_BSY</a> = ((uint32_t)(1 &lt;&lt; 4))
<br />
 }<tr class="memdesc:ga4ec33a0121a2ccab848c7b37907d9e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Status.  <a href="group___s_s_p__18_x_x__43_x_x.html#ga4ec33a0121a2ccab848c7b37907d9e9d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga4ec33a0121a2ccab848c7b37907d9e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a0ac593093184dd21c95f53b30f4ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab6a0ac593093184dd21c95f53b30f4ef">_SSP_INTMASK</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab6a0ac593093184dd21c95f53b30f4efa891bf6d7622b4f6f010396f08a51adbf">SSP_RORIM</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab6a0ac593093184dd21c95f53b30f4efaabb6398ce8ef5db95fc47fc2bd525f13">SSP_RTIM</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab6a0ac593093184dd21c95f53b30f4efa2fff5a42799aae53c7a4bf3e3a900448">SSP_RXIM</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab6a0ac593093184dd21c95f53b30f4efa34e61a5c1d77d3763e4f8e1bfacbdcc4">SSP_TXIM</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab6a0ac593093184dd21c95f53b30f4efa46081a07592bbc197435bbb21cc1e201">SSP_INT_MASK_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }<tr class="memdesc:gab6a0ac593093184dd21c95f53b30f4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Interrupt Mask.  <a href="group___s_s_p__18_x_x__43_x_x.html#gab6a0ac593093184dd21c95f53b30f4ef">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gab6a0ac593093184dd21c95f53b30f4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff4574b830e5b94dcaf7ca8da399e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gafaff4574b830e5b94dcaf7ca8da399e8">_SSP_MASKINTSTATUS</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggafaff4574b830e5b94dcaf7ca8da399e8a05e1bf0ddb0306501fcb234c6e885082">SSP_RORMIS</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggafaff4574b830e5b94dcaf7ca8da399e8a86603f74ba22232e10e325e2f0242308">SSP_RTMIS</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggafaff4574b830e5b94dcaf7ca8da399e8a07742f0e285a6bf09099e3298fac1184">SSP_RXMIS</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggafaff4574b830e5b94dcaf7ca8da399e8a8ad9ea51c1cde0cd518cdea049710093">SSP_TXMIS</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggafaff4574b830e5b94dcaf7ca8da399e8a50da00745fc05f4421b4d60f861bd31e">SSP_MASK_INT_STAT_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }<tr class="memdesc:gafaff4574b830e5b94dcaf7ca8da399e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Mask Interrupt Status.  <a href="group___s_s_p__18_x_x__43_x_x.html#gafaff4574b830e5b94dcaf7ca8da399e8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gafaff4574b830e5b94dcaf7ca8da399e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2042535e55396776c81a7235ed95db35"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2042535e55396776c81a7235ed95db35">_SSP_RAWINTSTATUS</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2042535e55396776c81a7235ed95db35ad112fd53fe6238566db3b86badca3643">SSP_RORRIS</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2042535e55396776c81a7235ed95db35acadb0b951bbe2b20da961f4a55b775c2">SSP_RTRIS</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2042535e55396776c81a7235ed95db35af284137785b0311fdf9ffd06dd91022f">SSP_RXRIS</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2042535e55396776c81a7235ed95db35a0f19a960fdb1f4e1e41c2d3f391ab2a1">SSP_TXRIS</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2042535e55396776c81a7235ed95db35a81d12ba594dec3491731ef65c4af785e">SSP_RAW_INT_STAT_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }<tr class="memdesc:ga2042535e55396776c81a7235ed95db35"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Type of Raw Interrupt Status.  <a href="group___s_s_p__18_x_x__43_x_x.html#ga2042535e55396776c81a7235ed95db35">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2042535e55396776c81a7235ed95db35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cc14c5381f32c16286c45bd6a3ece0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga59cc14c5381f32c16286c45bd6a3ece0">_SSP_INTCLEAR</a> { <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga59cc14c5381f32c16286c45bd6a3ece0a3f8b48b9a600a7c3d1615c88abf76981">SSP_RORIC</a> = 0x0, 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga59cc14c5381f32c16286c45bd6a3ece0a5c9358a05d7509ce431770ca872cdce0">SSP_RTIC</a> = 0x1, 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga59cc14c5381f32c16286c45bd6a3ece0acf79b0a911e1c9d4cee5387be0dc45ba">SSP_INT_CLEAR_BITMASK</a> = 0x3
 }</td></tr>
<tr class="separator:ga59cc14c5381f32c16286c45bd6a3ece0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee679ef8477b8e31bf174e66e2984caf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee679ef8477b8e31bf174e66e2984caf">_SSP_DMA</a> { <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggaee679ef8477b8e31bf174e66e2984cafae51f79e5713056c61aadb8d5ddfc335a">SSP_DMA_RX</a> = (1u), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggaee679ef8477b8e31bf174e66e2984cafa5925a5061635b0742605b6bb4b434ce4">SSP_DMA_TX</a> = (1u &lt;&lt; 1), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggaee679ef8477b8e31bf174e66e2984cafa8e393687f85f713df0927a4c6f45679e">SSP_DMA_BITMASK</a> = ((uint32_t)(0x3))
 }</td></tr>
<tr class="separator:gaee679ef8477b8e31bf174e66e2984caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab423240914ad746147aeb31f483e9553"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab423240914ad746147aeb31f483e9553">CHIP_SSP_CLOCK_FORMAT</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553aa5340f759c78820f18de9290b9c061c9">SSP_CLOCK_CPHA0_CPOL0</a> = (0 &lt;&lt; 6), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553abf7efd605c96ca17f8d3e142583573c7">SSP_CLOCK_CPHA0_CPOL1</a> = (1u &lt;&lt; 6), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553ae85026628900cd0603aea8741196e37c">SSP_CLOCK_CPHA1_CPOL0</a> = (2u &lt;&lt; 6), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553ab45a1654a40d69da708a2fd3717b3b3f">SSP_CLOCK_CPHA1_CPOL1</a> = (3u &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553a356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a> = SSP_CLOCK_CPHA0_CPOL0, 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553a9c0ef0c2b54bd1f7cd915c072bb90c4f">SSP_CLOCK_MODE1</a> = SSP_CLOCK_CPHA1_CPOL0, 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553a0ead0c9201c4f3ed09b8d8395b15e38d">SSP_CLOCK_MODE2</a> = SSP_CLOCK_CPHA0_CPOL1, 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggab423240914ad746147aeb31f483e9553a509d039d8fa85d04307fa845b5f96ef0">SSP_CLOCK_MODE3</a> = SSP_CLOCK_CPHA1_CPOL1
<br />
 }</td></tr>
<tr class="separator:gab423240914ad746147aeb31f483e9553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ae555ad43caa2b2a47bc4769d8fe50"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad3ae555ad43caa2b2a47bc4769d8fe50">CHIP_SSP_FRAME_FORMAT</a> { <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggad3ae555ad43caa2b2a47bc4769d8fe50a04830722a3c3c26165b6e86944f80799">SSP_FRAMEFORMAT_SPI</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggad3ae555ad43caa2b2a47bc4769d8fe50a958fc5c359dea48d02188bebb93f3fd2">CHIP_SSP_FRAME_FORMAT_TI</a> = (1u &lt;&lt; 4), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ggad3ae555ad43caa2b2a47bc4769d8fe50a44c2cf7ad92d503bb0e32fa644b847d4">SSP_FRAMEFORMAT_MICROWIRE</a> = (2u &lt;&lt; 4)
 }</td></tr>
<tr class="separator:gad3ae555ad43caa2b2a47bc4769d8fe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f99e08511788c146ae9b35023e4a61c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2f99e08511788c146ae9b35023e4a61c">CHIP_SSP_BITS</a> { <br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61caa03e3d7c54b1b7e0a1159819be0fe2f4">SSP_BITS_4</a> = (3u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61cad68718bef531b459a981f3fe333885af">SSP_BITS_5</a> = (4u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61ca983bf05fec7f08931bf8397460736fad">SSP_BITS_6</a> = (5u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61caf427f7d2bdddeddab9780dde3e7112cd">SSP_BITS_7</a> = (6u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61cafed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a> = (7u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61ca86c78df806e6a2c6105e4009c87a9a30">SSP_BITS_9</a> = (8u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61caa5af8a64fabb893ce6cca58a6603b887">SSP_BITS_10</a> = (9u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61ca6eb61ba3d5420049cc5c6b5dc0ce180f">SSP_BITS_11</a> = (10u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61cac07c29c55be04e5bdf6c450f8fb978f9">SSP_BITS_12</a> = (11u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61cad3b1fe6ae4d631d30f668a62a499ad04">SSP_BITS_13</a> = (12u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61cae1d25567553d78628b76e6d3576708fb">SSP_BITS_14</a> = (13u &lt;&lt; 0), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61ca0cb36a4e3580bffe6583e05ecc7560aa">SSP_BITS_15</a> = (14u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2f99e08511788c146ae9b35023e4a61ca3d5cc36200365dc046d283f48711d885">SSP_BITS_16</a> = (15u &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="separator:ga2f99e08511788c146ae9b35023e4a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a375ed10848e3661b9b015fea1cf39b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2a375ed10848e3661b9b015fea1cf39b">CHIP_SSP_MODE</a> { <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2a375ed10848e3661b9b015fea1cf39ba5395d2342a5a2564d683efe73700d604">SSP_MODE_MASTER</a> = (0 &lt;&lt; 2), 
<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gga2a375ed10848e3661b9b015fea1cf39ba8e80727639bca1e64508d92d65346f3e">SSP_MODE_SLAVE</a> = (1u &lt;&lt; 2)
 }</td></tr>
<tr class="separator:ga2a375ed10848e3661b9b015fea1cf39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf49b9a4689c9ae39bbd8c1ac20d31073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf49b9a4689c9ae39bbd8c1ac20d31073">Chip_SSP_Enable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:gaf49b9a4689c9ae39bbd8c1ac20d31073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SSP operation.  <a href="#gaf49b9a4689c9ae39bbd8c1ac20d31073">More...</a><br /></td></tr>
<tr class="separator:gaf49b9a4689c9ae39bbd8c1ac20d31073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3033c296868595a01dd74ecccaed6090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga3033c296868595a01dd74ecccaed6090">Chip_SSP_Disable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga3033c296868595a01dd74ecccaed6090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SSP operation.  <a href="#ga3033c296868595a01dd74ecccaed6090">More...</a><br /></td></tr>
<tr class="separator:ga3033c296868595a01dd74ecccaed6090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8683ccce6ba5578103efcb791f39cff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga8683ccce6ba5578103efcb791f39cff8">Chip_SSP_EnableLoopBack</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga8683ccce6ba5578103efcb791f39cff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable loopback mode.  <a href="#ga8683ccce6ba5578103efcb791f39cff8">More...</a><br /></td></tr>
<tr class="separator:ga8683ccce6ba5578103efcb791f39cff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa733ed4b0773cda022ad87ff41304c40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaa733ed4b0773cda022ad87ff41304c40">Chip_SSP_DisableLoopBack</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:gaa733ed4b0773cda022ad87ff41304c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable loopback mode.  <a href="#gaa733ed4b0773cda022ad87ff41304c40">More...</a><br /></td></tr>
<tr class="separator:gaa733ed4b0773cda022ad87ff41304c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82dd278bcdbd80eaacc43abc211a970f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga82dd278bcdbd80eaacc43abc211a970f">Chip_SSP_GetStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad95eaf4325a2ec8e457b309d21d6987d">SSP_STATUS_T</a> Stat)</td></tr>
<tr class="memdesc:ga82dd278bcdbd80eaacc43abc211a970f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current status of SSP controller.  <a href="#ga82dd278bcdbd80eaacc43abc211a970f">More...</a><br /></td></tr>
<tr class="separator:ga82dd278bcdbd80eaacc43abc211a970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207244e33021333a66bb04f2bd2f1102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga207244e33021333a66bb04f2bd2f1102">Chip_SSP_GetIntStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga207244e33021333a66bb04f2bd2f1102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the masked interrupt status.  <a href="#ga207244e33021333a66bb04f2bd2f1102">More...</a><br /></td></tr>
<tr class="separator:ga207244e33021333a66bb04f2bd2f1102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc48f6c5bea491f2965b5b6fd0dcf69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga0cc48f6c5bea491f2965b5b6fd0dcf69">Chip_SSP_GetRawIntStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf901cb9befcf9302650fed7f1ddba443">SSP_RAWINTSTATUS_T</a> RawInt)</td></tr>
<tr class="memdesc:ga0cc48f6c5bea491f2965b5b6fd0dcf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the raw interrupt status.  <a href="#ga0cc48f6c5bea491f2965b5b6fd0dcf69">More...</a><br /></td></tr>
<tr class="separator:ga0cc48f6c5bea491f2965b5b6fd0dcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421d39f6094d0f335e5acbc3dd5f0b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga421d39f6094d0f335e5acbc3dd5f0b09">Chip_SSP_GetDataSize</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga421d39f6094d0f335e5acbc3dd5f0b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of bits transferred in each frame.  <a href="#ga421d39f6094d0f335e5acbc3dd5f0b09">More...</a><br /></td></tr>
<tr class="separator:ga421d39f6094d0f335e5acbc3dd5f0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe8047a36b3055251cff755d339ca4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga5fe8047a36b3055251cff755d339ca4a">Chip_SSP_ClearIntPending</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gadc98b69a8cb7a5afef8dd81bebbfc66d">SSP_INTCLEAR_T</a> IntClear)</td></tr>
<tr class="memdesc:ga5fe8047a36b3055251cff755d339ca4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the corresponding interrupt condition(s) in the SSP controller.  <a href="#ga5fe8047a36b3055251cff755d339ca4a">More...</a><br /></td></tr>
<tr class="separator:ga5fe8047a36b3055251cff755d339ca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98eb3a788e313aeb5a4feb2516b11e8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga98eb3a788e313aeb5a4feb2516b11e8f">Chip_SSP_Int_Enable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga98eb3a788e313aeb5a4feb2516b11e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt for the SSP.  <a href="#ga98eb3a788e313aeb5a4feb2516b11e8f">More...</a><br /></td></tr>
<tr class="separator:ga98eb3a788e313aeb5a4feb2516b11e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c7c516c84ba924973318bd64c113a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga20c7c516c84ba924973318bd64c113a3">Chip_SSP_Int_Disable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga20c7c516c84ba924973318bd64c113a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt for the SSP.  <a href="#ga20c7c516c84ba924973318bd64c113a3">More...</a><br /></td></tr>
<tr class="separator:ga20c7c516c84ba924973318bd64c113a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da053acf90aff24ca59bdf673207aac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga7da053acf90aff24ca59bdf673207aac">Chip_SSP_ReceiveFrame</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga7da053acf90aff24ca59bdf673207aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get received SSP data.  <a href="#ga7da053acf90aff24ca59bdf673207aac">More...</a><br /></td></tr>
<tr class="separator:ga7da053acf90aff24ca59bdf673207aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01849b80cad7f46924a04346560006c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab01849b80cad7f46924a04346560006c">Chip_SSP_SendFrame</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint16_t tx_data)</td></tr>
<tr class="memdesc:gab01849b80cad7f46924a04346560006c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send SSP 16-bit data.  <a href="#gab01849b80cad7f46924a04346560006c">More...</a><br /></td></tr>
<tr class="separator:gab01849b80cad7f46924a04346560006c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49832a18e0618a82afd66caa6f868445"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga49832a18e0618a82afd66caa6f868445">Chip_SSP_SetClockRate</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint32_t clk_rate, uint32_t prescale)</td></tr>
<tr class="memdesc:ga49832a18e0618a82afd66caa6f868445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set up output clocks per bit for SSP bus.  <a href="#ga49832a18e0618a82afd66caa6f868445">More...</a><br /></td></tr>
<tr class="separator:ga49832a18e0618a82afd66caa6f868445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381ba3a6b470b2c84468b88deed8ac18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga381ba3a6b470b2c84468b88deed8ac18">Chip_SSP_SetFormat</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)</td></tr>
<tr class="memdesc:ga381ba3a6b470b2c84468b88deed8ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set up the SSP frame format.  <a href="#ga381ba3a6b470b2c84468b88deed8ac18">More...</a><br /></td></tr>
<tr class="separator:ga381ba3a6b470b2c84468b88deed8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5a23b5030facdb75c3ed06d5e86172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga9b5a23b5030facdb75c3ed06d5e86172">Chip_SSP_Set_Mode</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint32_t mode)</td></tr>
<tr class="memdesc:ga9b5a23b5030facdb75c3ed06d5e86172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SSP working as master or slave mode.  <a href="#ga9b5a23b5030facdb75c3ed06d5e86172">More...</a><br /></td></tr>
<tr class="separator:ga9b5a23b5030facdb75c3ed06d5e86172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bf34541c093c052e5f9baf41fcda8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gae8bf34541c093c052e5f9baf41fcda8b">Chip_SSP_DMA_Enable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:gae8bf34541c093c052e5f9baf41fcda8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA for SSP.  <a href="#gae8bf34541c093c052e5f9baf41fcda8b">More...</a><br /></td></tr>
<tr class="separator:gae8bf34541c093c052e5f9baf41fcda8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c7ce019dfcc4ab5731615f66c30e19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaa8c7ce019dfcc4ab5731615f66c30e19">Chip_SSP_DMA_Disable</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:gaa8c7ce019dfcc4ab5731615f66c30e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA for SSP.  <a href="#gaa8c7ce019dfcc4ab5731615f66c30e19">More...</a><br /></td></tr>
<tr class="separator:gaa8c7ce019dfcc4ab5731615f66c30e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf29dfba7478866abe7511d32638e57e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gabf29dfba7478866abe7511d32638e57e">Chip_SSP_Int_FlushData</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:gabf29dfba7478866abe7511d32638e57e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean all data in RX FIFO of SSP.  <a href="#gabf29dfba7478866abe7511d32638e57e">More...</a><br /></td></tr>
<tr class="separator:gabf29dfba7478866abe7511d32638e57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d901d1757b6d95efc20c4d76721fb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga23d901d1757b6d95efc20c4d76721fb3">Chip_SSP_Int_RWFrames8Bits</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="memdesc:ga23d901d1757b6d95efc20c4d76721fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Interrupt Read/Write with 8-bit frame width.  <a href="#ga23d901d1757b6d95efc20c4d76721fb3">More...</a><br /></td></tr>
<tr class="separator:ga23d901d1757b6d95efc20c4d76721fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97dd891912b8312a1e0989d7a542b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf97dd891912b8312a1e0989d7a542b7b">Chip_SSP_Int_RWFrames16Bits</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="memdesc:gaf97dd891912b8312a1e0989d7a542b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Interrupt Read/Write with 16-bit frame width.  <a href="#gaf97dd891912b8312a1e0989d7a542b7b">More...</a><br /></td></tr>
<tr class="separator:gaf97dd891912b8312a1e0989d7a542b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302a381ad4d291164144ad2720399078"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga302a381ad4d291164144ad2720399078">Chip_SSP_RWFrames_Blocking</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, <a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="memdesc:ga302a381ad4d291164144ad2720399078"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Polling Read/Write in blocking mode.  <a href="#ga302a381ad4d291164144ad2720399078">More...</a><br /></td></tr>
<tr class="separator:ga302a381ad4d291164144ad2720399078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fd685c38c8442fb4fc2759c9b8a879"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga09fd685c38c8442fb4fc2759c9b8a879">Chip_SSP_WriteFrames_Blocking</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, const uint8_t *buffer, uint32_t buffer_len)</td></tr>
<tr class="memdesc:ga09fd685c38c8442fb4fc2759c9b8a879"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Polling Write in blocking mode.  <a href="#ga09fd685c38c8442fb4fc2759c9b8a879">More...</a><br /></td></tr>
<tr class="separator:ga09fd685c38c8442fb4fc2759c9b8a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8332233bb63af754bd9cc369f2a1e2d6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga8332233bb63af754bd9cc369f2a1e2d6">Chip_SSP_ReadFrames_Blocking</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint8_t *buffer, uint32_t buffer_len)</td></tr>
<tr class="memdesc:ga8332233bb63af754bd9cc369f2a1e2d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP Polling Read in blocking mode.  <a href="#ga8332233bb63af754bd9cc369f2a1e2d6">More...</a><br /></td></tr>
<tr class="separator:ga8332233bb63af754bd9cc369f2a1e2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e20405561e8d3dacba65cbfe41d556"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga66e20405561e8d3dacba65cbfe41d556">Chip_SSP_Init</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga66e20405561e8d3dacba65cbfe41d556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SSP.  <a href="#ga66e20405561e8d3dacba65cbfe41d556">More...</a><br /></td></tr>
<tr class="separator:ga66e20405561e8d3dacba65cbfe41d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f87506f2fddc1043606eae292b6f16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga48f87506f2fddc1043606eae292b6f16">Chip_SSP_DeInit</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP)</td></tr>
<tr class="memdesc:ga48f87506f2fddc1043606eae292b6f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialise the SSP.  <a href="#ga48f87506f2fddc1043606eae292b6f16">More...</a><br /></td></tr>
<tr class="separator:ga48f87506f2fddc1043606eae292b6f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e601329b0aa6afe5f355dc6e8f84bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga60e601329b0aa6afe5f355dc6e8f84bd">Chip_SSP_SetMaster</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, bool master)</td></tr>
<tr class="memdesc:ga60e601329b0aa6afe5f355dc6e8f84bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SSP operating modes, master or slave.  <a href="#ga60e601329b0aa6afe5f355dc6e8f84bd">More...</a><br /></td></tr>
<tr class="separator:ga60e601329b0aa6afe5f355dc6e8f84bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373660d8ad7b28fb71209539b1e72717"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga373660d8ad7b28fb71209539b1e72717">Chip_SSP_SetBitRate</a> (<a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *pSSP, uint32_t bitRate)</td></tr>
<tr class="memdesc:ga373660d8ad7b28fb71209539b1e72717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock frequency for SSP interface.  <a href="#ga373660d8ad7b28fb71209539b1e72717">More...</a><br /></td></tr>
<tr class="separator:ga373660d8ad7b28fb71209539b1e72717"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6333b5eaf9d5301431fc0399c0d417d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6333b5eaf9d5301431fc0399c0d417d5">&#9670;&nbsp;</a></span>SSP_CPHA_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_FIRST&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee3465bdb33add1970f6ce7f7bc638c4">SSP_CR0_CPHA_FIRST</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP configuration parameter defines Clock phase control bit </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00480">480</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga04ad38295445819979f55503eed5c177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ad38295445819979f55503eed5c177">&#9670;&nbsp;</a></span>SSP_CPHA_SECOND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_SECOND&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00481">481</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf64aec37a92ca6c14c23af6fc0052ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf64aec37a92ca6c14c23af6fc0052ccb">&#9670;&nbsp;</a></span>SSP_CPOL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_HI&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab4353fed07ef845a3796e154397f7e76">SSP_CR0_CPOL_LO</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock polarity control bit </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00490">490</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1e10eccdb2b293607764028aab1b98a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e10eccdb2b293607764028aab1b98a9">&#9670;&nbsp;</a></span>SSP_CPOL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_LO&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00491">491</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad90cbeb91495d457ae2dd8bda909a2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90cbeb91495d457ae2dd8bda909a2a9">&#9670;&nbsp;</a></span>SSP_CPSR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_BITMASK&#160;&#160;&#160;((uint32_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CPSR bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00109">109</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga90be93bebdbdfee011d90ea6e054260a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90be93bebdbdfee011d90ea6e054260a">&#9670;&nbsp;</a></span>SSP_CR0_BITMASK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_BITMASK&#160;&#160;&#160;((uint32_t) (0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR0 bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00086">86</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga90be93bebdbdfee011d90ea6e054260a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90be93bebdbdfee011d90ea6e054260a">&#9670;&nbsp;</a></span>SSP_CR0_BITMASK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_BITMASK&#160;&#160;&#160;((uint32_t) (0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR0 bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00086">86</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaee3465bdb33add1970f6ce7f7bc638c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3465bdb33add1970f6ce7f7bc638c4">&#9670;&nbsp;</a></span>SSP_CR0_CPHA_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_FIRST&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock out phase bit (used in SPI mode only), (1) = captures data on the second clock transition of the frame, (0) = first </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00078">78</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae4150d0b2513ff70568be15c2170c9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4150d0b2513ff70568be15c2170c9ea">&#9670;&nbsp;</a></span>SSP_CR0_CPHA_SECOND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_SECOND&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00079">79</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga36d7ad75edb14d318d710f964384f466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d7ad75edb14d318d710f964384f466">&#9670;&nbsp;</a></span>SSP_CR0_CPOL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_HI&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00075">75</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gab4353fed07ef845a3796e154397f7e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4353fed07ef845a3796e154397f7e76">&#9670;&nbsp;</a></span>SSP_CR0_CPOL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_LO&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock polarity bit (used in SPI mode only), (1) = maintains the bus clock high between frames, (0) = low </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00074">74</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga691ba9dbc6a0722a81ed4734c7f7ac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga691ba9dbc6a0722a81ed4734c7f7ac8f">&#9670;&nbsp;</a></span>SSP_CR0_DSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_DSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n) &amp; 0xF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for CR0 registerSSP data size select, must be 4 bits to 16 bits </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00065">65</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga7ca858fcf0f529a38e1e1bf0a69d4486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca858fcf0f529a38e1e1bf0a69d4486">&#9670;&nbsp;</a></span>SSP_CR0_FRF_MICROWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_MICROWIRE&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 National Micro-wire mode </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00071">71</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4f0f58a8f4b87af0f18e84b981c31a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f0f58a8f4b87af0f18e84b981c31a74">&#9670;&nbsp;</a></span>SSP_CR0_FRF_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_SPI&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 Motorola SPI mode </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00067">67</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga54c718a1a75a1e5e06417b9f8267ee27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c718a1a75a1e5e06417b9f8267ee27">&#9670;&nbsp;</a></span>SSP_CR0_FRF_TI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_TI&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 TI synchronous serial mode </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00069">69</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga10f56047b6024ff848675f9463f1b989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f56047b6024ff848675f9463f1b989">&#9670;&nbsp;</a></span>SSP_CR0_SCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP serial clock rate value load macro, divider rate is PERIPH_CLK / (cpsr * (SCR + 1)) </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00089">89</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga10f56047b6024ff848675f9463f1b989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f56047b6024ff848675f9463f1b989">&#9670;&nbsp;</a></span>SSP_CR0_SCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP serial clock rate value load macro, divider rate is PERIPH_CLK / (cpsr * (SCR + 1)) </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00089">89</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad90a9c1c97a5c4e19e048e9686a4d8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90a9c1c97a5c4e19e048e9686a4d8fa">&#9670;&nbsp;</a></span>SSP_CR1_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_BITMASK&#160;&#160;&#160;((uint32_t) (0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR1 bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00106">106</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac0e5bef37b94df5ad96bf270aa802dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0e5bef37b94df5ad96bf270aa802dcd">&#9670;&nbsp;</a></span>SSP_CR1_LBM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_LBM_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for CR1 registerSSP control 1 loopback mode enable bit </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00096">96</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa8e064b00be6db00e597ad2509a633c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e064b00be6db00e597ad2509a633c3">&#9670;&nbsp;</a></span>SSP_CR1_MASTER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_MASTER_EN&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00101">101</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga483d570ffc25bc917c99b3e8ece75649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483d570ffc25bc917c99b3e8ece75649">&#9670;&nbsp;</a></span>SSP_CR1_SLAVE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SLAVE_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave enable </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00100">100</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf8cd75ca0bf07a236b992cca4769b4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8cd75ca0bf07a236b992cca4769b4dc">&#9670;&nbsp;</a></span>SSP_CR1_SO_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SO_DISABLE&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave out disable bit, disables transmit line in slave mode </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00104">104</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaad500ed8cec6c1734a12a7f55ff6ec26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad500ed8cec6c1734a12a7f55ff6ec26">&#9670;&nbsp;</a></span>SSP_CR1_SSP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SSP_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 enable bit </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00098">98</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaca7cab2d530cc7dbaa9e9d3e9dc61b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7cab2d530cc7dbaa9e9d3e9dc61b53">&#9670;&nbsp;</a></span>SSP_DR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DR_BITMASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for DR registerSSP data bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00115">115</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5ce108586bfd5b77c849aa9969c8973c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ce108586bfd5b77c849aa9969c8973c">&#9670;&nbsp;</a></span>SSP_ICR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_BITMASK&#160;&#160;&#160;((uint32_t) (0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICR bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00125">125</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga3c9cbd4f4b8169253d26f4d40cdc414d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9cbd4f4b8169253d26f4d40cdc414d">&#9670;&nbsp;</a></span>SSP_MASTER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MASTER_MODE&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaa8e064b00be6db00e597ad2509a633c3">SSP_CR1_MASTER_EN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00495">495</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac6bc4b92810caa934b2d7116390098c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6bc4b92810caa934b2d7116390098c6">&#9670;&nbsp;</a></span>SSP_SLAVE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SLAVE_MODE&#160;&#160;&#160;<a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP master mode enable </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00494">494</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0fe66130dd87296b6e16cd9fbcf7daf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe66130dd87296b6e16cd9fbcf7daf1">&#9670;&nbsp;</a></span>SSP_SR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BITMASK&#160;&#160;&#160;((uint32_t) (0x1F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SR registerSSP SR bit mask </p>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00122">122</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga4e348748c4fb42ef94c2cbd968a43648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e348748c4fb42ef94c2cbd968a43648">&#9670;&nbsp;</a></span>CHIP_SSP_BITS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2f99e08511788c146ae9b35023e4a61c">CHIP_SSP_BITS</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4e348748c4fb42ef94c2cbd968a43648">CHIP_SSP_BITS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12dec81e345a9ffbefd6a1fae5759e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12dec81e345a9ffbefd6a1fae5759e09">&#9670;&nbsp;</a></span>CHIP_SSP_CLOCK_MODE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab423240914ad746147aeb31f483e9553">CHIP_SSP_CLOCK_FORMAT</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga12dec81e345a9ffbefd6a1fae5759e09">CHIP_SSP_CLOCK_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga207687847d9ab8385057ddeca53c2942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207687847d9ab8385057ddeca53c2942">&#9670;&nbsp;</a></span>CHIP_SSP_FRAME_FORMAT_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad3ae555ad43caa2b2a47bc4769d8fe50">CHIP_SSP_FRAME_FORMAT</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga207687847d9ab8385057ddeca53c2942">CHIP_SSP_FRAME_FORMAT_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaced971159acfb5b4f06caa5b02f5a680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced971159acfb5b4f06caa5b02f5a680">&#9670;&nbsp;</a></span>CHIP_SSP_MODE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2a375ed10848e3661b9b015fea1cf39b">CHIP_SSP_MODE</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaced971159acfb5b4f06caa5b02f5a680">CHIP_SSP_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c59381b3e253fe86244ec98a53a7d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c59381b3e253fe86244ec98a53a7d79">&#9670;&nbsp;</a></span>SSP_ConfigFormat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_s_s_p___config_format.html">SSP_ConfigFormat</a>  <a class="el" href="struct_s_s_p___config_format.html">SSP_ConfigFormat</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga026212e0116f9a1109fd221e6b0ac503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026212e0116f9a1109fd221e6b0ac503">&#9670;&nbsp;</a></span>SSP_DMA_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee679ef8477b8e31bf174e66e2984caf">_SSP_DMA</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga026212e0116f9a1109fd221e6b0ac503">SSP_DMA_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadc98b69a8cb7a5afef8dd81bebbfc66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc98b69a8cb7a5afef8dd81bebbfc66d">&#9670;&nbsp;</a></span>SSP_INTCLEAR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga59cc14c5381f32c16286c45bd6a3ece0">_SSP_INTCLEAR</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gadc98b69a8cb7a5afef8dd81bebbfc66d">SSP_INTCLEAR_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84198f10a9a371b8523c09a850399bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84198f10a9a371b8523c09a850399bf4">&#9670;&nbsp;</a></span>SSP_INTMASK_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab6a0ac593093184dd21c95f53b30f4ef">_SSP_INTMASK</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga84198f10a9a371b8523c09a850399bf4">SSP_INTMASK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Interrupt Mask. </p>

</div>
</div>
<a id="gac0b1a846ede1f57c5fa27d4163acdbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0b1a846ede1f57c5fa27d4163acdbe9">&#9670;&nbsp;</a></span>SSP_MASKINTSTATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gafaff4574b830e5b94dcaf7ca8da399e8">_SSP_MASKINTSTATUS</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gac0b1a846ede1f57c5fa27d4163acdbe9">SSP_MASKINTSTATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Mask Interrupt Status. </p>

</div>
</div>
<a id="gaf901cb9befcf9302650fed7f1ddba443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf901cb9befcf9302650fed7f1ddba443">&#9670;&nbsp;</a></span>SSP_RAWINTSTATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2042535e55396776c81a7235ed95db35">_SSP_RAWINTSTATUS</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf901cb9befcf9302650fed7f1ddba443">SSP_RAWINTSTATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Raw Interrupt Status. </p>

</div>
</div>
<a id="gad95eaf4325a2ec8e457b309d21d6987d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad95eaf4325a2ec8e457b309d21d6987d">&#9670;&nbsp;</a></span>SSP_STATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4ec33a0121a2ccab848c7b37907d9e9d">_SSP_STATUS</a>  <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad95eaf4325a2ec8e457b309d21d6987d">SSP_STATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Status. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaee679ef8477b8e31bf174e66e2984caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee679ef8477b8e31bf174e66e2984caf">&#9670;&nbsp;</a></span>_SSP_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaee679ef8477b8e31bf174e66e2984caf">_SSP_DMA</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaee679ef8477b8e31bf174e66e2984cafae51f79e5713056c61aadb8d5ddfc335a"></a>SSP_DMA_RX&#160;</td><td class="fielddoc"><p>DMA RX Enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaee679ef8477b8e31bf174e66e2984cafa5925a5061635b0742605b6bb4b434ce4"></a>SSP_DMA_TX&#160;</td><td class="fielddoc"><p>DMA TX Enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaee679ef8477b8e31bf174e66e2984cafa8e393687f85f713df0927a4c6f45679e"></a>SSP_DMA_BITMASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00177">177</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga59cc14c5381f32c16286c45bd6a3ece0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59cc14c5381f32c16286c45bd6a3ece0">&#9670;&nbsp;</a></span>_SSP_INTCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga59cc14c5381f32c16286c45bd6a3ece0">_SSP_INTCLEAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga59cc14c5381f32c16286c45bd6a3ece0a3f8b48b9a600a7c3d1615c88abf76981"></a>SSP_RORIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga59cc14c5381f32c16286c45bd6a3ece0a5c9358a05d7509ce431770ca872cdce0"></a>SSP_RTIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga59cc14c5381f32c16286c45bd6a3ece0acf79b0a911e1c9d4cee5387be0dc45ba"></a>SSP_INT_CLEAR_BITMASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00171">171</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gab6a0ac593093184dd21c95f53b30f4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a0ac593093184dd21c95f53b30f4ef">&#9670;&nbsp;</a></span>_SSP_INTMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab6a0ac593093184dd21c95f53b30f4ef">_SSP_INTMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Interrupt Mask. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab6a0ac593093184dd21c95f53b30f4efa891bf6d7622b4f6f010396f08a51adbf"></a>SSP_RORIM&#160;</td><td class="fielddoc"><p>Overun </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6a0ac593093184dd21c95f53b30f4efaabb6398ce8ef5db95fc47fc2bd525f13"></a>SSP_RTIM&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6a0ac593093184dd21c95f53b30f4efa2fff5a42799aae53c7a4bf3e3a900448"></a>SSP_RXIM&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6a0ac593093184dd21c95f53b30f4efa34e61a5c1d77d3763e4f8e1bfacbdcc4"></a>SSP_TXIM&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6a0ac593093184dd21c95f53b30f4efa46081a07592bbc197435bbb21cc1e201"></a>SSP_INT_MASK_BITMASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00141">141</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gafaff4574b830e5b94dcaf7ca8da399e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaff4574b830e5b94dcaf7ca8da399e8">&#9670;&nbsp;</a></span>_SSP_MASKINTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gafaff4574b830e5b94dcaf7ca8da399e8">_SSP_MASKINTSTATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Mask Interrupt Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafaff4574b830e5b94dcaf7ca8da399e8a05e1bf0ddb0306501fcb234c6e885082"></a>SSP_RORMIS&#160;</td><td class="fielddoc"><p>Overun </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafaff4574b830e5b94dcaf7ca8da399e8a86603f74ba22232e10e325e2f0242308"></a>SSP_RTMIS&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafaff4574b830e5b94dcaf7ca8da399e8a07742f0e285a6bf09099e3298fac1184"></a>SSP_RXMIS&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafaff4574b830e5b94dcaf7ca8da399e8a8ad9ea51c1cde0cd518cdea049710093"></a>SSP_TXMIS&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafaff4574b830e5b94dcaf7ca8da399e8a50da00745fc05f4421b4d60f861bd31e"></a>SSP_MASK_INT_STAT_BITMASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00152">152</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2042535e55396776c81a7235ed95db35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2042535e55396776c81a7235ed95db35">&#9670;&nbsp;</a></span>_SSP_RAWINTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2042535e55396776c81a7235ed95db35">_SSP_RAWINTSTATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Raw Interrupt Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2042535e55396776c81a7235ed95db35ad112fd53fe6238566db3b86badca3643"></a>SSP_RORRIS&#160;</td><td class="fielddoc"><p>Overun </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2042535e55396776c81a7235ed95db35acadb0b951bbe2b20da961f4a55b775c2"></a>SSP_RTRIS&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2042535e55396776c81a7235ed95db35af284137785b0311fdf9ffd06dd91022f"></a>SSP_RXRIS&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2042535e55396776c81a7235ed95db35a0f19a960fdb1f4e1e41c2d3f391ab2a1"></a>SSP_TXRIS&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2042535e55396776c81a7235ed95db35a81d12ba594dec3491731ef65c4af785e"></a>SSP_RAW_INT_STAT_BITMASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00163">163</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4ec33a0121a2ccab848c7b37907d9e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec33a0121a2ccab848c7b37907d9e9d">&#9670;&nbsp;</a></span>_SSP_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga4ec33a0121a2ccab848c7b37907d9e9d">_SSP_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Type of Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4ec33a0121a2ccab848c7b37907d9e9daf2476dad0360373ccb5896f6f4283569"></a>SSP_STAT_TFE&#160;</td><td class="fielddoc"><p>TX FIFO Empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ec33a0121a2ccab848c7b37907d9e9da895067b502eeae3c476190e309abde1a"></a>SSP_STAT_TNF&#160;</td><td class="fielddoc"><p>TX FIFO not full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ec33a0121a2ccab848c7b37907d9e9da82f15e0720cc2b0dc53e90b7546fb96b"></a>SSP_STAT_RNE&#160;</td><td class="fielddoc"><p>RX FIFO not empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ec33a0121a2ccab848c7b37907d9e9dad10671a086364beb55efad01f2c3688f"></a>SSP_STAT_RFF&#160;</td><td class="fielddoc"><p>RX FIFO full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ec33a0121a2ccab848c7b37907d9e9da5129659a9c16fdda33b925f07cf8ef52"></a>SSP_STAT_BSY&#160;</td><td class="fielddoc"><p>SSP Busy </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00130">130</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2f99e08511788c146ae9b35023e4a61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f99e08511788c146ae9b35023e4a61c">&#9670;&nbsp;</a></span>CHIP_SSP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2f99e08511788c146ae9b35023e4a61c">CHIP_SSP_BITS</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61caa03e3d7c54b1b7e0a1159819be0fe2f4"></a>SSP_BITS_4&#160;</td><td class="fielddoc"><p>4 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61cad68718bef531b459a981f3fe333885af"></a>SSP_BITS_5&#160;</td><td class="fielddoc"><p>5 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61ca983bf05fec7f08931bf8397460736fad"></a>SSP_BITS_6&#160;</td><td class="fielddoc"><p>6 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61caf427f7d2bdddeddab9780dde3e7112cd"></a>SSP_BITS_7&#160;</td><td class="fielddoc"><p>7 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61cafed74a949c86fb130814553eeeaa28fc"></a>SSP_BITS_8&#160;</td><td class="fielddoc"><p>8 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61ca86c78df806e6a2c6105e4009c87a9a30"></a>SSP_BITS_9&#160;</td><td class="fielddoc"><p>9 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61caa5af8a64fabb893ce6cca58a6603b887"></a>SSP_BITS_10&#160;</td><td class="fielddoc"><p>10 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61ca6eb61ba3d5420049cc5c6b5dc0ce180f"></a>SSP_BITS_11&#160;</td><td class="fielddoc"><p>11 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61cac07c29c55be04e5bdf6c450f8fb978f9"></a>SSP_BITS_12&#160;</td><td class="fielddoc"><p>12 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61cad3b1fe6ae4d631d30f668a62a499ad04"></a>SSP_BITS_13&#160;</td><td class="fielddoc"><p>13 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61cae1d25567553d78628b76e6d3576708fb"></a>SSP_BITS_14&#160;</td><td class="fielddoc"><p>14 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61ca0cb36a4e3580bffe6583e05ecc7560aa"></a>SSP_BITS_15&#160;</td><td class="fielddoc"><p>15 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f99e08511788c146ae9b35023e4a61ca3d5cc36200365dc046d283f48711d885"></a>SSP_BITS_16&#160;</td><td class="fielddoc"><p>16 bits/frame </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00209">209</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gab423240914ad746147aeb31f483e9553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab423240914ad746147aeb31f483e9553">&#9670;&nbsp;</a></span>CHIP_SSP_CLOCK_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gab423240914ad746147aeb31f483e9553">CHIP_SSP_CLOCK_FORMAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553aa5340f759c78820f18de9290b9c061c9"></a>SSP_CLOCK_CPHA0_CPOL0&#160;</td><td class="fielddoc"><p>CPHA = 0, CPOL = 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553abf7efd605c96ca17f8d3e142583573c7"></a>SSP_CLOCK_CPHA0_CPOL1&#160;</td><td class="fielddoc"><p>CPHA = 0, CPOL = 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553ae85026628900cd0603aea8741196e37c"></a>SSP_CLOCK_CPHA1_CPOL0&#160;</td><td class="fielddoc"><p>CPHA = 1, CPOL = 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553ab45a1654a40d69da708a2fd3717b3b3f"></a>SSP_CLOCK_CPHA1_CPOL1&#160;</td><td class="fielddoc"><p>CPHA = 1, CPOL = 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553a356a1e930e648bee4fdcf58bbf2be871"></a>SSP_CLOCK_MODE0&#160;</td><td class="fielddoc"><p>alias </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553a9c0ef0c2b54bd1f7cd915c072bb90c4f"></a>SSP_CLOCK_MODE1&#160;</td><td class="fielddoc"><p>alias </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553a0ead0c9201c4f3ed09b8d8395b15e38d"></a>SSP_CLOCK_MODE2&#160;</td><td class="fielddoc"><p>alias </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab423240914ad746147aeb31f483e9553a509d039d8fa85d04307fa845b5f96ef0"></a>SSP_CLOCK_MODE3&#160;</td><td class="fielddoc"><p>alias </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00186">186</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad3ae555ad43caa2b2a47bc4769d8fe50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ae555ad43caa2b2a47bc4769d8fe50">&#9670;&nbsp;</a></span>CHIP_SSP_FRAME_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad3ae555ad43caa2b2a47bc4769d8fe50">CHIP_SSP_FRAME_FORMAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad3ae555ad43caa2b2a47bc4769d8fe50a04830722a3c3c26165b6e86944f80799"></a>SSP_FRAMEFORMAT_SPI&#160;</td><td class="fielddoc"><p>Frame format: SPI </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3ae555ad43caa2b2a47bc4769d8fe50a958fc5c359dea48d02188bebb93f3fd2"></a>CHIP_SSP_FRAME_FORMAT_TI&#160;</td><td class="fielddoc"><p>Frame format: TI SSI </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3ae555ad43caa2b2a47bc4769d8fe50a44c2cf7ad92d503bb0e32fa644b847d4"></a>SSP_FRAMEFORMAT_MICROWIRE&#160;</td><td class="fielddoc"><p>Frame format: Microwire </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00200">200</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2a375ed10848e3661b9b015fea1cf39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a375ed10848e3661b9b015fea1cf39b">&#9670;&nbsp;</a></span>CHIP_SSP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_s_p__18_x_x__43_x_x.html#ga2a375ed10848e3661b9b015fea1cf39b">CHIP_SSP_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2a375ed10848e3661b9b015fea1cf39ba5395d2342a5a2564d683efe73700d604"></a>SSP_MODE_MASTER&#160;</td><td class="fielddoc"><p>Master mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a375ed10848e3661b9b015fea1cf39ba8e80727639bca1e64508d92d65346f3e"></a>SSP_MODE_SLAVE&#160;</td><td class="fielddoc"><p>Slave mode </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00454">454</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga5fe8047a36b3055251cff755d339ca4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe8047a36b3055251cff755d339ca4a">&#9670;&nbsp;</a></span>Chip_SSP_ClearIntPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_ClearIntPending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gadc98b69a8cb7a5afef8dd81bebbfc66d">SSP_INTCLEAR_T</a>&#160;</td>
          <td class="paramname"><em>IntClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the corresponding interrupt condition(s) in the SSP controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">IntClear</td><td>Type of cleared interrupt, should be :<ul>
<li>SSP_RORIC</li>
<li>SSP_RTIC </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Software can clear one or more interrupt condition(s) in the SSP controller </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00341">341</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga48f87506f2fddc1043606eae292b6f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f87506f2fddc1043606eae292b6f16">&#9670;&nbsp;</a></span>Chip_SSP_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialise the SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The SSP controller is disabled </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00461">461</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga3033c296868595a01dd74ecccaed6090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3033c296868595a01dd74ecccaed6090">&#9670;&nbsp;</a></span>Chip_SSP_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SSP operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00249">249</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa733ed4b0773cda022ad87ff41304c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa733ed4b0773cda022ad87ff41304c40">&#9670;&nbsp;</a></span>Chip_SSP_DisableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_DisableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable loopback mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00273">273</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa8c7ce019dfcc4ab5731615f66c30e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c7ce019dfcc4ab5731615f66c30e19">&#9670;&nbsp;</a></span>Chip_SSP_DMA_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_DMA_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DMA for SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00446">446</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae8bf34541c093c052e5f9baf41fcda8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8bf34541c093c052e5f9baf41fcda8b">&#9670;&nbsp;</a></span>Chip_SSP_DMA_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_DMA_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DMA for SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00436">436</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf49b9a4689c9ae39bbd8c1ac20d31073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf49b9a4689c9ae39bbd8c1ac20d31073">&#9670;&nbsp;</a></span>Chip_SSP_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable SSP operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00239">239</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga8683ccce6ba5578103efcb791f39cff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8683ccce6ba5578103efcb791f39cff8">&#9670;&nbsp;</a></span>Chip_SSP_EnableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_EnableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable loopback mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00261">261</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga421d39f6094d0f335e5acbc3dd5f0b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421d39f6094d0f335e5acbc3dd5f0b09">&#9670;&nbsp;</a></span>Chip_SSP_GetDataSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t Chip_SSP_GetDataSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of bits transferred in each frame. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the number of bits transferred in each frame minus one </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value is 0x03 -&gt; 0xF corresponding to 4bit -&gt; 16bit transfer </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00327">327</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga207244e33021333a66bb04f2bd2f1102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207244e33021333a66bb04f2bd2f1102">&#9670;&nbsp;</a></span>Chip_SSP_GetIntStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_SSP_GetIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the masked interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP Masked Interrupt Status Register value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value contains a 1 for each interrupt condition that is asserted and enabled (masked) </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00300">300</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0cc48f6c5bea491f2965b5b6fd0dcf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc48f6c5bea491f2965b5b6fd0dcf69">&#9670;&nbsp;</a></span>Chip_SSP_GetRawIntStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a> Chip_SSP_GetRawIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gaf901cb9befcf9302650fed7f1ddba443">SSP_RAWINTSTATUS_T</a>&#160;</td>
          <td class="paramname"><em>RawInt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the raw interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">RawInt</td><td>: Interrupt condition to be get status, shoud be :<ul>
<li>SSP_RORRIS</li>
<li>SSP_RTRIS</li>
<li>SSP_RXRIS</li>
<li>SSP_TXRIS </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Raw interrupt status corresponding to interrupt condition , SET or RESET </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Get the status of each interrupt condition ,regardless of whether or not the interrupt is enabled </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00316">316</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga82dd278bcdbd80eaacc43abc211a970f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82dd278bcdbd80eaacc43abc211a970f">&#9670;&nbsp;</a></span>Chip_SSP_GetStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> Chip_SSP_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_s_p__18_x_x__43_x_x.html#gad95eaf4325a2ec8e457b309d21d6987d">SSP_STATUS_T</a>&#160;</td>
          <td class="paramname"><em>Stat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current status of SSP controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">Stat</td><td>: Type of status, should be :<ul>
<li>SSP_STAT_TFE</li>
<li>SSP_STAT_TNF</li>
<li>SSP_STAT_RNE</li>
<li>SSP_STAT_RFF</li>
<li>SSP_STAT_BSY </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP controller status, SET or RESET </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00289">289</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga66e20405561e8d3dacba65cbfe41d556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e20405561e8d3dacba65cbfe41d556">&#9670;&nbsp;</a></span>Chip_SSP_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00450">450</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga20c7c516c84ba924973318bd64c113a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c7c516c84ba924973318bd64c113a3">&#9670;&nbsp;</a></span>Chip_SSP_Int_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_Int_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupt for the SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00361">361</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga98eb3a788e313aeb5a4feb2516b11e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98eb3a788e313aeb5a4feb2516b11e8f">&#9670;&nbsp;</a></span>Chip_SSP_Int_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_Int_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupt for the SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00351">351</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gabf29dfba7478866abe7511d32638e57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf29dfba7478866abe7511d32638e57e">&#9670;&nbsp;</a></span>Chip_SSP_Int_FlushData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_Int_FlushData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean all data in RX FIFO of SSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00336">336</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gaf97dd891912b8312a1e0989d7a542b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf97dd891912b8312a1e0989d7a542b7b">&#9670;&nbsp;</a></span>Chip_SSP_Int_RWFrames16Bits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Chip_SSP_Int_RWFrames16Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Interrupt Read/Write with 16-bit frame width. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SUCCESS or ERROR </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00383">383</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga23d901d1757b6d95efc20c4d76721fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d901d1757b6d95efc20c4d76721fb3">&#9670;&nbsp;</a></span>Chip_SSP_Int_RWFrames8Bits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Chip_SSP_Int_RWFrames8Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Interrupt Read/Write with 8-bit frame width. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SUCCESS or ERROR </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00352">352</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga8332233bb63af754bd9cc369f2a1e2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8332233bb63af754bd9cc369f2a1e2d6">&#9670;&nbsp;</a></span>Chip_SSP_ReadFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_ReadFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buffer_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Polling Read in blocking mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">buffer</td><td>: Buffer address </td></tr>
    <tr><td class="paramname">buffer_len</td><td>: The length of buffer </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data length has been transferred </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. First, a dummy writing operation is generated to clear data buffer. After that, a reading operation will receive the needed data </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00268">268</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga7da053acf90aff24ca59bdf673207aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da053acf90aff24ca59bdf673207aac">&#9670;&nbsp;</a></span>Chip_SSP_ReceiveFrame()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint16_t Chip_SSP_ReceiveFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get received SSP data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP 16-bit data received </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00371">371</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga302a381ad4d291164144ad2720399078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga302a381ad4d291164144ad2720399078">&#9670;&nbsp;</a></span>Chip_SSP_RWFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_RWFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Polling Read/Write in blocking mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data length has been transferred </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. It starts with writing phase and after that, a reading phase is generated to read any data available in RX_FIFO. All needed information is prepared through xf_setup param. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00147">147</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gab01849b80cad7f46924a04346560006c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab01849b80cad7f46924a04346560006c">&#9670;&nbsp;</a></span>Chip_SSP_SendFrame()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_SendFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send SSP 16-bit data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">tx_data</td><td>: SSP 16-bit data to be transmited </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00382">382</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga9b5a23b5030facdb75c3ed06d5e86172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5a23b5030facdb75c3ed06d5e86172">&#9670;&nbsp;</a></span>Chip_SSP_Set_Mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_Set_Mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SSP working as master or slave mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">mode</td><td>: Operating mode, should be<ul>
<li>SSP_MODE_MASTER</li>
<li>SSP_MODE_SLAVE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00426">426</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga373660d8ad7b28fb71209539b1e72717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373660d8ad7b28fb71209539b1e72717">&#9670;&nbsp;</a></span>Chip_SSP_SetBitRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetBitRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock frequency for SSP interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">bitRate</td><td>: The SSP bit rate </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00425">425</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga49832a18e0618a82afd66caa6f868445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49832a18e0618a82afd66caa6f868445">&#9670;&nbsp;</a></span>Chip_SSP_SetClockRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set up output clocks per bit for SSP bus. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">clk_rate</td><td>fs: The number of prescaler-output clocks per bit on the bus, minus one </td></tr>
    <tr><td class="paramname">prescale</td><td>: The factor by which the Prescaler divides the SSP peripheral clock PCLK </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The bit frequency is PCLK / (prescale x[clk_rate+1]) </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00138">138</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga381ba3a6b470b2c84468b88deed8ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381ba3a6b470b2c84468b88deed8ac18">&#9670;&nbsp;</a></span>Chip_SSP_SetFormat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_SSP_SetFormat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>frameFormat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set up the SSP frame format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base of SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">bits</td><td>: The number of bits transferred in each frame, should be SSP_BITS_4 to SSP_BITS_16 </td></tr>
    <tr><td class="paramname">frameFormat</td><td>: Frame format, should be :<ul>
<li>SSP_FRAMEFORMAT_SPI</li>
<li>SSP_FRAME_FORMAT_TI</li>
<li>SSP_FRAMEFORMAT_MICROWIRE </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockMode</td><td>: Select Clock polarity and Clock phase, should be :<ul>
<li>SSP_CLOCK_CPHA0_CPOL0</li>
<li>SSP_CLOCK_CPHA0_CPOL1</li>
<li>SSP_CLOCK_CPHA1_CPOL0</li>
<li>SSP_CLOCK_CPHA1_CPOL1 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Note: The clockFormat is only used in SPI mode </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8h_source.html#l00413">413</a> of file <a class="el" href="ssp__18xx__43xx_8h_source.html">ssp_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga60e601329b0aa6afe5f355dc6e8f84bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e601329b0aa6afe5f355dc6e8f84bd">&#9670;&nbsp;</a></span>Chip_SSP_SetMaster()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetMaster </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>master</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SSP operating modes, master or slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">master</td><td>: 1 to set master, 0 to set slave </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00414">414</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga09fd685c38c8442fb4fc2759c9b8a879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09fd685c38c8442fb4fc2759c9b8a879">&#9670;&nbsp;</a></span>Chip_SSP_WriteFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_WriteFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___s_s_p___t.html">LPC_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buffer_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP Polling Write in blocking mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">buffer</td><td>: Buffer address </td></tr>
    <tr><td class="paramname">buffer_len</td><td>: Buffer length </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data length has been transferred </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. First, a writing operation will send the needed data. After that, a dummy reading operation is generated to clear data buffer </dd></dl>

<p class="definition">Definition at line <a class="el" href="ssp__18xx__43xx_8c_source.html#l00200">200</a> of file <a class="el" href="ssp__18xx__43xx_8c_source.html">ssp_18xx_43xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
