stopwatch_verilog
==================

课程设计，秒表的FPGA verilog实现
