# do LogicalStep_Lab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:21 on Feb 09,2022
# vcom -work work LogicalStep_Lab2_top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity LogicalStep_Lab2_top
# mtilibGetModifyTime2(): DATABASE ERROR (prepare): out of memory
# -- Compiling architecture structure of LogicalStep_Lab2_top
# mtilibGetModifyTime2(): DATABASE ERROR (prepare): out of memory
# get_next_tail_offset(): DATABASE ERROR (prepare): out of memory
# End time: 10:27:22 on Feb 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:22 on Feb 09,2022
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalStep_Lab2_top_vhd_vec_tst
# mtilibGetModifyTime2(): DATABASE ERROR (prepare): out of memory
# -- Compiling architecture LogicalStep_Lab2_top_arch of LogicalStep_Lab2_top_vhd_vec_tst
# mtilibGetModifyTime2(): DATABASE ERROR (prepare): out of memory
# get_next_tail_offset(): DATABASE ERROR (prepare): out of memory
# End time: 10:27:22 on Feb 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.LogicalStep_Lab2_top_vhd_vec_tst 
# Start time: 10:27:22 on Feb 09,2022
# Loading std.standard
# Refreshing N:/ECE 124 Labs/Lab2/simulation/qsim/work.logicalstep_lab2_top_vhd_vec_tst(logicalstep_lab2_top_arch)
# ** Error: (vcom-7) Failed to open  file "N:/ECE 124 Labs/Lab2/simulation/qsim/work/logicalstep_lab2_top_vhd_vec_tst/logicalstep_lab2_top_arch.dat" in read mode.
# Invalid argument. (errno = EINVAL)
# ** Error: (vcom-7) Failed to open design unit file "N:/ECE 124 Labs/Lab2/simulation/qsim/work/logicalstep_lab2_top_vhd_vec_tst/logicalstep_lab2_top_arch.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: vcom failed.
# ** Error: subinvocation of vcom failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'N:/ECE 124 Labs/Lab2/simulation/qsim/work.logicalstep_lab2_top_vhd_vec_tst(logicalstep_lab2_top_arch)'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:27:23 on Feb 09,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
