{"vcs1":{"timestamp_begin":1769501064.803652532, "rt":6.69, "ut":6.44, "st":0.19}}
{"vcselab":{"timestamp_begin":1769501071.542507418, "rt":0.32, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769501071.902619732, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769501064.545461883}
{"VCS_COMP_START_TIME": 1769501064.545461883}
{"VCS_COMP_END_TIME": 1769501072.228534014}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350948}}
{"vcselab": {"peak_mem": 173712}}
