  // Intermediate wires for the two AND gates
  wire and1_out, and2_out;

  // First layer: two AND gates
  assign and1_out = a & b;
  assign and2_out = c & d;

  // Second layer: OR gate combining the AND outputs
  assign out = and1_out | and2_out;

  // Inverted output
  assign out_n = ~out;
endmodule