set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {risac_soc.vo risac_soc_v.sdo}}
	{{"Fast Model"} {risac_soc_fast.vo risac_soc_v_fast.sdo}}
}
