// Seed: 2181484037
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri1 id_7
);
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    output wor id_14,
    input supply1 id_15
);
  assign id_14 = id_4;
  module_0(
      id_14, id_10, id_2, id_5, id_14, id_3, id_11, id_12
  );
  wire id_17;
endmodule
