{
  "module_name": "cs43130.h",
  "hash_id": "19f6c21d1c71a712a240b295bfec38b14063627cc5ce8caeabc85b6a4ca9df66",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs43130.h",
  "human_readable_source": " \n \n\n#ifndef __CS43130_H__\n#define __CS43130_H__\n\n#include <linux/math.h>\n\n \n \n#define CS43130_FIRSTREG\t0x010000\n#define CS43130_LASTREG\t\t0x190000\n#define CS43130_CHIP_ID\t\t0x00043130\n#define CS4399_CHIP_ID\t\t0x00043990\n#define CS43131_CHIP_ID\t\t0x00043131\n#define CS43198_CHIP_ID\t\t0x00043198\n#define CS43130_DEVID_AB\t0x010000\t \n#define CS43130_DEVID_CD\t0x010001\t \n#define CS43130_DEVID_E\t\t0x010002\t \n#define CS43130_FAB_ID\t\t0x010003         \n#define CS43130_REV_ID\t\t0x010004         \n#define CS43130_SUBREV_ID\t0x010005         \n#define CS43130_SYS_CLK_CTL_1\t0x010006\t \n#define CS43130_SP_SRATE\t0x01000B         \n#define CS43130_SP_BITSIZE\t0x01000C         \n#define CS43130_PAD_INT_CFG\t0x01000D\t \n#define CS43130_DXD1            0x010010         \n#define CS43130_DXD7            0x010025         \n#define CS43130_DXD19           0x010026         \n#define CS43130_DXD17           0x010027         \n#define CS43130_DXD18           0x010028         \n#define CS43130_DXD12           0x01002C         \n#define CS43130_DXD8            0x01002E         \n#define CS43130_PWDN_CTL\t0x020000         \n#define CS43130_DXD2            0x020019         \n#define CS43130_CRYSTAL_SET\t0x020052\t \n#define CS43130_PLL_SET_1\t0x030001         \n#define CS43130_PLL_SET_2\t0x030002         \n#define CS43130_PLL_SET_3\t0x030003         \n#define CS43130_PLL_SET_4\t0x030004         \n#define CS43130_PLL_SET_5\t0x030005         \n#define CS43130_PLL_SET_6\t0x030008         \n#define CS43130_PLL_SET_7\t0x03000A         \n#define CS43130_PLL_SET_8\t0x03001B         \n#define CS43130_PLL_SET_9\t0x040002         \n#define CS43130_PLL_SET_10\t0x040003         \n#define CS43130_CLKOUT_CTL\t0x040004         \n#define CS43130_ASP_NUM_1\t0x040010         \n#define CS43130_ASP_NUM_2\t0x040011         \n#define CS43130_ASP_DEN_1\t0x040012\t \n#define CS43130_ASP_DEN_2\t0x040013\t \n#define CS43130_ASP_LRCK_HI_TIME_1 0x040014\t \n#define CS43130_ASP_LRCK_HI_TIME_2 0x040015\t \n#define CS43130_ASP_LRCK_PERIOD_1  0x040016\t \n#define CS43130_ASP_LRCK_PERIOD_2  0x040017\t \n#define CS43130_ASP_CLOCK_CONF\t0x040018\t \n#define CS43130_ASP_FRAME_CONF\t0x040019\t \n#define CS43130_XSP_NUM_1\t0x040020         \n#define CS43130_XSP_NUM_2\t0x040021         \n#define CS43130_XSP_DEN_1\t0x040022\t \n#define CS43130_XSP_DEN_2\t0x040023\t \n#define CS43130_XSP_LRCK_HI_TIME_1 0x040024\t \n#define CS43130_XSP_LRCK_HI_TIME_2 0x040025\t \n#define CS43130_XSP_LRCK_PERIOD_1  0x040026\t \n#define CS43130_XSP_LRCK_PERIOD_2  0x040027\t \n#define CS43130_XSP_CLOCK_CONF\t0x040028\t \n#define CS43130_XSP_FRAME_CONF\t0x040029\t \n#define CS43130_ASP_CH_1_LOC\t0x050000\t \n#define CS43130_ASP_CH_2_LOC\t0x050001\t \n#define CS43130_ASP_CH_1_SZ_EN\t0x05000A\t \n#define CS43130_ASP_CH_2_SZ_EN\t0x05000B\t \n#define CS43130_XSP_CH_1_LOC\t0x060000\t \n#define CS43130_XSP_CH_2_LOC\t0x060001\t \n#define CS43130_XSP_CH_1_SZ_EN\t0x06000A\t \n#define CS43130_XSP_CH_2_SZ_EN\t0x06000B\t \n#define CS43130_DSD_VOL_B\t0x070000         \n#define CS43130_DSD_VOL_A\t0x070001         \n#define CS43130_DSD_PATH_CTL_1\t0x070002\t \n#define CS43130_DSD_INT_CFG\t0x070003\t \n#define CS43130_DSD_PATH_CTL_2\t0x070004\t \n#define CS43130_DSD_PCM_MIX_CTL\t0x070005\t \n#define CS43130_DSD_PATH_CTL_3\t0x070006\t \n#define CS43130_HP_OUT_CTL_1\t0x080000\t \n#define CS43130_DXD16\t\t0x080024\t \n#define CS43130_DXD13\t\t0x080032\t \n#define CS43130_PCM_FILT_OPT\t0x090000\t \n#define CS43130_PCM_VOL_B\t0x090001         \n#define CS43130_PCM_VOL_A\t0x090002         \n#define CS43130_PCM_PATH_CTL_1\t0x090003\t \n#define CS43130_PCM_PATH_CTL_2\t0x090004\t \n#define CS43130_DXD6\t\t0x090097\t \n#define CS43130_CLASS_H_CTL\t0x0B0000\t \n#define CS43130_DXD15\t\t0x0B0005\t \n#define CS43130_DXD14\t\t0x0B0006\t \n#define CS43130_DXD3\t\t0x0C0002\t \n#define CS43130_DXD10\t\t0x0C0003\t \n#define CS43130_DXD11\t\t0x0C0005\t \n#define CS43130_DXD9\t\t0x0C0006\t \n#define CS43130_DXD4\t\t0x0C0009\t \n#define CS43130_DXD5\t\t0x0C000E\t \n#define CS43130_HP_DETECT\t0x0D0000         \n#define CS43130_HP_STATUS\t0x0D0001         \n#define CS43130_HP_LOAD_1\t0x0E0000         \n#define CS43130_HP_MEAS_LOAD_1\t0x0E0003\t \n#define CS43130_HP_MEAS_LOAD_2\t0x0E0004\t \n#define CS43130_HP_DC_STAT_1\t0x0E000D\t \n#define CS43130_HP_DC_STAT_2\t0x0E000E\t \n#define CS43130_HP_AC_STAT_1\t0x0E0010\t \n#define CS43130_HP_AC_STAT_2\t0x0E0011\t \n#define CS43130_HP_LOAD_STAT\t0x0E001A\t \n#define CS43130_INT_STATUS_1\t0x0F0000\t \n#define CS43130_INT_STATUS_2\t0x0F0001\t \n#define CS43130_INT_STATUS_3\t0x0F0002\t \n#define CS43130_INT_STATUS_4\t0x0F0003\t \n#define CS43130_INT_STATUS_5\t0x0F0004\t \n#define CS43130_INT_MASK_1\t0x0F0010         \n#define CS43130_INT_MASK_2\t0x0F0011\t \n#define CS43130_INT_MASK_3\t0x0F0012         \n#define CS43130_INT_MASK_4\t0x0F0013         \n#define CS43130_INT_MASK_5\t0x0F0014         \n\n#define CS43130_MCLK_SRC_SEL_MASK\t0x03\n#define CS43130_MCLK_SRC_SEL_SHIFT\t0\n#define CS43130_MCLK_INT_MASK\t\t0x04\n#define CS43130_MCLK_INT_SHIFT\t\t2\n#define CS43130_CH_BITSIZE_MASK\t\t0x03\n#define CS43130_CH_EN_MASK\t\t0x04\n#define CS43130_CH_EN_SHIFT\t\t2\n#define CS43130_ASP_BITSIZE_MASK\t0x03\n#define CS43130_XSP_BITSIZE_MASK\t0x0C\n#define CS43130_XSP_BITSIZE_SHIFT\t2\n#define CS43130_SP_BITSIZE_ASP_SHIFT\t0\n#define CS43130_HP_DETECT_CTRL_SHIFT\t6\n#define CS43130_HP_DETECT_CTRL_MASK     (0x03 << CS43130_HP_DETECT_CTRL_SHIFT)\n#define CS43130_HP_DETECT_INV_SHIFT\t5\n#define CS43130_HP_DETECT_INV_MASK      (1 << CS43130_HP_DETECT_INV_SHIFT)\n\n \n#define CS43130_HP_PLUG_INT_SHIFT       6\n#define CS43130_HP_PLUG_INT             (1 << CS43130_HP_PLUG_INT_SHIFT)\n#define CS43130_HP_UNPLUG_INT_SHIFT     5\n#define CS43130_HP_UNPLUG_INT           (1 << CS43130_HP_UNPLUG_INT_SHIFT)\n#define CS43130_XTAL_RDY_INT_SHIFT      4\n#define CS43130_XTAL_RDY_INT_MASK\t0x10\n#define CS43130_XTAL_RDY_INT            (1 << CS43130_XTAL_RDY_INT_SHIFT)\n#define CS43130_XTAL_ERR_INT_SHIFT      3\n#define CS43130_XTAL_ERR_INT            (1 << CS43130_XTAL_ERR_INT_SHIFT)\n#define CS43130_PLL_RDY_INT_MASK\t0x04\n#define CS43130_PLL_RDY_INT_SHIFT\t2\n#define CS43130_PLL_RDY_INT\t\t(1 << CS43130_PLL_RDY_INT_SHIFT)\n\n \n#define CS43130_INT_MASK_ALL\t\t0xFF\n#define CS43130_HPLOAD_NO_DC_INT_SHIFT\t7\n#define CS43130_HPLOAD_NO_DC_INT\t(1 << CS43130_HPLOAD_NO_DC_INT_SHIFT)\n#define CS43130_HPLOAD_UNPLUG_INT_SHIFT\t6\n#define CS43130_HPLOAD_UNPLUG_INT\t(1 << CS43130_HPLOAD_UNPLUG_INT_SHIFT)\n#define CS43130_HPLOAD_OOR_INT_SHIFT\t4\n#define CS43130_HPLOAD_OOR_INT\t\t(1 << CS43130_HPLOAD_OOR_INT_SHIFT)\n#define CS43130_HPLOAD_AC_INT_SHIFT\t3\n#define CS43130_HPLOAD_AC_INT\t\t(1 << CS43130_HPLOAD_AC_INT_SHIFT)\n#define CS43130_HPLOAD_DC_INT_SHIFT\t2\n#define CS43130_HPLOAD_DC_INT\t\t(1 << CS43130_HPLOAD_DC_INT_SHIFT)\n#define CS43130_HPLOAD_OFF_INT_SHIFT\t1\n#define CS43130_HPLOAD_OFF_INT\t\t(1 << CS43130_HPLOAD_OFF_INT_SHIFT)\n#define CS43130_HPLOAD_ON_INT\t\t1\n\n \n#define CS43130_HPLOAD_EN_SHIFT\t\t7\n#define CS43130_HPLOAD_EN\t\t(1 << CS43130_HPLOAD_EN_SHIFT)\n#define CS43130_HPLOAD_CHN_SEL_SHIFT\t4\n#define CS43130_HPLOAD_CHN_SEL\t\t(1 << CS43130_HPLOAD_CHN_SEL_SHIFT)\n#define CS43130_HPLOAD_AC_START_SHIFT\t1\n#define CS43130_HPLOAD_AC_START\t\t(1 << CS43130_HPLOAD_AC_START_SHIFT)\n#define CS43130_HPLOAD_DC_START\t\t1\n\n \n#define CS43130_SP_BIT_SIZE_8\t0x03\n#define CS43130_SP_BIT_SIZE_16\t0x02\n#define CS43130_SP_BIT_SIZE_24\t0x01\n#define CS43130_SP_BIT_SIZE_32\t0x00\n\n \n#define CS43130_CH_BIT_SIZE_8\t0x00\n#define CS43130_CH_BIT_SIZE_16\t0x01\n#define CS43130_CH_BIT_SIZE_24\t0x02\n#define CS43130_CH_BIT_SIZE_32\t0x03\n\n \n#define CS43130_PLL_START_MASK\t0x01\n#define CS43130_PLL_MODE_MASK\t0x02\n#define CS43130_PLL_MODE_SHIFT\t1\n\n#define CS43130_PLL_REF_PREDIV_MASK\t0x3\n\n#define CS43130_SP_STP_MASK\t0x10\n#define CS43130_SP_STP_SHIFT\t4\n#define CS43130_SP_5050_MASK\t0x08\n#define CS43130_SP_5050_SHIFT\t3\n#define CS43130_SP_FSD_MASK\t0x07\n\n#define CS43130_SP_MODE_MASK\t0x10\n#define CS43130_SP_MODE_SHIFT\t4\n#define CS43130_SP_SCPOL_OUT_MASK\t0x08\n#define CS43130_SP_SCPOL_OUT_SHIFT\t3\n#define CS43130_SP_SCPOL_IN_MASK\t0x04\n#define CS43130_SP_SCPOL_IN_SHIFT\t2\n#define CS43130_SP_LCPOL_OUT_MASK\t0x02\n#define CS43130_SP_LCPOL_OUT_SHIFT\t1\n#define CS43130_SP_LCPOL_IN_MASK\t0x01\n#define CS43130_SP_LCPOL_IN_SHIFT\t0\n\n \n#define CS43130_PDN_XSP_MASK\t0x80\n#define CS43130_PDN_XSP_SHIFT\t7\n#define CS43130_PDN_ASP_MASK\t0x40\n#define CS43130_PDN_ASP_SHIFT\t6\n#define CS43130_PDN_DSPIF_MASK\t0x20\n#define CS43130_PDN_DSDIF_SHIFT\t5\n#define CS43130_PDN_HP_MASK\t0x10\n#define CS43130_PDN_HP_SHIFT\t4\n#define CS43130_PDN_XTAL_MASK\t0x08\n#define CS43130_PDN_XTAL_SHIFT\t3\n#define CS43130_PDN_PLL_MASK\t0x04\n#define CS43130_PDN_PLL_SHIFT\t2\n#define CS43130_PDN_CLKOUT_MASK\t0x02\n#define CS43130_PDN_CLKOUT_SHIFT\t1\n\n \n#define CS43130_HP_IN_EN_SHIFT\t\t3\n#define CS43130_HP_IN_EN_MASK\t\t0x08\n\n \n#define CS43130_ASP_3ST_MASK\t\t0x01\n#define CS43130_XSP_3ST_MASK\t\t0x02\n\n \n#define CS43130_PLL_DIV_DATA_MASK\t0x000000FF\n#define CS43130_PLL_DIV_FRAC_0_DATA_SHIFT\t0\n\n \n#define CS43130_PLL_DIV_FRAC_1_DATA_SHIFT\t8\n\n \n#define CS43130_PLL_DIV_FRAC_2_DATA_SHIFT\t16\n\n \n#define CS43130_SP_M_LSB_DATA_MASK\t0x00FF\n#define CS43130_SP_M_LSB_DATA_SHIFT\t0\n\n \n#define CS43130_SP_M_MSB_DATA_MASK\t0xFF00\n#define CS43130_SP_M_MSB_DATA_SHIFT\t8\n\n \n#define CS43130_SP_N_LSB_DATA_MASK\t0x00FF\n#define CS43130_SP_N_LSB_DATA_SHIFT\t0\n\n \n#define CS43130_SP_N_MSB_DATA_MASK\t0xFF00\n#define CS43130_SP_N_MSB_DATA_SHIFT\t8\n\n \n#define\tCS43130_SP_LCHI_DATA_MASK\t0x00FF\n#define CS43130_SP_LCHI_LSB_DATA_SHIFT\t0\n\n \n#define CS43130_SP_LCHI_MSB_DATA_SHIFT\t8\n\n \n#define CS43130_SP_LCPR_DATA_MASK\t0x00FF\n#define CS43130_SP_LCPR_LSB_DATA_SHIFT\t0\n\n \n#define CS43130_SP_LCPR_MSB_DATA_SHIFT\t8\n\n#define CS43130_PCM_FORMATS (SNDRV_PCM_FMTBIT_S8  | \\\n\t\t\tSNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S32_LE)\n\n#define CS43130_DOP_FORMATS (SNDRV_PCM_FMTBIT_DSD_U16_LE | \\\n\t\t\t     SNDRV_PCM_FMTBIT_DSD_U16_BE | \\\n\t\t\t     SNDRV_PCM_FMTBIT_S24_LE)\n\n \n#define CS43130_XTAL_IBIAS_MASK\t\t0x07\n\n \n#define CS43130_MUTE_MASK\t\t0x03\n#define CS43130_MUTE_EN\t\t\t0x03\n\n \n#define CS43130_DSD_MASTER\t\t0x04\n\n \n#define CS43130_DSD_SRC_MASK\t\t0x60\n#define CS43130_DSD_SRC_SHIFT\t\t5\n#define CS43130_DSD_EN_SHIFT\t\t4\n#define CS43130_DSD_SPEED_MASK\t\t0x04\n#define CS43130_DSD_SPEED_SHIFT\t\t2\n\n \n#define CS43130_MIX_PCM_PREP_SHIFT\t1\n#define CS43130_MIX_PCM_PREP_MASK\t0x02\n\n#define CS43130_MIX_PCM_DSD_SHIFT\t0\n#define CS43130_MIX_PCM_DSD_MASK\t0x01\n\n \n#define CS43130_HP_MEAS_LOAD_MASK\t0x000000FF\n#define CS43130_HP_MEAS_LOAD_1_SHIFT\t0\n#define CS43130_HP_MEAS_LOAD_2_SHIFT\t8\n\n#define CS43130_MCLK_22M\t\t22579200\n#define CS43130_MCLK_24M\t\t24576000\n\n#define CS43130_LINEOUT_LOAD\t\t5000\n#define CS43130_JACK_LINEOUT\t\t(SND_JACK_MECHANICAL | SND_JACK_LINEOUT)\n#define CS43130_JACK_HEADPHONE\t\t(SND_JACK_MECHANICAL | \\\n\t\t\t\t\t SND_JACK_HEADPHONE)\n#define CS43130_JACK_MASK\t\t(SND_JACK_MECHANICAL | \\\n\t\t\t\t\t SND_JACK_LINEOUT | \\\n\t\t\t\t\t SND_JACK_HEADPHONE)\n\nenum cs43130_dsd_src {\n\tCS43130_DSD_SRC_DSD = 0,\n\tCS43130_DSD_SRC_ASP = 2,\n\tCS43130_DSD_SRC_XSP = 3,\n};\n\nenum cs43130_asp_rate {\n\tCS43130_ASP_SPRATE_32K = 0,\n\tCS43130_ASP_SPRATE_44_1K,\n\tCS43130_ASP_SPRATE_48K,\n\tCS43130_ASP_SPRATE_88_2K,\n\tCS43130_ASP_SPRATE_96K,\n\tCS43130_ASP_SPRATE_176_4K,\n\tCS43130_ASP_SPRATE_192K,\n\tCS43130_ASP_SPRATE_352_8K,\n\tCS43130_ASP_SPRATE_384K,\n};\n\nenum cs43130_mclk_src_sel {\n\tCS43130_MCLK_SRC_EXT = 0,\n\tCS43130_MCLK_SRC_PLL,\n\tCS43130_MCLK_SRC_RCO\n};\n\nenum cs43130_mclk_int_freq {\n\tCS43130_MCLK_24P5 = 0,\n\tCS43130_MCLK_22P5,\n};\n\nenum cs43130_xtal_ibias {\n\tCS43130_XTAL_UNUSED = -1,\n\tCS43130_XTAL_IBIAS_15UA = 2,\n\tCS43130_XTAL_IBIAS_12_5UA = 4,\n\tCS43130_XTAL_IBIAS_7_5UA = 6,\n};\n\nenum cs43130_dai_id {\n\tCS43130_ASP_PCM_DAI = 0,\n\tCS43130_ASP_DOP_DAI,\n\tCS43130_XSP_DOP_DAI,\n\tCS43130_XSP_DSD_DAI,\n\tCS43130_DAI_ID_MAX,\n};\n\nstruct cs43130_clk_gen {\n\tunsigned int\t\tmclk_int;\n\tint\t\t\tfs;\n\tstruct u16_fract\tv;\n};\n\n \nstatic const struct cs43130_clk_gen cs43130_16_clk_gen[] = {\n\t{ 22579200,\t32000,\t\t.v = { 10,\t441, }, },\n\t{ 22579200,\t44100,\t\t.v = { 1,\t32, }, },\n\t{ 22579200,\t48000,\t\t.v = { 5,\t147, }, },\n\t{ 22579200,\t88200,\t\t.v = { 1,\t16, }, },\n\t{ 22579200,\t96000,\t\t.v = { 10,\t147, }, },\n\t{ 22579200,\t176400,\t\t.v = { 1,\t8, }, },\n\t{ 22579200,\t192000,\t\t.v = { 20,\t147, }, },\n\t{ 22579200,\t352800,\t\t.v = { 1,\t4, }, },\n\t{ 22579200,\t384000,\t\t.v = { 40,\t147, }, },\n\t{ 24576000,\t32000,\t\t.v = { 1,\t48, }, },\n\t{ 24576000,\t44100,\t\t.v = { 147,\t5120, }, },\n\t{ 24576000,\t48000,\t\t.v = { 1,\t32, }, },\n\t{ 24576000,\t88200,\t\t.v = { 147,\t2560, }, },\n\t{ 24576000,\t96000,\t\t.v = { 1,\t16, }, },\n\t{ 24576000,\t176400,\t\t.v = { 147,\t1280, }, },\n\t{ 24576000,\t192000,\t\t.v = { 1,\t8, }, },\n\t{ 24576000,\t352800,\t\t.v = { 147,\t640, }, },\n\t{ 24576000,\t384000,\t\t.v = { 1,\t4, }, },\n};\n\n \nstatic const struct cs43130_clk_gen cs43130_32_clk_gen[] = {\n\t{ 22579200,\t32000,\t\t.v = { 20,\t441, }, },\n\t{ 22579200,\t44100,\t\t.v = { 1,\t16, }, },\n\t{ 22579200,\t48000,\t\t.v = { 10,\t147, }, },\n\t{ 22579200,\t88200,\t\t.v = { 1,\t8, }, },\n\t{ 22579200,\t96000,\t\t.v = { 20,\t147, }, },\n\t{ 22579200,\t176400,\t\t.v = { 1,\t4, }, },\n\t{ 22579200,\t192000,\t\t.v = { 40,\t147, }, },\n\t{ 22579200,\t352800,\t\t.v = { 1,\t2, }, },\n\t{ 22579200,\t384000,\t\t.v = { 80,\t147, }, },\n\t{ 24576000,\t32000,\t\t.v = { 1,\t24, }, },\n\t{ 24576000,\t44100,\t\t.v = { 147,\t2560, }, },\n\t{ 24576000,\t48000,\t\t.v = { 1,\t16, }, },\n\t{ 24576000,\t88200,\t\t.v = { 147,\t1280, }, },\n\t{ 24576000,\t96000,\t\t.v = { 1,\t8, }, },\n\t{ 24576000,\t176400,\t\t.v = { 147,\t640, }, },\n\t{ 24576000,\t192000,\t\t.v = { 1,\t4, }, },\n\t{ 24576000,\t352800,\t\t.v = { 147,\t320, }, },\n\t{ 24576000,\t384000,\t\t.v = { 1,\t2, }, },\n};\n\n \nstatic const struct cs43130_clk_gen cs43130_48_clk_gen[] = {\n\t{ 22579200,\t32000,\t\t.v = { 100,\t147, }, },\n\t{ 22579200,\t44100,\t\t.v = { 3,\t32, }, },\n\t{ 22579200,\t48000,\t\t.v = { 5,\t49, }, },\n\t{ 22579200,\t88200,\t\t.v = { 3,\t16, }, },\n\t{ 22579200,\t96000,\t\t.v = { 10,\t49, }, },\n\t{ 22579200,\t176400,\t\t.v = { 3,\t8, }, },\n\t{ 22579200,\t192000,\t\t.v = { 20,\t49, }, },\n\t{ 22579200,\t352800,\t\t.v = { 3,\t4, }, },\n\t{ 22579200,\t384000,\t\t.v = { 40,\t49, }, },\n\t{ 24576000,\t32000,\t\t.v = { 1,\t16, }, },\n\t{ 24576000,\t44100,\t\t.v = { 441,\t5120, }, },\n\t{ 24576000,\t48000,\t\t.v = { 3,\t32, }, },\n\t{ 24576000,\t88200,\t\t.v = { 441,\t2560, }, },\n\t{ 24576000,\t96000,\t\t.v = { 3,\t16, }, },\n\t{ 24576000,\t176400,\t\t.v = { 441,\t1280, }, },\n\t{ 24576000,\t192000,\t\t.v = { 3,\t8, }, },\n\t{ 24576000,\t352800,\t\t.v = { 441,\t640, }, },\n\t{ 24576000,\t384000,\t\t.v = { 3,\t4, }, },\n};\n\n \nstatic const struct cs43130_clk_gen cs43130_64_clk_gen[] = {\n\t{ 22579200,\t32000,\t\t.v = { 40,\t441, }, },\n\t{ 22579200,\t44100,\t\t.v = { 1,\t8, }, },\n\t{ 22579200,\t48000,\t\t.v = { 20,\t147, }, },\n\t{ 22579200,\t88200,\t\t.v = { 1,\t4, }, },\n\t{ 22579200,\t96000,\t\t.v = { 40,\t147, }, },\n\t{ 22579200,\t176400,\t\t.v = { 1,\t2, }, },\n\t{ 22579200,\t192000,\t\t.v = { 80,\t147, }, },\n\t{ 22579200,\t352800,\t\t.v = { 1,\t1, }, },\n\t{ 24576000,\t32000,\t\t.v = { 1,\t12, }, },\n\t{ 24576000,\t44100,\t\t.v = { 147,\t1280, }, },\n\t{ 24576000,\t48000,\t\t.v = { 1,\t8, }, },\n\t{ 24576000,\t88200,\t\t.v = { 147,\t640, }, },\n\t{ 24576000,\t96000,\t\t.v = { 1,\t4, }, },\n\t{ 24576000,\t176400,\t\t.v = { 147,\t320, }, },\n\t{ 24576000,\t192000,\t\t.v = { 1,\t2, }, },\n\t{ 24576000,\t352800,\t\t.v = { 147,\t160, }, },\n\t{ 24576000,\t384000,\t\t.v = { 1,\t1, }, },\n};\n\nstruct cs43130_bitwidth_map {\n\tunsigned int bitwidth;\n\tu8 sp_bit;\n\tu8 ch_bit;\n};\n\nstruct cs43130_rate_map {\n\tint fs;\n\tint val;\n};\n\n#define HP_LEFT\t\t\t0\n#define HP_RIGHT\t\t1\n#define CS43130_AC_FREQ\t\t10\n#define CS43130_DC_THRESHOLD\t2\n\n#define CS43130_NUM_SUPPLIES\t5\nstatic const char *const cs43130_supply_names[CS43130_NUM_SUPPLIES] = {\n\t\"VA\",\n\t\"VP\",\n\t\"VCP\",\n\t\"VD\",\n\t\"VL\",\n};\n\n#define CS43130_NUM_INT\t\t5        \n\nstruct cs43130_dai {\n\tunsigned int\t\t\tsclk;\n\tunsigned int\t\t\tdai_format;\n\tunsigned int\t\t\tdai_mode;\n};\n\nstruct\tcs43130_private {\n\tstruct snd_soc_component\t*component;\n\tstruct regmap\t\t\t*regmap;\n\tstruct regulator_bulk_data\tsupplies[CS43130_NUM_SUPPLIES];\n\tstruct gpio_desc\t\t*reset_gpio;\n\tunsigned int\t\t\tdev_id;  \n\tint\t\t\t\txtal_ibias;\n\n\t \n\tstruct mutex\t\t\tclk_mutex;\n\tint\t\t\t\tclk_req;\n\tbool\t\t\t\tpll_bypass;\n\tstruct completion\t\txtal_rdy;\n\tstruct completion\t\tpll_rdy;\n\tunsigned int\t\t\tmclk;\n\tunsigned int\t\t\tmclk_int;\n\tint\t\t\t\tmclk_int_src;\n\n\t \n\tstruct cs43130_dai\t\tdais[CS43130_DAI_ID_MAX];\n\n\t \n\tbool\t\t\t\tdc_meas;\n\tbool\t\t\t\tac_meas;\n\tbool\t\t\t\thpload_done;\n\tstruct completion\t\thpload_evt;\n\tunsigned int\t\t\thpload_stat;\n\tu16\t\t\t\thpload_dc[2];\n\tu16\t\t\t\tdc_threshold[CS43130_DC_THRESHOLD];\n\tu16\t\t\t\tac_freq[CS43130_AC_FREQ];\n\tu16\t\t\t\thpload_ac[CS43130_AC_FREQ][2];\n\tstruct workqueue_struct\t\t*wq;\n\tstruct work_struct\t\twork;\n\tstruct snd_soc_jack\t\tjack;\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}