<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Corners - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-d27c1e18.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="corners"><a class="header" href="#corners">Corners</a></h1>
<h2 id="tile-cnr_sw"><a class="header" href="#tile-cnr_sw">Tile CNR_SW</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[0]-OUT_RDBK_RIP"><td>SINGLE_IO_W_N[0]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][16]">!MAIN[1][16]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[1]-OUT_RDBK_RIP"><td>SINGLE_IO_W_N[1]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][16]">!MAIN[0][16]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[2]-OUT_RDBK_RIP"><td>SINGLE_IO_W_N[2]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][20]">!MAIN[1][20]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[3]-OUT_RDBK_RIP"><td>SINGLE_IO_W_N[3]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][20]">!MAIN[0][20]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[4]-OUT_RDBK_DATA"><td>SINGLE_IO_W_N[4]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][23]">!MAIN[1][23]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[5]-OUT_RDBK_DATA"><td>SINGLE_IO_W_N[5]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][24]">!MAIN[0][24]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[6]-OUT_RDBK_DATA"><td>SINGLE_IO_W_N[6]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][26]">!MAIN[1][26]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[7]-OUT_RDBK_DATA"><td>SINGLE_IO_W_N[7]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][27]">!MAIN[0][27]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[0]-OUT_RDBK_RIP"><td>LONG_H[0]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][14]">!MAIN[0][14]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[1]-OUT_RDBK_RIP"><td>LONG_H[1]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][15]">!MAIN[1][15]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[2]-OUT_RDBK_RIP"><td>LONG_H[2]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][18]">!MAIN[0][18]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[3]-OUT_RDBK_RIP"><td>LONG_H[3]</td><td>OUT_RDBK_RIP</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][18]">!MAIN[1][18]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[4]-OUT_RDBK_DATA"><td>LONG_H[4]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][22]">!MAIN[0][22]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[5]-OUT_RDBK_DATA"><td>LONG_H[5]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][22]">!MAIN[1][22]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[6]-OUT_RDBK_DATA"><td>LONG_H[6]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][26]">!MAIN[0][26]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-pass-LONG_H[7]-OUT_RDBK_DATA"><td>LONG_H[7]</td><td>OUT_RDBK_DATA</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][24]">!MAIN[1][24]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[0]-LONG_V[0]"><td>LONG_H[0]</td><td>LONG_V[0]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[1]-LONG_V[1]"><td>LONG_H[1]</td><td>LONG_V[1]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][13]">!MAIN[1][13]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[2]-LONG_V[2]"><td>LONG_H[2]</td><td>LONG_V[2]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][14]">!MAIN[1][14]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[3]-LONG_V[3]"><td>LONG_H[3]</td><td>LONG_V[3]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[4]-LONG_V[4]"><td>LONG_H[4]</td><td>LONG_V[4]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[5]-LONG_V[5]"><td>LONG_H[5]</td><td>LONG_V[5]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[6]-LONG_V[6]"><td>LONG_H[6]</td><td>LONG_V[6]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="xc5200-CNR_SW-INT-bipass-LONG_H[7]-LONG_V[7]"><td>LONG_H[7]</td><td>LONG_V[7]</td><td><a href="#xc5200-CNR_SW-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox INT muxes IMUX_RDBK_RCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-2"><a href="#xc5200-CNR_SW-bit-MAIN[2][24]">MAIN[2][24]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-1"><a href="#xc5200-CNR_SW-bit-MAIN[2][25]">MAIN[2][25]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-0"><a href="#xc5200-CNR_SW-bit-MAIN[2][23]">MAIN[2][23]</a></td><td>IMUX_RDBK_RCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>SINGLE_IO_W_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>LONG_H[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>SINGLE_IO_W_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>LONG_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox INT muxes IMUX_RDBK_TRIG</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-2"><a href="#xc5200-CNR_SW-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-1"><a href="#xc5200-CNR_SW-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-0"><a href="#xc5200-CNR_SW-bit-MAIN[2][26]">MAIN[2][26]</a></td><td>IMUX_RDBK_TRIG</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>SINGLE_IO_W_N[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>LONG_H[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>SINGLE_IO_W_N[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>LONG_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-8"><a href="#xc5200-CNR_SW-bit-MAIN[5][27]">MAIN[5][27]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-7"><a href="#xc5200-CNR_SW-bit-MAIN[5][26]">MAIN[5][26]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-6"><a href="#xc5200-CNR_SW-bit-MAIN[6][26]">MAIN[6][26]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-5"><a href="#xc5200-CNR_SW-bit-MAIN[6][27]">MAIN[6][27]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-4"><a href="#xc5200-CNR_SW-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-3"><a href="#xc5200-CNR_SW-bit-MAIN[2][17]">MAIN[2][17]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-2"><a href="#xc5200-CNR_SW-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-1"><a href="#xc5200-CNR_SW-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="xc5200-CNR_SW-INT-mux-IMUX_BUFG-0"><a href="#xc5200-CNR_SW-bit-MAIN[2][14]">MAIN[2][14]</a></td><td>IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_W_N[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg"><a class="header" href="#switchbox-bufg">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>GCLK_SW</td><td>IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob"><a class="header" href="#bels-clkiob">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>OUT</td><td>out</td><td>OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-rdbk"><a class="header" href="#bels-rdbk">Bels RDBK</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel RDBK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>RDBK</th></tr>

</thead>

<tbody>
<tr><td>CK</td><td>in</td><td>IMUX_RDBK_RCLK</td></tr>

<tr><td>TRIG</td><td>in</td><td>IMUX_RDBK_TRIG</td></tr>

<tr><td>DATA</td><td>out</td><td>OUT_RDBK_DATA</td></tr>

<tr><td>RIP</td><td>out</td><td>OUT_RDBK_RIP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel RDBK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>RDBK</th></tr>

</thead>

<tbody>
<tr><td>MUX_CLK</td><td><a href="#xc5200-CNR_SW-RDBK-MUX_CLK">[enum: RDBK_MUX_CLK]</a></td></tr>

<tr><td>READ_ABORT</td><td id="xc5200-CNR_SW-RDBK-READ_ABORT"><a href="#xc5200-CNR_SW-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr><td>READ_CAPTURE</td><td id="xc5200-CNR_SW-RDBK-READ_CAPTURE"><a href="#xc5200-CNR_SW-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW enum RDBK_MUX_CLK</caption>
<thead>
<tr id="xc5200-CNR_SW-RDBK-MUX_CLK"><th>RDBK.MUX_CLK</th><td id="xc5200-CNR_SW-RDBK-MUX_CLK[0]"><a href="#xc5200-CNR_SW-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>1</td></tr>

<tr><td>RDBK</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw"><a class="header" href="#bels-misc_sw">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>SCAN_TEST</td><td><a href="#xc5200-CNR_SW-MISC_SW-SCAN_TEST">[enum: SCAN_TEST]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW enum SCAN_TEST</caption>
<thead>
<tr id="xc5200-CNR_SW-MISC_SW-SCAN_TEST"><th>MISC_SW.SCAN_TEST</th><td id="xc5200-CNR_SW-MISC_SW-SCAN_TEST[2]"><a href="#xc5200-CNR_SW-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc5200-CNR_SW-MISC_SW-SCAN_TEST[1]"><a href="#xc5200-CNR_SW-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="xc5200-CNR_SW-MISC_SW-SCAN_TEST[0]"><a href="#xc5200-CNR_SW-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>DISABLE</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>ENABLE</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>ENLL</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>NE7</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLKIOB</td><td>CLKIOB.OUT</td></tr>

<tr><td>OUT_RDBK_RIP</td><td>RDBK.RIP</td></tr>

<tr><td>OUT_RDBK_DATA</td><td>RDBK.DATA</td></tr>

<tr><td>IMUX_RDBK_RCLK</td><td>RDBK.CK</td></tr>

<tr><td>IMUX_RDBK_TRIG</td><td>RDBK.TRIG</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SW rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="7">Frame</th></tr>

<tr>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B27</td>
<td id="xc5200-CNR_SW-bit-MAIN[6][27]" title="MAIN[6][27]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-5">INT: mux IMUX_BUFG bit 5</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[5][27]" title="MAIN[5][27]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-8">INT: mux IMUX_BUFG bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-2">INT: mux IMUX_RDBK_TRIG bit 2</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-1">INT: mux IMUX_RDBK_TRIG bit 1</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[7]-OUT_RDBK_DATA">INT: !pass SINGLE_IO_W_N[7] ← OUT_RDBK_DATA</a>
</td>
</tr>

<tr><td>B26</td>
<td id="xc5200-CNR_SW-bit-MAIN[6][26]" title="MAIN[6][26]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-6">INT: mux IMUX_BUFG bit 6</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[5][26]" title="MAIN[5][26]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-7">INT: mux IMUX_BUFG bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_TRIG-0">INT: mux IMUX_RDBK_TRIG bit 0</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[6]-OUT_RDBK_DATA">INT: !pass SINGLE_IO_W_N[6] ← OUT_RDBK_DATA</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[6]-OUT_RDBK_DATA">INT: !pass LONG_H[6] ← OUT_RDBK_DATA</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-1">INT: mux IMUX_RDBK_RCLK bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-2">INT: mux IMUX_RDBK_RCLK bit 2</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[7]-OUT_RDBK_DATA">INT: !pass LONG_H[7] ← OUT_RDBK_DATA</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[5]-OUT_RDBK_DATA">INT: !pass SINGLE_IO_W_N[5] ← OUT_RDBK_DATA</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][23]" title="MAIN[2][23]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_RDBK_RCLK-0">INT: mux IMUX_RDBK_RCLK bit 0</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][23]" title="MAIN[1][23]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[4]-OUT_RDBK_DATA">INT: !pass SINGLE_IO_W_N[4] ← OUT_RDBK_DATA</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[5]-OUT_RDBK_DATA">INT: !pass LONG_H[5] ← OUT_RDBK_DATA</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[4]-OUT_RDBK_DATA">INT: !pass LONG_H[4] ← OUT_RDBK_DATA</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][20]" title="MAIN[1][20]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[2]-OUT_RDBK_RIP">INT: !pass SINGLE_IO_W_N[2] ← OUT_RDBK_RIP</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[3]-OUT_RDBK_RIP">INT: !pass SINGLE_IO_W_N[3] ← OUT_RDBK_RIP</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-4">INT: mux IMUX_BUFG bit 4</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[3]-OUT_RDBK_RIP">INT: !pass LONG_H[3] ← OUT_RDBK_RIP</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[2]-OUT_RDBK_RIP">INT: !pass LONG_H[2] ← OUT_RDBK_RIP</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-3">INT: mux IMUX_BUFG bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-2">INT: mux IMUX_BUFG bit 2</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[0]-OUT_RDBK_RIP">INT: !pass SINGLE_IO_W_N[0] ← OUT_RDBK_RIP</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#xc5200-CNR_SW-INT-pass-SINGLE_IO_W_N[1]-OUT_RDBK_RIP">INT: !pass SINGLE_IO_W_N[1] ← OUT_RDBK_RIP</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-1">INT: mux IMUX_BUFG bit 1</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[1]-OUT_RDBK_RIP">INT: !pass LONG_H[1] ← OUT_RDBK_RIP</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#xc5200-CNR_SW-INT-mux-IMUX_BUFG-0">INT: mux IMUX_BUFG bit 0</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[2]-LONG_V[2]">INT: !bipass LONG_H[2] = LONG_V[2]</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#xc5200-CNR_SW-INT-pass-LONG_H[0]-OUT_RDBK_RIP">INT: !pass LONG_H[0] ← OUT_RDBK_RIP</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[1]-LONG_V[1]">INT: !bipass LONG_H[1] = LONG_V[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[0]-LONG_V[0]">INT: !bipass LONG_H[0] = LONG_V[0]</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[4]-LONG_V[4]">INT: !bipass LONG_H[4] = LONG_V[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[3]-LONG_V[3]">INT: !bipass LONG_H[3] = LONG_V[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[5]-LONG_V[5]">INT: !bipass LONG_H[5] = LONG_V[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[7]-LONG_V[7]">INT: !bipass LONG_H[7] = LONG_V[7]</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc5200-CNR_SW-INT-bipass-LONG_H[6]-LONG_V[6]">INT: !bipass LONG_H[6] = LONG_V[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc5200-CNR_SW-RDBK-MUX_CLK[0]">RDBK:  MUX_CLK bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc5200-CNR_SW-RDBK-READ_CAPTURE">RDBK: ! READ_CAPTURE</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc5200-CNR_SW-RDBK-READ_ABORT">RDBK: ! READ_ABORT</a>
</td>
<td id="xc5200-CNR_SW-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc5200-CNR_SW-MISC_SW-SCAN_TEST[2]">MISC_SW:  SCAN_TEST bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc5200-CNR_SW-MISC_SW-SCAN_TEST[0]">MISC_SW:  SCAN_TEST bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SW-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc5200-CNR_SW-MISC_SW-SCAN_TEST[1]">MISC_SW:  SCAN_TEST bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_se"><a class="header" href="#tile-cnr_se">Tile CNR_SE</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[0]-OUT_STARTUP_DONEIN"><td>SINGLE_IO_S_W[0]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][21]">!MAIN[5][21]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[1]-OUT_STARTUP_DONEIN"><td>SINGLE_IO_S_W[1]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][21]">!MAIN[6][21]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[2]-OUT_STARTUP_Q3"><td>SINGLE_IO_S_W[2]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][23]">!MAIN[5][23]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[3]-OUT_STARTUP_Q3"><td>SINGLE_IO_S_W[3]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][23]">!MAIN[6][23]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[4]-OUT_STARTUP_Q2"><td>SINGLE_IO_S_W[4]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][25]">!MAIN[5][25]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[5]-OUT_STARTUP_Q2"><td>SINGLE_IO_S_W[5]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][25]">!MAIN[6][25]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[6]-OUT_STARTUP_Q1Q4"><td>SINGLE_IO_S_W[6]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][27]">!MAIN[5][27]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[7]-OUT_STARTUP_Q1Q4"><td>SINGLE_IO_S_W[7]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][27]">!MAIN[6][27]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[0]-OUT_STARTUP_DONEIN"><td>LONG_V[0]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][20]">!MAIN[5][20]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[1]-OUT_STARTUP_DONEIN"><td>LONG_V[1]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][20]">!MAIN[6][20]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[2]-OUT_STARTUP_Q3"><td>LONG_V[2]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][22]">!MAIN[5][22]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[3]-OUT_STARTUP_Q3"><td>LONG_V[3]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][22]">!MAIN[6][22]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[4]-OUT_STARTUP_Q2"><td>LONG_V[4]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][24]">!MAIN[5][24]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[5]-OUT_STARTUP_Q2"><td>LONG_V[5]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][24]">!MAIN[6][24]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[6]-OUT_STARTUP_Q1Q4"><td>LONG_V[6]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc5200-CNR_SE-bit-MAIN[5][26]">!MAIN[5][26]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-pass-LONG_V[7]-OUT_STARTUP_Q1Q4"><td>LONG_V[7]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc5200-CNR_SE-bit-MAIN[6][26]">!MAIN[6][26]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[0]-LONG_V[0]"><td>LONG_H[0]</td><td>LONG_V[0]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][14]">!MAIN[3][14]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[1]-LONG_V[1]"><td>LONG_H[1]</td><td>LONG_V[1]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][16]">!MAIN[3][16]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[2]-LONG_V[2]"><td>LONG_H[2]</td><td>LONG_V[2]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][18]">!MAIN[3][18]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[3]-LONG_V[3]"><td>LONG_H[3]</td><td>LONG_V[3]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][20]">!MAIN[3][20]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[4]-LONG_V[4]"><td>LONG_H[4]</td><td>LONG_V[4]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][22]">!MAIN[3][22]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[5]-LONG_V[5]"><td>LONG_H[5]</td><td>LONG_V[5]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][24]">!MAIN[3][24]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[6]-LONG_V[6]"><td>LONG_H[6]</td><td>LONG_V[6]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][26]">!MAIN[3][26]</a></td></tr>

<tr id="xc5200-CNR_SE-INT-bipass-LONG_H[7]-LONG_V[7]"><td>LONG_H[7]</td><td>LONG_V[7]</td><td><a href="#xc5200-CNR_SE-bit-MAIN[3][27]">!MAIN[3][27]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT muxes IMUX_STARTUP_SCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-2"><a href="#xc5200-CNR_SE-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-1"><a href="#xc5200-CNR_SE-bit-MAIN[1][26]">MAIN[1][26]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-0"><a href="#xc5200-CNR_SE-bit-MAIN[1][25]">MAIN[1][25]</a></td><td>IMUX_STARTUP_SCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>LONG_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>LONG_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>LONG_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT muxes IMUX_STARTUP_GRST</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-2"><a href="#xc5200-CNR_SE-bit-MAIN[4][22]">MAIN[4][22]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-1"><a href="#xc5200-CNR_SE-bit-MAIN[4][23]">MAIN[4][23]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-0"><a href="#xc5200-CNR_SE-bit-MAIN[4][24]">MAIN[4][24]</a></td><td>IMUX_STARTUP_GRST</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>SINGLE_IO_S_W[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>SINGLE_IO_S_W[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>SINGLE_IO_S_W[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>LONG_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>LONG_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT muxes IMUX_STARTUP_GTS</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-2"><a href="#xc5200-CNR_SE-bit-MAIN[4][25]">MAIN[4][25]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-1"><a href="#xc5200-CNR_SE-bit-MAIN[4][26]">MAIN[4][26]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-0"><a href="#xc5200-CNR_SE-bit-MAIN[4][27]">MAIN[4][27]</a></td><td>IMUX_STARTUP_GTS</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>SINGLE_IO_S_W[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>LONG_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>SINGLE_IO_S_W[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-8"><a href="#xc5200-CNR_SE-bit-MAIN[1][14]">MAIN[1][14]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-7"><a href="#xc5200-CNR_SE-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-6"><a href="#xc5200-CNR_SE-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-5"><a href="#xc5200-CNR_SE-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-4"><a href="#xc5200-CNR_SE-bit-MAIN[1][19]">MAIN[1][19]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-3"><a href="#xc5200-CNR_SE-bit-MAIN[1][20]">MAIN[1][20]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-2"><a href="#xc5200-CNR_SE-bit-MAIN[1][21]">MAIN[1][21]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-1"><a href="#xc5200-CNR_SE-bit-MAIN[1][22]">MAIN[1][22]</a></td><td id="xc5200-CNR_SE-INT-mux-IMUX_BUFG-0"><a href="#xc5200-CNR_SE-bit-MAIN[1][23]">MAIN[1][23]</a></td><td>IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_S_W[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-1"><a class="header" href="#switchbox-bufg-1">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>GCLK_SE</td><td>IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-1"><a class="header" href="#bels-clkiob-1">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>OUT</td><td>out</td><td>OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-startup"><a class="header" href="#bels-startup">Bels STARTUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel STARTUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>STARTUP</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_STARTUP_SCLK</td></tr>

<tr><td>GR</td><td>in</td><td id="xc5200-CNR_SE-STARTUP-inpinv-GR">IMUX_STARTUP_GRST invert by <a href="#xc5200-CNR_SE-bit-MAIN[0][20]">!MAIN[0][20]</a></td></tr>

<tr><td>GTS</td><td>in</td><td id="xc5200-CNR_SE-STARTUP-inpinv-GTS">IMUX_STARTUP_GTS invert by <a href="#xc5200-CNR_SE-bit-MAIN[0][22]">!MAIN[0][22]</a></td></tr>

<tr><td>DONEIN</td><td>out</td><td>OUT_STARTUP_DONEIN</td></tr>

<tr><td>Q1Q4</td><td>out</td><td>OUT_STARTUP_Q1Q4</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_STARTUP_Q2</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_STARTUP_Q3</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel STARTUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>STARTUP</th></tr>

</thead>

<tbody>
<tr><td>GR_ENABLE</td><td id="xc5200-CNR_SE-STARTUP-GR_ENABLE"><a href="#xc5200-CNR_SE-bit-MAIN[0][25]">!MAIN[0][25]</a></td></tr>

<tr><td>GTS_ENABLE</td><td id="xc5200-CNR_SE-STARTUP-GTS_ENABLE"><a href="#xc5200-CNR_SE-bit-MAIN[0][21]">!MAIN[0][21]</a></td></tr>

<tr><td>CONFIG_RATE</td><td><a href="#xc5200-CNR_SE-STARTUP-CONFIG_RATE">[enum: CONFIG_RATE]</a></td></tr>

<tr><td>CRC</td><td id="xc5200-CNR_SE-STARTUP-CRC"><a href="#xc5200-CNR_SE-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

<tr><td>DONE_TIMING</td><td><a href="#xc5200-CNR_SE-STARTUP-DONE_TIMING">[enum: DONE_TIMING]</a></td></tr>

<tr><td>GTS_TIMING</td><td><a href="#xc5200-CNR_SE-STARTUP-GTS_TIMING">[enum: GTS_GSR_TIMING]</a></td></tr>

<tr><td>GSR_TIMING</td><td><a href="#xc5200-CNR_SE-STARTUP-GSR_TIMING">[enum: GTS_GSR_TIMING]</a></td></tr>

<tr><td>SYNC_TO_DONE</td><td id="xc5200-CNR_SE-STARTUP-SYNC_TO_DONE"><a href="#xc5200-CNR_SE-bit-MAIN[1][17]">!MAIN[1][17]</a></td></tr>

<tr><td>MUX_CLK</td><td><a href="#xc5200-CNR_SE-STARTUP-MUX_CLK">[enum: STARTUP_MUX_CLK]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum CONFIG_RATE</caption>
<thead>
<tr id="xc5200-CNR_SE-STARTUP-CONFIG_RATE"><th>STARTUP.CONFIG_RATE</th><td id="xc5200-CNR_SE-STARTUP-CONFIG_RATE[1]"><a href="#xc5200-CNR_SE-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc5200-CNR_SE-STARTUP-CONFIG_RATE[0]"><a href="#xc5200-CNR_SE-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td><td>0</td></tr>

<tr><td>MED</td><td>0</td><td>1</td></tr>

<tr><td>FAST</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum DONE_TIMING</caption>
<thead>
<tr id="xc5200-CNR_SE-STARTUP-DONE_TIMING"><th>STARTUP.DONE_TIMING</th><td id="xc5200-CNR_SE-STARTUP-DONE_TIMING[1]"><a href="#xc5200-CNR_SE-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="xc5200-CNR_SE-STARTUP-DONE_TIMING[0]"><a href="#xc5200-CNR_SE-bit-MAIN[0][24]">MAIN[0][24]</a></td></tr>

</thead>

<tbody>
<tr><td>Q0</td><td>1</td><td>1</td></tr>

<tr><td>Q1Q4</td><td>0</td><td>0</td></tr>

<tr><td>Q2</td><td>0</td><td>1</td></tr>

<tr><td>Q3</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum GTS_GSR_TIMING</caption>
<thead>
<tr id="xc5200-CNR_SE-STARTUP-GTS_TIMING"><th>STARTUP.GTS_TIMING</th><td id="xc5200-CNR_SE-STARTUP-GTS_TIMING[1]"><a href="#xc5200-CNR_SE-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="xc5200-CNR_SE-STARTUP-GTS_TIMING[0]"><a href="#xc5200-CNR_SE-bit-MAIN[0][17]">MAIN[0][17]</a></td></tr>

</thead>

<tbody>
<tr><td>Q1Q4</td><td>1</td><td>1</td></tr>

<tr><td>Q2</td><td>0</td><td>1</td></tr>

<tr><td>Q3</td><td>1</td><td>0</td></tr>

<tr><td>DONE_IN</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum GTS_GSR_TIMING</caption>
<thead>
<tr id="xc5200-CNR_SE-STARTUP-GSR_TIMING"><th>STARTUP.GSR_TIMING</th><td id="xc5200-CNR_SE-STARTUP-GSR_TIMING[1]"><a href="#xc5200-CNR_SE-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="xc5200-CNR_SE-STARTUP-GSR_TIMING[0]"><a href="#xc5200-CNR_SE-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

</thead>

<tbody>
<tr><td>Q1Q4</td><td>0</td><td>1</td></tr>

<tr><td>Q2</td><td>1</td><td>1</td></tr>

<tr><td>Q3</td><td>1</td><td>0</td></tr>

<tr><td>DONE_IN</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum STARTUP_MUX_CLK</caption>
<thead>
<tr id="xc5200-CNR_SE-STARTUP-MUX_CLK"><th>STARTUP.MUX_CLK</th><td id="xc5200-CNR_SE-STARTUP-MUX_CLK[0]"><a href="#xc5200-CNR_SE-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>1</td></tr>

<tr><td>USERCLK</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-osc_se"><a class="header" href="#bels-osc_se">Bels OSC_SE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel OSC_SE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OSC_SE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel OSC_SE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OSC_SE</th></tr>

</thead>

<tbody>
<tr><td>OSC1_DIV</td><td><a href="#xc5200-CNR_SE-OSC_SE-OSC1_DIV">[enum: OSC1_DIV]</a></td></tr>

<tr><td>OSC2_DIV</td><td><a href="#xc5200-CNR_SE-OSC_SE-OSC2_DIV">[enum: OSC2_DIV]</a></td></tr>

<tr><td>MUX_CLK</td><td><a href="#xc5200-CNR_SE-OSC_SE-MUX_CLK">[enum: OSC_MUX_CLK]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum OSC1_DIV</caption>
<thead>
<tr id="xc5200-CNR_SE-OSC_SE-OSC1_DIV"><th>OSC_SE.OSC1_DIV</th><td id="xc5200-CNR_SE-OSC_SE-OSC1_DIV[1]"><a href="#xc5200-CNR_SE-bit-MAIN[6][19]">MAIN[6][19]</a></td><td id="xc5200-CNR_SE-OSC_SE-OSC1_DIV[0]"><a href="#xc5200-CNR_SE-bit-MAIN[6][18]">MAIN[6][18]</a></td></tr>

</thead>

<tbody>
<tr><td>D2</td><td>1</td><td>1</td></tr>

<tr><td>D4</td><td>0</td><td>1</td></tr>

<tr><td>D6</td><td>1</td><td>0</td></tr>

<tr><td>D8</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum OSC2_DIV</caption>
<thead>
<tr id="xc5200-CNR_SE-OSC_SE-OSC2_DIV"><th>OSC_SE.OSC2_DIV</th><td id="xc5200-CNR_SE-OSC_SE-OSC2_DIV[2]"><a href="#xc5200-CNR_SE-bit-MAIN[4][18]">MAIN[4][18]</a></td><td id="xc5200-CNR_SE-OSC_SE-OSC2_DIV[1]"><a href="#xc5200-CNR_SE-bit-MAIN[5][19]">MAIN[5][19]</a></td><td id="xc5200-CNR_SE-OSC_SE-OSC2_DIV[0]"><a href="#xc5200-CNR_SE-bit-MAIN[5][18]">MAIN[5][18]</a></td></tr>

</thead>

<tbody>
<tr><td>D1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>D3</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>D5</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>D7</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D10</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>D12</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>D14</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>D16</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE enum OSC_MUX_CLK</caption>
<thead>
<tr id="xc5200-CNR_SE-OSC_SE-MUX_CLK"><th>OSC_SE.MUX_CLK</th><td id="xc5200-CNR_SE-OSC_SE-MUX_CLK[0]"><a href="#xc5200-CNR_SE-bit-MAIN[4][19]">MAIN[4][19]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>0</td></tr>

<tr><td>USERCLK</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_se"><a class="header" href="#bels-misc_se">Bels MISC_SE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel MISC_SE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel MISC_SE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SE</th></tr>

</thead>

<tbody>
<tr><td>DONE_PULLUP</td><td id="xc5200-CNR_SE-MISC_SE-DONE_PULLUP"><a href="#xc5200-CNR_SE-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>PROG_PULLUP</td><td id="xc5200-CNR_SE-MISC_SE-PROG_PULLUP"><a href="#xc5200-CNR_SE-bit-MAIN[0][16]">MAIN[0][16]</a></td></tr>

<tr><td>TCTEST</td><td id="xc5200-CNR_SE-MISC_SE-TCTEST"><a href="#xc5200-CNR_SE-bit-MAIN[0][27]">!MAIN[0][27]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLKIOB</td><td>CLKIOB.OUT</td></tr>

<tr><td>OUT_STARTUP_DONEIN</td><td>STARTUP.DONEIN</td></tr>

<tr><td>OUT_STARTUP_Q1Q4</td><td>STARTUP.Q1Q4</td></tr>

<tr><td>OUT_STARTUP_Q2</td><td>STARTUP.Q2</td></tr>

<tr><td>OUT_STARTUP_Q3</td><td>STARTUP.Q3</td></tr>

<tr><td>IMUX_STARTUP_SCLK</td><td>STARTUP.CLK</td></tr>

<tr><td>IMUX_STARTUP_GRST</td><td>STARTUP.GR</td></tr>

<tr><td>IMUX_STARTUP_GTS</td><td>STARTUP.GTS</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_SE rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B27</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][27]" title="MAIN[6][27]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[7]-OUT_STARTUP_Q1Q4">INT: !pass SINGLE_IO_S_W[7] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][27]" title="MAIN[5][27]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[6]-OUT_STARTUP_Q1Q4">INT: !pass SINGLE_IO_S_W[6] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][27]" title="MAIN[4][27]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-0">INT: mux IMUX_STARTUP_GTS bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[7]-LONG_V[7]">INT: !bipass LONG_H[7] = LONG_V[7]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-2">INT: mux IMUX_STARTUP_SCLK bit 2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#xc5200-CNR_SE-MISC_SE-TCTEST">MISC_SE: ! TCTEST</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][26]" title="MAIN[6][26]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[7]-OUT_STARTUP_Q1Q4">INT: !pass LONG_V[7] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][26]" title="MAIN[5][26]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[6]-OUT_STARTUP_Q1Q4">INT: !pass LONG_V[6] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][26]" title="MAIN[4][26]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-1">INT: mux IMUX_STARTUP_GTS bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[6]-LONG_V[6]">INT: !bipass LONG_H[6] = LONG_V[6]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-1">INT: mux IMUX_STARTUP_SCLK bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#xc5200-CNR_SE-STARTUP-MUX_CLK[0]">STARTUP:  MUX_CLK bit 0</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][25]" title="MAIN[6][25]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[5]-OUT_STARTUP_Q2">INT: !pass SINGLE_IO_S_W[5] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][25]" title="MAIN[5][25]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[4]-OUT_STARTUP_Q2">INT: !pass SINGLE_IO_S_W[4] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][25]" title="MAIN[4][25]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GTS-2">INT: mux IMUX_STARTUP_GTS bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_SCLK-0">INT: mux IMUX_STARTUP_SCLK bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#xc5200-CNR_SE-STARTUP-GR_ENABLE">STARTUP: ! GR_ENABLE</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][24]" title="MAIN[6][24]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[5]-OUT_STARTUP_Q2">INT: !pass LONG_V[5] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][24]" title="MAIN[5][24]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[4]-OUT_STARTUP_Q2">INT: !pass LONG_V[4] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][24]" title="MAIN[4][24]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-0">INT: mux IMUX_STARTUP_GRST bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[5]-LONG_V[5]">INT: !bipass LONG_H[5] = LONG_V[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#xc5200-CNR_SE-STARTUP-DONE_TIMING[0]">STARTUP:  DONE_TIMING bit 0</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][23]" title="MAIN[6][23]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[3]-OUT_STARTUP_Q3">INT: !pass SINGLE_IO_S_W[3] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][23]" title="MAIN[5][23]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[2]-OUT_STARTUP_Q3">INT: !pass SINGLE_IO_S_W[2] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][23]" title="MAIN[4][23]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-1">INT: mux IMUX_STARTUP_GRST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][23]" title="MAIN[1][23]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-0">INT: mux IMUX_BUFG bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#xc5200-CNR_SE-STARTUP-DONE_TIMING[1]">STARTUP:  DONE_TIMING bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][22]" title="MAIN[6][22]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[3]-OUT_STARTUP_Q3">INT: !pass LONG_V[3] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][22]" title="MAIN[5][22]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[2]-OUT_STARTUP_Q3">INT: !pass LONG_V[2] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][22]" title="MAIN[4][22]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_STARTUP_GRST-2">INT: mux IMUX_STARTUP_GRST bit 2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[4]-LONG_V[4]">INT: !bipass LONG_H[4] = LONG_V[4]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-1">INT: mux IMUX_BUFG bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#xc5200-CNR_SE-STARTUP-inpinv-GTS">STARTUP: !invert GTS</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][21]" title="MAIN[6][21]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[1]-OUT_STARTUP_DONEIN">INT: !pass SINGLE_IO_S_W[1] ← OUT_STARTUP_DONEIN</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][21]" title="MAIN[5][21]">
<a href="#xc5200-CNR_SE-INT-pass-SINGLE_IO_S_W[0]-OUT_STARTUP_DONEIN">INT: !pass SINGLE_IO_S_W[0] ← OUT_STARTUP_DONEIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][21]" title="MAIN[1][21]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-2">INT: mux IMUX_BUFG bit 2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#xc5200-CNR_SE-STARTUP-GTS_ENABLE">STARTUP: ! GTS_ENABLE</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][20]" title="MAIN[6][20]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[1]-OUT_STARTUP_DONEIN">INT: !pass LONG_V[1] ← OUT_STARTUP_DONEIN</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][20]" title="MAIN[5][20]">
<a href="#xc5200-CNR_SE-INT-pass-LONG_V[0]-OUT_STARTUP_DONEIN">INT: !pass LONG_V[0] ← OUT_STARTUP_DONEIN</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][20]" title="MAIN[3][20]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[3]-LONG_V[3]">INT: !bipass LONG_H[3] = LONG_V[3]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][20]" title="MAIN[1][20]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-3">INT: mux IMUX_BUFG bit 3</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#xc5200-CNR_SE-STARTUP-inpinv-GR">STARTUP: !invert GR</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][19]" title="MAIN[6][19]">
<a href="#xc5200-CNR_SE-OSC_SE-OSC1_DIV[1]">OSC_SE:  OSC1_DIV bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][19]" title="MAIN[5][19]">
<a href="#xc5200-CNR_SE-OSC_SE-OSC2_DIV[1]">OSC_SE:  OSC2_DIV bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][19]" title="MAIN[4][19]">
<a href="#xc5200-CNR_SE-OSC_SE-MUX_CLK[0]">OSC_SE:  MUX_CLK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-4">INT: mux IMUX_BUFG bit 4</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#xc5200-CNR_SE-STARTUP-GSR_TIMING[0]">STARTUP:  GSR_TIMING bit 0</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[6][18]" title="MAIN[6][18]">
<a href="#xc5200-CNR_SE-OSC_SE-OSC1_DIV[0]">OSC_SE:  OSC1_DIV bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[5][18]" title="MAIN[5][18]">
<a href="#xc5200-CNR_SE-OSC_SE-OSC2_DIV[0]">OSC_SE:  OSC2_DIV bit 0</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[4][18]" title="MAIN[4][18]">
<a href="#xc5200-CNR_SE-OSC_SE-OSC2_DIV[2]">OSC_SE:  OSC2_DIV bit 2</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[2]-LONG_V[2]">INT: !bipass LONG_H[2] = LONG_V[2]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#xc5200-CNR_SE-STARTUP-GTS_TIMING[1]">STARTUP:  GTS_TIMING bit 1</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#xc5200-CNR_SE-STARTUP-GSR_TIMING[1]">STARTUP:  GSR_TIMING bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#xc5200-CNR_SE-STARTUP-SYNC_TO_DONE">STARTUP: ! SYNC_TO_DONE</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#xc5200-CNR_SE-STARTUP-GTS_TIMING[0]">STARTUP:  GTS_TIMING bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[1]-LONG_V[1]">INT: !bipass LONG_H[1] = LONG_V[1]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-6">INT: mux IMUX_BUFG bit 6</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#xc5200-CNR_SE-MISC_SE-PROG_PULLUP">MISC_SE:  PROG_PULLUP</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-7">INT: mux IMUX_BUFG bit 7</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#xc5200-CNR_SE-MISC_SE-DONE_PULLUP">MISC_SE:  DONE_PULLUP</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#xc5200-CNR_SE-INT-bipass-LONG_H[0]-LONG_V[0]">INT: !bipass LONG_H[0] = LONG_V[0]</a>
</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-8">INT: mux IMUX_BUFG bit 8</a>
</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#xc5200-CNR_SE-INT-mux-IMUX_BUFG-5">INT: mux IMUX_BUFG bit 5</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc5200-CNR_SE-STARTUP-CONFIG_RATE[0]">STARTUP:  CONFIG_RATE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc5200-CNR_SE-STARTUP-CONFIG_RATE[1]">STARTUP:  CONFIG_RATE bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_SE-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc5200-CNR_SE-STARTUP-CRC">STARTUP:  CRC</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_nw"><a class="header" href="#tile-cnr_nw">Tile CNR_NW</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[0]-OUT_BSCAN_DRCK"><td>SINGLE_IO_N_E[0]</td><td>OUT_BSCAN_DRCK</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[0]-OUT_BSCAN_SEL2"><td>SINGLE_IO_N_E[0]</td><td>OUT_BSCAN_SEL2</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[1]-OUT_BSCAN_DRCK"><td>SINGLE_IO_N_E[1]</td><td>OUT_BSCAN_DRCK</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[1]-OUT_BSCAN_SEL2"><td>SINGLE_IO_N_E[1]</td><td>OUT_BSCAN_SEL2</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[2]-OUT_BSCAN_SEL1"><td>SINGLE_IO_N_E[2]</td><td>OUT_BSCAN_SEL1</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[2]-OUT_BSCAN_SHIFT"><td>SINGLE_IO_N_E[2]</td><td>OUT_BSCAN_SHIFT</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[3]-OUT_BSCAN_SEL1"><td>SINGLE_IO_N_E[3]</td><td>OUT_BSCAN_SEL1</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[3]-OUT_BSCAN_SHIFT"><td>SINGLE_IO_N_E[3]</td><td>OUT_BSCAN_SHIFT</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][3]">!MAIN[0][3]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[4]-OUT_BSCAN_UPDATE"><td>SINGLE_IO_N_E[4]</td><td>OUT_BSCAN_UPDATE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[5]-OUT_BSCAN_UPDATE"><td>SINGLE_IO_N_E[5]</td><td>OUT_BSCAN_UPDATE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[6]-OUT_BSCAN_IDLE"><td>SINGLE_IO_N_E[6]</td><td>OUT_BSCAN_IDLE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[6]-OUT_BSCAN_RESET"><td>SINGLE_IO_N_E[6]</td><td>OUT_BSCAN_RESET</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[7]-OUT_BSCAN_IDLE"><td>SINGLE_IO_N_E[7]</td><td>OUT_BSCAN_IDLE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[7]-OUT_BSCAN_RESET"><td>SINGLE_IO_N_E[7]</td><td>OUT_BSCAN_RESET</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[0]-OUT_BSCAN_DRCK"><td>LONG_V[0]</td><td>OUT_BSCAN_DRCK</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[0]-OUT_BSCAN_SEL2"><td>LONG_V[0]</td><td>OUT_BSCAN_SEL2</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[1]-OUT_BSCAN_DRCK"><td>LONG_V[1]</td><td>OUT_BSCAN_DRCK</td><td><a href="#xc5200-CNR_NW-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[1]-OUT_BSCAN_SEL2"><td>LONG_V[1]</td><td>OUT_BSCAN_SEL2</td><td><a href="#xc5200-CNR_NW-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[2]-OUT_BSCAN_SEL1"><td>LONG_V[2]</td><td>OUT_BSCAN_SEL1</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[2]-OUT_BSCAN_SHIFT"><td>LONG_V[2]</td><td>OUT_BSCAN_SHIFT</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[3]-OUT_BSCAN_SEL1"><td>LONG_V[3]</td><td>OUT_BSCAN_SEL1</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[3]-OUT_BSCAN_SHIFT"><td>LONG_V[3]</td><td>OUT_BSCAN_SHIFT</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[4]-OUT_BSCAN_UPDATE"><td>LONG_V[4]</td><td>OUT_BSCAN_UPDATE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[5]-OUT_BSCAN_UPDATE"><td>LONG_V[5]</td><td>OUT_BSCAN_UPDATE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[6]-OUT_BSCAN_IDLE"><td>LONG_V[6]</td><td>OUT_BSCAN_IDLE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[6]-OUT_BSCAN_RESET"><td>LONG_V[6]</td><td>OUT_BSCAN_RESET</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[7]-OUT_BSCAN_IDLE"><td>LONG_V[7]</td><td>OUT_BSCAN_IDLE</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-pass-LONG_V[7]-OUT_BSCAN_RESET"><td>LONG_V[7]</td><td>OUT_BSCAN_RESET</td><td><a href="#xc5200-CNR_NW-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[0]-LONG_V[0]"><td>LONG_H[0]</td><td>LONG_V[0]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][13]">!MAIN[3][13]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[1]-LONG_V[1]"><td>LONG_H[1]</td><td>LONG_V[1]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[2]-LONG_V[2]"><td>LONG_H[2]</td><td>LONG_V[2]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[3]-LONG_V[3]"><td>LONG_H[3]</td><td>LONG_V[3]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[4]-LONG_V[4]"><td>LONG_H[4]</td><td>LONG_V[4]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[5]-LONG_V[5]"><td>LONG_H[5]</td><td>LONG_V[5]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[6]-LONG_V[6]"><td>LONG_H[6]</td><td>LONG_V[6]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc5200-CNR_NW-INT-bipass-LONG_H[7]-LONG_V[7]"><td>LONG_H[7]</td><td>LONG_V[7]</td><td><a href="#xc5200-CNR_NW-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox INT muxes IMUX_BSCAN_TDO1</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO1-1"><a href="#xc5200-CNR_NW-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO1-0"><a href="#xc5200-CNR_NW-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>IMUX_BSCAN_TDO1</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>SINGLE_IO_N_E[7]</td></tr>

<tr><td>0</td><td>1</td><td>SINGLE_IO_N_E[6]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox INT muxes IMUX_BSCAN_TDO2</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO2-1"><a href="#xc5200-CNR_NW-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO2-0"><a href="#xc5200-CNR_NW-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>IMUX_BSCAN_TDO2</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>SINGLE_IO_N_E[5]</td></tr>

<tr><td>0</td><td>1</td><td>SINGLE_IO_N_E[4]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-8"><a href="#xc5200-CNR_NW-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-7"><a href="#xc5200-CNR_NW-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-6"><a href="#xc5200-CNR_NW-bit-MAIN[5][13]">MAIN[5][13]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-5"><a href="#xc5200-CNR_NW-bit-MAIN[5][15]">MAIN[5][15]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-4"><a href="#xc5200-CNR_NW-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-3"><a href="#xc5200-CNR_NW-bit-MAIN[5][6]">MAIN[5][6]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-2"><a href="#xc5200-CNR_NW-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-1"><a href="#xc5200-CNR_NW-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc5200-CNR_NW-INT-mux-IMUX_BUFG-0"><a href="#xc5200-CNR_NW-bit-MAIN[5][4]">MAIN[5][4]</a></td><td>IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_N_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_N_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_N_E[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_N_E[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-2"><a class="header" href="#switchbox-bufg-2">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>GCLK_NW</td><td>IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-2"><a class="header" href="#bels-clkiob-2">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>OUT</td><td>out</td><td>OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bscan"><a class="header" href="#bels-bscan">Bels BSCAN</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel BSCAN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BSCAN</th></tr>

</thead>

<tbody>
<tr><td>TDO1</td><td>in</td><td>IMUX_BSCAN_TDO1</td></tr>

<tr><td>TDO2</td><td>in</td><td>IMUX_BSCAN_TDO2</td></tr>

<tr><td>DRCK</td><td>out</td><td>OUT_BSCAN_DRCK</td></tr>

<tr><td>IDLE</td><td>out</td><td>OUT_BSCAN_IDLE</td></tr>

<tr><td>RESET</td><td>out</td><td>OUT_BSCAN_RESET</td></tr>

<tr><td>SEL1</td><td>out</td><td>OUT_BSCAN_SEL1</td></tr>

<tr><td>SEL2</td><td>out</td><td>OUT_BSCAN_SEL2</td></tr>

<tr><td>SHIFT</td><td>out</td><td>OUT_BSCAN_SHIFT</td></tr>

<tr><td>UPDATE</td><td>out</td><td>OUT_BSCAN_UPDATE</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel BSCAN attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BSCAN</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc5200-CNR_NW-BSCAN-ENABLE"><a href="#xc5200-CNR_NW-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr><td>RECONFIG</td><td id="xc5200-CNR_NW-BSCAN-RECONFIG"><a href="#xc5200-CNR_NW-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr><td>READBACK</td><td id="xc5200-CNR_NW-BSCAN-READBACK"><a href="#xc5200-CNR_NW-bit-MAIN[3][15]">!MAIN[3][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw"><a class="header" href="#bels-misc_nw">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_INPUT_MODE</td><td><a href="#xc5200-CNR_NW-MISC_NW-IO_INPUT_MODE">[enum: IO_INPUT_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW enum IO_INPUT_MODE</caption>
<thead>
<tr id="xc5200-CNR_NW-MISC_NW-IO_INPUT_MODE"><th>MISC_NW.IO_INPUT_MODE</th><td id="xc5200-CNR_NW-MISC_NW-IO_INPUT_MODE[0]"><a href="#xc5200-CNR_NW-bit-MAIN[5][10]">MAIN[5][10]</a></td></tr>

</thead>

<tbody>
<tr><td>TTL</td><td>1</td></tr>

<tr><td>CMOS</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLKIOB</td><td>CLKIOB.OUT</td></tr>

<tr><td>OUT_BSCAN_DRCK</td><td>BSCAN.DRCK</td></tr>

<tr><td>OUT_BSCAN_IDLE</td><td>BSCAN.IDLE</td></tr>

<tr><td>OUT_BSCAN_RESET</td><td>BSCAN.RESET</td></tr>

<tr><td>OUT_BSCAN_SEL1</td><td>BSCAN.SEL1</td></tr>

<tr><td>OUT_BSCAN_SEL2</td><td>BSCAN.SEL2</td></tr>

<tr><td>OUT_BSCAN_SHIFT</td><td>BSCAN.SHIFT</td></tr>

<tr><td>OUT_BSCAN_UPDATE</td><td>BSCAN.UPDATE</td></tr>

<tr><td>IMUX_BSCAN_TDO1</td><td>BSCAN.TDO1</td></tr>

<tr><td>IMUX_BSCAN_TDO2</td><td>BSCAN.TDO2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NW rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="7">Frame</th></tr>

<tr>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-5">INT: mux IMUX_BUFG bit 5</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#xc5200-CNR_NW-BSCAN-READBACK">BSCAN: ! READBACK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-6">INT: mux IMUX_BUFG bit 6</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[0]-LONG_V[0]">INT: !bipass LONG_H[0] = LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-7">INT: mux IMUX_BUFG bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-8">INT: mux IMUX_BUFG bit 8</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[1]-LONG_V[1]">INT: !bipass LONG_H[1] = LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc5200-CNR_NW-MISC_NW-IO_INPUT_MODE[0]">MISC_NW:  IO_INPUT_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc5200-CNR_NW-BSCAN-RECONFIG">BSCAN: ! RECONFIG</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[2]-LONG_V[2]">INT: !bipass LONG_H[2] = LONG_V[2]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[2]-OUT_BSCAN_SEL1">INT: !pass LONG_V[2] ← OUT_BSCAN_SEL1</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc5200-CNR_NW-BSCAN-ENABLE">BSCAN: ! ENABLE</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-1">INT: mux IMUX_BUFG bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[2]-OUT_BSCAN_SHIFT">INT: !pass LONG_V[2] ← OUT_BSCAN_SHIFT</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[0]-OUT_BSCAN_SEL2">INT: !pass LONG_V[0] ← OUT_BSCAN_SEL2</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[0]-OUT_BSCAN_DRCK">INT: !pass LONG_V[0] ← OUT_BSCAN_DRCK</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-2">INT: mux IMUX_BUFG bit 2</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[3]-LONG_V[3]">INT: !bipass LONG_H[3] = LONG_V[3]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[3]-OUT_BSCAN_SHIFT">INT: !pass LONG_V[3] ← OUT_BSCAN_SHIFT</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[0]-OUT_BSCAN_DRCK">INT: !pass SINGLE_IO_N_E[0] ← OUT_BSCAN_DRCK</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[0]-OUT_BSCAN_SEL2">INT: !pass SINGLE_IO_N_E[0] ← OUT_BSCAN_SEL2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-3">INT: mux IMUX_BUFG bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[3]-OUT_BSCAN_SEL1">INT: !pass LONG_V[3] ← OUT_BSCAN_SEL1</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[1]-OUT_BSCAN_SEL2">INT: !pass SINGLE_IO_N_E[1] ← OUT_BSCAN_SEL2</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[1]-OUT_BSCAN_DRCK">INT: !pass SINGLE_IO_N_E[1] ← OUT_BSCAN_DRCK</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-4">INT: mux IMUX_BUFG bit 4</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[4]-LONG_V[4]">INT: !bipass LONG_H[4] = LONG_V[4]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[4]-OUT_BSCAN_UPDATE">INT: !pass LONG_V[4] ← OUT_BSCAN_UPDATE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[1]-OUT_BSCAN_DRCK">INT: !pass LONG_V[1] ← OUT_BSCAN_DRCK</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[1]-OUT_BSCAN_SEL2">INT: !pass LONG_V[1] ← OUT_BSCAN_SEL2</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BUFG-0">INT: mux IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[5]-OUT_BSCAN_UPDATE">INT: !pass LONG_V[5] ← OUT_BSCAN_UPDATE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[2]-OUT_BSCAN_SHIFT">INT: !pass SINGLE_IO_N_E[2] ← OUT_BSCAN_SHIFT</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[2]-OUT_BSCAN_SEL1">INT: !pass SINGLE_IO_N_E[2] ← OUT_BSCAN_SEL1</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO2-1">INT: mux IMUX_BSCAN_TDO2 bit 1</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[5]-LONG_V[5]">INT: !bipass LONG_H[5] = LONG_V[5]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[6]-OUT_BSCAN_IDLE">INT: !pass LONG_V[6] ← OUT_BSCAN_IDLE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[3]-OUT_BSCAN_SEL1">INT: !pass SINGLE_IO_N_E[3] ← OUT_BSCAN_SEL1</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[3]-OUT_BSCAN_SHIFT">INT: !pass SINGLE_IO_N_E[3] ← OUT_BSCAN_SHIFT</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO2-0">INT: mux IMUX_BSCAN_TDO2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[6]-OUT_BSCAN_RESET">INT: !pass LONG_V[6] ← OUT_BSCAN_RESET</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[4]-OUT_BSCAN_UPDATE">INT: !pass SINGLE_IO_N_E[4] ← OUT_BSCAN_UPDATE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[5]-OUT_BSCAN_UPDATE">INT: !pass SINGLE_IO_N_E[5] ← OUT_BSCAN_UPDATE</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO1-1">INT: mux IMUX_BSCAN_TDO1 bit 1</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[6]-LONG_V[6]">INT: !bipass LONG_H[6] = LONG_V[6]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[7]-OUT_BSCAN_RESET">INT: !pass LONG_V[7] ← OUT_BSCAN_RESET</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[6]-OUT_BSCAN_RESET">INT: !pass SINGLE_IO_N_E[6] ← OUT_BSCAN_RESET</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[6]-OUT_BSCAN_IDLE">INT: !pass SINGLE_IO_N_E[6] ← OUT_BSCAN_IDLE</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc5200-CNR_NW-INT-mux-IMUX_BSCAN_TDO1-0">INT: mux IMUX_BSCAN_TDO1 bit 0</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NW-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc5200-CNR_NW-INT-bipass-LONG_H[7]-LONG_V[7]">INT: !bipass LONG_H[7] = LONG_V[7]</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc5200-CNR_NW-INT-pass-LONG_V[7]-OUT_BSCAN_IDLE">INT: !pass LONG_V[7] ← OUT_BSCAN_IDLE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[7]-OUT_BSCAN_IDLE">INT: !pass SINGLE_IO_N_E[7] ← OUT_BSCAN_IDLE</a>
</td>
<td id="xc5200-CNR_NW-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc5200-CNR_NW-INT-pass-SINGLE_IO_N_E[7]-OUT_BSCAN_RESET">INT: !pass SINGLE_IO_N_E[7] ← OUT_BSCAN_RESET</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_ne"><a class="header" href="#tile-cnr_ne">Tile CNR_NE</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[2]-OUT_BSUPD"><td>SINGLE_IO_E_S[2]</td><td>OUT_BSUPD</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[3]-OUT_BSUPD"><td>SINGLE_IO_E_S[3]</td><td>OUT_BSUPD</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[4]-OUT_OSC_OSC1"><td>SINGLE_IO_E_S[4]</td><td>OUT_OSC_OSC1</td><td><a href="#xc5200-CNR_NE-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[5]-OUT_OSC_OSC1"><td>SINGLE_IO_E_S[5]</td><td>OUT_OSC_OSC1</td><td><a href="#xc5200-CNR_NE-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[6]-OUT_OSC_OSC2"><td>SINGLE_IO_E_S[6]</td><td>OUT_OSC_OSC2</td><td><a href="#xc5200-CNR_NE-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[7]-OUT_OSC_OSC2"><td>SINGLE_IO_E_S[7]</td><td>OUT_OSC_OSC2</td><td><a href="#xc5200-CNR_NE-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[2]-OUT_BSUPD"><td>LONG_H[2]</td><td>OUT_BSUPD</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[3]-OUT_BSUPD"><td>LONG_H[3]</td><td>OUT_BSUPD</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[4]-OUT_OSC_OSC1"><td>LONG_H[4]</td><td>OUT_OSC_OSC1</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[5]-OUT_OSC_OSC1"><td>LONG_H[5]</td><td>OUT_OSC_OSC1</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[6]-OUT_OSC_OSC2"><td>LONG_H[6]</td><td>OUT_OSC_OSC2</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-pass-LONG_H[7]-OUT_OSC_OSC2"><td>LONG_H[7]</td><td>OUT_OSC_OSC2</td><td><a href="#xc5200-CNR_NE-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[0]-LONG_V[0]"><td>LONG_H[0]</td><td>LONG_V[0]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[1]-LONG_V[1]"><td>LONG_H[1]</td><td>LONG_V[1]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[2]-LONG_V[2]"><td>LONG_H[2]</td><td>LONG_V[2]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[3]-LONG_V[3]"><td>LONG_H[3]</td><td>LONG_V[3]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[4]-LONG_V[4]"><td>LONG_H[4]</td><td>LONG_V[4]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[5]-LONG_V[5]"><td>LONG_H[5]</td><td>LONG_V[5]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[6]-LONG_V[6]"><td>LONG_H[6]</td><td>LONG_V[6]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr id="xc5200-CNR_NE-INT-bipass-LONG_H[7]-LONG_V[7]"><td>LONG_H[7]</td><td>LONG_V[7]</td><td><a href="#xc5200-CNR_NE-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox INT muxes IMUX_OSC_OCLK</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-4"><a href="#xc5200-CNR_NE-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-3"><a href="#xc5200-CNR_NE-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-2"><a href="#xc5200-CNR_NE-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-1"><a href="#xc5200-CNR_NE-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-0"><a href="#xc5200-CNR_NE-bit-MAIN[6][6]">MAIN[6][6]</a></td><td>IMUX_OSC_OCLK</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>LONG_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>LONG_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>SINGLE_IO_E_S[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox INT muxes IMUX_BYPOSC_PUMP</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-3"><a href="#xc5200-CNR_NE-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-2"><a href="#xc5200-CNR_NE-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-1"><a href="#xc5200-CNR_NE-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-0"><a href="#xc5200-CNR_NE-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>IMUX_BYPOSC_PUMP</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>LONG_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-8"><a href="#xc5200-CNR_NE-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-7"><a href="#xc5200-CNR_NE-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-6"><a href="#xc5200-CNR_NE-bit-MAIN[1][11]">MAIN[1][11]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-5"><a href="#xc5200-CNR_NE-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-4"><a href="#xc5200-CNR_NE-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-3"><a href="#xc5200-CNR_NE-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-2"><a href="#xc5200-CNR_NE-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-1"><a href="#xc5200-CNR_NE-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="xc5200-CNR_NE-INT-mux-IMUX_BUFG-0"><a href="#xc5200-CNR_NE-bit-MAIN[3][4]">MAIN[3][4]</a></td><td>IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_IO_E_S[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TIE_0</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-3"><a class="header" href="#switchbox-bufg-3">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>GCLK_NE</td><td>IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-3"><a class="header" href="#bels-clkiob-3">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>OUT</td><td>out</td><td>OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-osc_ne"><a class="header" href="#bels-osc_ne">Bels OSC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel OSC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OSC_NE</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>IMUX_OSC_OCLK</td></tr>

<tr><td>OSC1</td><td>out</td><td>OUT_OSC_OSC1</td></tr>

<tr><td>OSC2</td><td>out</td><td>OUT_OSC_OSC2</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-byposc"><a class="header" href="#bels-byposc">Bels BYPOSC</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel BYPOSC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BYPOSC</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>IMUX_BYPOSC_PUMP</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bsupd"><a class="header" href="#bels-bsupd">Bels BSUPD</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel BSUPD pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BSUPD</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>OUT_BSUPD</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne"><a class="header" href="#bels-misc_ne">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TAC</td><td id="xc5200-CNR_NE-MISC_NE-TAC"><a href="#xc5200-CNR_NE-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr><td>TLC</td><td id="xc5200-CNR_NE-MISC_NE-TLC"><a href="#xc5200-CNR_NE-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLKIOB</td><td>CLKIOB.OUT</td></tr>

<tr><td>OUT_BSUPD</td><td>BSUPD.O</td></tr>

<tr><td>OUT_OSC_OSC1</td><td>OSC_NE.OSC1</td></tr>

<tr><td>OUT_OSC_OSC2</td><td>OSC_NE.OSC2</td></tr>

<tr><td>IMUX_OSC_OCLK</td><td>OSC_NE.C</td></tr>

<tr><td>IMUX_BYPOSC_PUMP</td><td>BYPOSC.I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc5200 CNR_NE rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-7">INT: mux IMUX_BUFG bit 7</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-6">INT: mux IMUX_BUFG bit 6</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc5200-CNR_NE-MISC_NE-TLC">MISC_NE: ! TLC</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-8">INT: mux IMUX_BUFG bit 8</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-5">INT: mux IMUX_BUFG bit 5</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc5200-CNR_NE-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[2]-OUT_BSUPD">INT: !pass SINGLE_IO_E_S[2] ← OUT_BSUPD</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[0]-LONG_V[0]">INT: !bipass LONG_H[0] = LONG_V[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-0">INT: mux IMUX_OSC_OCLK bit 0</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[3]-OUT_BSUPD">INT: !pass SINGLE_IO_E_S[3] ← OUT_BSUPD</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[1]-LONG_V[1]">INT: !bipass LONG_H[1] = LONG_V[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-4">INT: mux IMUX_OSC_OCLK bit 4</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-2">INT: mux IMUX_BYPOSC_PUMP bit 2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[2]-OUT_BSUPD">INT: !pass LONG_H[2] ← OUT_BSUPD</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[2]-LONG_V[2]">INT: !bipass LONG_H[2] = LONG_V[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-3">INT: mux IMUX_OSC_OCLK bit 3</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-3">INT: mux IMUX_BYPOSC_PUMP bit 3</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[3]-OUT_BSUPD">INT: !pass LONG_H[3] ← OUT_BSUPD</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-0">INT: mux IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[3]-LONG_V[3]">INT: !bipass LONG_H[3] = LONG_V[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-2">INT: mux IMUX_OSC_OCLK bit 2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-0">INT: mux IMUX_BYPOSC_PUMP bit 0</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[4]-OUT_OSC_OSC1">INT: !pass LONG_H[4] ← OUT_OSC_OSC1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-4">INT: mux IMUX_BUFG bit 4</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[4]-LONG_V[4]">INT: !bipass LONG_H[4] = LONG_V[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_OSC_OCLK-1">INT: mux IMUX_OSC_OCLK bit 1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BYPOSC_PUMP-1">INT: mux IMUX_BYPOSC_PUMP bit 1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[5]-OUT_OSC_OSC1">INT: !pass LONG_H[5] ← OUT_OSC_OSC1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-3">INT: mux IMUX_BUFG bit 3</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[5]-LONG_V[5]">INT: !bipass LONG_H[5] = LONG_V[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[4]-OUT_OSC_OSC1">INT: !pass SINGLE_IO_E_S[4] ← OUT_OSC_OSC1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[5]-OUT_OSC_OSC1">INT: !pass SINGLE_IO_E_S[5] ← OUT_OSC_OSC1</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[6]-OUT_OSC_OSC2">INT: !pass LONG_H[6] ← OUT_OSC_OSC2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-2">INT: mux IMUX_BUFG bit 2</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[6]-LONG_V[6]">INT: !bipass LONG_H[6] = LONG_V[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[7]-OUT_OSC_OSC2">INT: !pass SINGLE_IO_E_S[7] ← OUT_OSC_OSC2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc5200-CNR_NE-INT-pass-SINGLE_IO_E_S[6]-OUT_OSC_OSC2">INT: !pass SINGLE_IO_E_S[6] ← OUT_OSC_OSC2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc5200-CNR_NE-INT-pass-LONG_H[7]-OUT_OSC_OSC2">INT: !pass LONG_H[7] ← OUT_OSC_OSC2</a>
</td>
<td id="xc5200-CNR_NE-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc5200-CNR_NE-INT-mux-IMUX_BUFG-1">INT: mux IMUX_BUFG bit 1</a>
</td>
<td>-</td>
<td id="xc5200-CNR_NE-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc5200-CNR_NE-INT-bipass-LONG_H[7]-LONG_V[7]">INT: !bipass LONG_H[7] = LONG_V[7]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../xc5200/io.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../xc5200/splitter.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../xc5200/io.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../xc5200/splitter.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
