# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sources_1/ip/framebuffer/sim/framebuffer.v"
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sources_1/imports/ee178_spring2017_lab6/vga_timing.v"
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sources_1/imports/ee178_spring2017_lab6/linedraw.v"
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sources_1/imports/ee178_spring2017_lab6/tiff_writer.v"
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sources_1/imports/ee178_spring2017_lab6/vga_example.v"
verilog xil_defaultlib  "../../../lab6_aguilar_christian.srcs/sim_1/imports/ee178_spring2017_lab6/testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
