Classic Timing Analyzer report for VerilogBCD
Thu Apr 08 18:10:13 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.104 ns   ; x    ; b  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.104 ns       ; x    ; b  ;
; N/A   ; None              ; 10.689 ns       ; x    ; a  ;
; N/A   ; None              ; 10.623 ns       ; x    ; c  ;
; N/A   ; None              ; 10.434 ns       ; x    ; f  ;
; N/A   ; None              ; 10.421 ns       ; x    ; g  ;
; N/A   ; None              ; 10.353 ns       ; w    ; a  ;
; N/A   ; None              ; 10.314 ns       ; x    ; e  ;
; N/A   ; None              ; 10.080 ns       ; w    ; g  ;
; N/A   ; None              ; 9.963 ns        ; w    ; f  ;
; N/A   ; None              ; 9.849 ns        ; z    ; b  ;
; N/A   ; None              ; 9.610 ns        ; z    ; a  ;
; N/A   ; None              ; 9.367 ns        ; z    ; c  ;
; N/A   ; None              ; 9.345 ns        ; z    ; f  ;
; N/A   ; None              ; 9.334 ns        ; z    ; g  ;
; N/A   ; None              ; 9.304 ns        ; z    ; e  ;
; N/A   ; None              ; 9.127 ns        ; x    ; d  ;
; N/A   ; None              ; 8.760 ns        ; w    ; d  ;
; N/A   ; None              ; 8.016 ns        ; z    ; d  ;
; N/A   ; None              ; 7.029 ns        ; y    ; b  ;
; N/A   ; None              ; 6.775 ns        ; y    ; a  ;
; N/A   ; None              ; 6.548 ns        ; y    ; c  ;
; N/A   ; None              ; 6.518 ns        ; y    ; f  ;
; N/A   ; None              ; 6.506 ns        ; y    ; g  ;
; N/A   ; None              ; 6.355 ns        ; y    ; e  ;
; N/A   ; None              ; 5.182 ns        ; y    ; d  ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Apr 08 18:10:13 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VerilogBCD -c VerilogBCD --timing_analysis_only
Info: Longest tpd from source pin "x" to destination pin "b" is 11.104 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 7; PIN Node = 'x'
    Info: 2: + IC(5.075 ns) + CELL(0.346 ns) = 6.258 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 1; COMB Node = 'WideOr1'
    Info: 3: + IC(2.732 ns) + CELL(2.114 ns) = 11.104 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'b'
    Info: Total cell delay = 3.297 ns ( 29.69 % )
    Info: Total interconnect delay = 7.807 ns ( 70.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Apr 08 18:10:13 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


