read -sv ../../../modules/bios/verilog/bios_rom.v
read -sv ../../../modules/bios/verilog/softBios.v
read -sv ../../../modules/bios/verilog/sram4096x8Dp.v
read -sv ../../../modules/ssram/verilog/ssram_8k.v
read -sv ../../../modules/bus_arbiter/verilog/busArbiter.v
read -sv ../../../modules/bus_arbiter/verilog/queueMemory.v
read -sv ../../../modules/hdmi_720p/font/ami386__8x8.v
read -sv ../../../modules/hdmi_720p/verilog/graphicsController.v
read -sv ../../../modules/hdmi_720p/verilog/hdmi_720p.v
read -sv ../../../modules/hdmi_720p/verilog/ram2kdp.v
read -sv ../../../modules/hdmi_720p/verilog/ram4kdp.v
read -sv ../../../modules/hdmi_720p/verilog/textController.v
read -sv ../../../modules/hdmi_720p/verilog/tmds_encoder.v
read -sv ../../../modules/hdmi_720p/verilog/screens.v
read -sv ../../../modules/leds/verilog/led.v
read -sv ../../../modules/spi/verilog/spiShiftSingle.v
read -sv ../../../modules/spi/verilog/spiShiftQuad.v
read -sv ../../../modules/spi/verilog/spiBus.v
read -sv ../../../modules/swapbyteIse/verilog/swapByteIse.v
read -sv ../../../modules/i2c/verilog/i2cMaster.v
read -sv ../../../modules/i2c/verilog/i2cCustomInstr.v
read -sv ../../../modules/camera/verilog/camera.v
read -sv ../../../modules/delay/verilog/delayIse.v
read -sv ../../../modules/sevenSegments/verilog/sevenSegmentUpdate.v
read -sv ../../../modules/sevenSegments/verilog/sevenSegments.v
read -sv ../../../modules/switches/verilog/debouncerWithIrq.v
read -sv ../../../modules/switches/verilog/switches.v
read -sv ../../../modules/uart/verilog/baudGenerator.v
read -sv ../../../modules/uart/verilog/uartFifoMemory.v
read -sv ../../../modules/uart/verilog/uartRx.v
read -sv ../../../modules/uart/verilog/uartTx.v
read -sv ../../../modules/uart/verilog/uartRxFifo.v
read -sv ../../../modules/uart/verilog/uartTxFifo.v
read -sv ../../../modules/uart/verilog/uartBus.v
read -sv ../../../modules/spm/verilog/sram2048x8Dp.v
read -sv ../../../modules/spm/verilog/sram_1024x16_dp.v
read -sv ../../../modules/spm/verilog/spmDma.v
read -sv ../../../modules/spm/verilog/spm2k.v
read -sv ../../../modules/spm/verilog/spm4k.v
read -sv ../../../modules/spm/verilog/spm8k.v
read -sv ../../../modules/or1300/verilog/adder.v
read -sv ../../../modules/or1300/verilog/bitFinder.v
read -sv ../../../modules/or1300/verilog/d-cache.v
read -sv ../../../modules/or1300/verilog/decimalCounter.v
read -sv ../../../modules/or1300/verilog/divider.v
read -sv ../../../modules/or1300/verilog/exceptionBranchUnit.v
read -sv ../../../modules/or1300/verilog/executionUnit.v
read -sv ../../../modules/or1300/verilog/debugUnit.v
read -sv ../../../modules/or1300/verilog/forwardUnit.v
read -sv ../../../modules/or1300/verilog/i-cache.v
read -sv ../../../modules/or1300/verilog/instructionDecoder.v
read -sv ../../../modules/or1300/verilog/logicUnit.v
read -sv ../../../modules/or1300/verilog/multiplier.v
read -sv ../../../modules/or1300/verilog/processorId.v
read -sv ../../../modules/or1300/verilog/profileCounter.v
read -sv ../../../modules/or1300/verilog/profileModule.v
read -sv ../../../modules/or1300/verilog/registerFile.v
read -sv ../../../modules/or1300/verilog/shifter.v
read -sv ../../../modules/or1300/verilog/sram_16x32_dp_ar.v
read -sv ../../../modules/or1300/verilog/sram_32x32_dp_ar.v
read -sv ../../../modules/or1300/verilog/sram_512x32_dp.v
read -sv ../../../modules/or1300/verilog/sram_512x32.v
read -sv ../../../modules/or1300/verilog/synchroFlop.v
read -sv ../../../modules/or1300/verilog/or1300-top.v
read -sv ../../../modules/sdram/verilog/sdramFifo.v
read -sv ../../../modules/sdram/verilog/sdram.v
read -sv ../verilog/or1300DualCore.v
synth_ecp5 -top or1300DualCore -json or1300DualCore.json

