# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2023, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-12 00:21+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:3
msgid "Clock crossing violation"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:6
msgid "Introduction"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:8
msgid "SpinalHDL will check that every register of your design only depends (through combinational logic paths) on registers which use the same or a synchronous clock domain."
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:11
msgid "Example"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:13
msgid "The following code:"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:28
msgid "will throw:"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:42
msgid "There are multiple possible fixes, listed below:"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:44
msgid ":ref:`crossClockDomain tags <crossclockdomain-tag>`"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:45
msgid ":ref:`setSynchronousWith method <setsynchronouswith>`"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:46
msgid ":ref:`BufferCC type <buffercc>`"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:51
msgid "crossClockDomain tag"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:53
msgid "The ``crossClockDomain`` tag can be used to communicate \"It's alright, don't panic about this specific clock crossing\" to the SpinalHDL compiler."
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:72
msgid "setSynchronousWith"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:74
msgid "You can also specify that two clock domains are synchronous together by using the ``setSynchronousWith`` method of one of the ``ClockDomain`` objects."
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:94
msgid "BufferCC"
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:96
msgid "When exchanging single-bit signals (such as ``Bool`` types), or Gray-coded values, you can use ``BufferCC`` to safely cross different ``ClockDomain`` regions."
msgstr ""

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:99
msgid "Do not use ``BufferCC`` with multi-bit signals, as there is a risk of corrupted reads on the receiving side if the clocks are asynchronous. See the :ref:`Clock Domains <clock_domain>` page for more details."
msgstr ""
