{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-432,-265",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_CC -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port eth0_rx -pg 1 -lvl 7 -x 2050 -y 290 -defaultsOSRD -right
preplace port eth1_rx -pg 1 -lvl 7 -x 2050 -y 880 -defaultsOSRD -right
preplace port S_AXI_MC -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port S_AXI_ER -pg 1 -lvl 7 -x 2050 -y 370 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port port-id_sys_resetn_out -pg 1 -lvl 7 -x 2050 -y 1010 -defaultsOSRD
preplace port port-id_ch0_ok -pg 1 -lvl 7 -x 2050 -y 310 -defaultsOSRD
preplace port port-id_ch1_ok -pg 1 -lvl 7 -x 2050 -y 900 -defaultsOSRD
preplace inst reporter_0 -pg 1 -lvl 3 -x 1080 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 16 17 18 19 13 14 15 20 21 25 26 27} -defaultsOSRD -pinDir eth_rx right -pinY eth_rx 0R -pinDir axis_in left -pinY axis_in 40L -pinDir clk left -pinY clk 60L -pinDir chan_ok right -pinY chan_ok 20R -pinDir sys_resetn left -pinY sys_resetn 220L -pinBusDir PACKET_SIZE left -pinBusY PACKET_SIZE 200L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 180L -pinBusDir error_data right -pinBusY error_data 100R -pinBusDir error right -pinBusY error 120R -pinBusDir expected_frame_pattern right -pinBusY expected_frame_pattern 140R -pinDir eth_active right -pinY eth_active 160R -pinBusDir RFD_ADDR left -pinBusY RFD_ADDR 80L -pinBusDir RFD_SIZE left -pinBusY RFD_SIZE 100L -pinBusDir RMD_ADDR left -pinBusY RMD_ADDR 120L -pinBusDir RMD_SIZE1 left -pinBusY RMD_SIZE1 140L -pinBusDir RFC_ADDR left -pinBusY RFC_ADDR 160L -pinBusDir total_packets_rcvd right -pinBusY total_packets_rcvd 180R -pinBusDir expected_rdmx_addr right -pinBusY expected_rdmx_addr 200R -pinBusDir expected_fc right -pinBusY expected_fc 220R
preplace inst reporter_1 -pg 1 -lvl 3 -x 1080 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 27 24 23 22 18 26 25 19 13 14 15 20 21 17 16 12} -defaultsOSRD -pinDir eth_rx right -pinY eth_rx 160R -pinDir axis_in left -pinY axis_in 0L -pinDir clk left -pinY clk 20L -pinDir chan_ok right -pinY chan_ok 320R -pinDir sys_resetn left -pinY sys_resetn 180L -pinBusDir PACKET_SIZE left -pinBusY PACKET_SIZE 160L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 140L -pinBusDir error_data right -pinBusY error_data 240R -pinBusDir error right -pinBusY error 300R -pinBusDir expected_frame_pattern right -pinBusY expected_frame_pattern 280R -pinDir eth_active right -pinY eth_active 260R -pinBusDir RFD_ADDR left -pinBusY RFD_ADDR 40L -pinBusDir RFD_SIZE left -pinBusY RFD_SIZE 60L -pinBusDir RMD_ADDR left -pinBusY RMD_ADDR 80L -pinBusDir RMD_SIZE left -pinBusY RMD_SIZE 100L -pinBusDir RFC_ADDR left -pinBusY RFC_ADDR 120L -pinBusDir total_packets_rcvd right -pinBusY total_packets_rcvd 220R -pinBusDir expected_rdmx_addr right -pinBusY expected_rdmx_addr 200R -pinBusDir expected_fc right -pinBusY expected_fc 180R
preplace inst checker_ctl -pg 1 -lvl 1 -x 180 -y 310 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir sys_resetn_out right -pinY sys_resetn_out 40R
preplace inst mindy_core_ctl -pg 1 -lvl 2 -x 520 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 23 24 25 26 27 28 29 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 100L -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 120L -pinBusDir RFD_ADDR right -pinBusY RFD_ADDR 20R -pinBusDir RFD_SIZE right -pinBusY RFD_SIZE 40R -pinBusDir RMD_ADDR right -pinBusY RMD_ADDR 60R -pinBusDir RMD_SIZE right -pinBusY RMD_SIZE 80R -pinBusDir RFC_ADDR right -pinBusY RFC_ADDR 100R -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 120R -pinBusDir PACKET_SIZE right -pinBusY PACKET_SIZE 140R -pinBusDir PACKETS_PER_GROUP right -pinBusY PACKETS_PER_GROUP 0R
preplace inst axis_duplicate -pg 1 -lvl 2 -x 520 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 310R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst eth_rx_ila -pg 1 -lvl 5 -x 1890 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 15 14} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 350L -pinDir clk left -pinY clk 390L -pinDir resetn left -pinY resetn 370L
preplace inst axi_reporter -pg 1 -lvl 4 -x 1610 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 29 28 24 34 20 37 22 36 21 33 23 35 26 31 27 30 25 32} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir clk left -pinY clk 210L -pinDir resetn left -pinY resetn 190L -pinDir ch0_eth_active left -pinY ch0_eth_active 80L -pinDir ch1_eth_active left -pinY ch1_eth_active 310L -pinDir ch0_status left -pinY ch0_status 0L -pinDir ch1_status left -pinY ch1_status 370L -pinBusDir ch0_error left -pinBusY ch0_error 40L -pinBusDir ch1_error left -pinBusY ch1_error 350L -pinBusDir ch0_error_data left -pinBusY ch0_error_data 20L -pinBusDir ch1_error_data left -pinBusY ch1_error_data 290L -pinBusDir ch0_expected_fdata left -pinBusY ch0_expected_fdata 60L -pinBusDir ch1_expected_fdata left -pinBusY ch1_expected_fdata 330L -pinBusDir ch0_expected_taddr left -pinBusY ch0_expected_taddr 120L -pinBusDir ch1_expected_taddr left -pinBusY ch1_expected_taddr 250L -pinBusDir ch0_expected_fc left -pinBusY ch0_expected_fc 140L -pinBusDir ch1_expected_fc left -pinBusY ch1_expected_fc 230L -pinBusDir ch0_packets_rcvd left -pinBusY ch0_packets_rcvd 100L -pinBusDir ch1_packets_rcvd left -pinBusY ch1_packets_rcvd 270L
preplace netloc ch0_ok 1 3 4 1340 310 NJ 310 N 310 N
preplace netloc checker_ctl_sys_resetn_out 1 1 6 340 700 800 1010 NJ 1010 NJ 1010 N 1010 N
preplace netloc mindy_core_ctl_0_FRAME_SIZE 1 2 1 720 210n
preplace netloc mindy_core_ctl_0_PACKET_SIZE 1 2 1 700 230n
preplace netloc mindy_core_ctl_RFC_ADDR 1 2 1 740 190n
preplace netloc mindy_core_ctl_RFD_ADDR 1 2 1 840 110n
preplace netloc mindy_core_ctl_RFD_SIZE 1 2 1 820 130n
preplace netloc mindy_core_ctl_RMD_ADDR 1 2 1 780 150n
preplace netloc mindy_core_ctl_RMD_SIZE 1 2 1 760 170n
preplace netloc pcie_axi_aclk 1 0 5 20 410 320 10 880 580 1340J 820 N
preplace netloc reporter_0_error 1 3 1 N 410
preplace netloc reporter_0_error_data 1 3 1 N 390
preplace netloc reporter_0_eth_active 1 3 1 N 450
preplace netloc reporter_0_expected_frame_pattern 1 3 1 N 430
preplace netloc reporter_0_expected_rdmx_addr 1 3 1 N 490
preplace netloc reporter_0_total_packets_rcvd 1 3 1 N 470
preplace netloc reporter_1_chan_ok 1 3 4 1440 900 NJ 900 N 900 N
preplace netloc reporter_1_error 1 3 1 1420 720n
preplace netloc reporter_1_error_data 1 3 1 1360 660n
preplace netloc reporter_1_eth_active 1 3 1 1380 680n
preplace netloc reporter_1_expected_frame_pattern 1 3 1 1400 700n
preplace netloc reporter_1_expected_rdmx_addr 1 3 1 1300 620n
preplace netloc reporter_1_total_packets_rcvd 1 3 1 1320 640n
preplace netloc source_200Mhz_resetn 1 0 4 40 210 340 30 860J 560 N
preplace netloc reporter_0_expected_fc 1 3 1 N 510
preplace netloc reporter_1_expected_fc 1 3 1 1280 600n
preplace netloc S_AXI_ER_1 1 4 3 NJ 370 N 370 N
preplace netloc S_AXI_MC_1 1 0 2 NJ 190 NJ
preplace netloc axis_duplicate_axis_out0 1 2 1 N 330
preplace netloc axis_duplicate_axis_out1 1 2 1 N 640
preplace netloc checker_output 1 1 1 N 330
preplace netloc smartconnect_M00_AXI 1 0 1 NJ 310
preplace netloc bad_packet_filter_0_AXIS_OUT 1 3 4 NJ 290 1780J 290 N 290 N
preplace netloc bad_packet_filter_1_AXIS_OUT 1 3 4 NJ 800 1780J 880 N 880 N
levelinfo -pg 1 0 180 520 1080 1610 1890 2010 2050
pagesize -pg 1 -db -bbox -sgen -120 0 2210 1030
",
   "No Loops_ScaleFactor":"0.580895",
   "No Loops_TopLeft":"-119,-88",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace inst axis_duplicate -pg 1 -lvl 2 -x 440 -y 90 -defaultsOSRD
preplace inst checker_ctl -pg 1 -lvl 1 -x 160 -y 80 -defaultsOSRD
preplace netloc pcie_axi_aclk 1 0 2 20 160 310J
preplace netloc source_200Mhz_resetn 1 0 1 NJ 100
preplace netloc checker_ctl_sys_resetn_out 1 1 1 300 90n
preplace netloc checker_ctl_AXIS_OUT 1 1 1 N 70
preplace netloc smartconnect_M00_AXI 1 0 1 NJ 60
levelinfo -pg 1 0 160 440 580
pagesize -pg 1 -db -bbox -sgen -100 0 580 170
"
}
0
