└Root       | NestedLogicRAMIndexingModuleInputs | [12:0] | 13 | [12:0]
 ├WriteData | Byte                               | [12:5] | 8  | [12:0][12:5]
 ├WriteAddr | RTLBitArray                        | [4:3]  | 2  | [12:0][4:3]
 ├WE        | Boolean                            | [2]    | 1  | [12:0][2:2]
 └ReadAddr  | RTLBitArray                        | [1:0]  | 2  | [12:0][1:0]