Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  1 23:00:43 2019
| Host         : Franklin_Mao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch_main_control_sets_placed.rpt
| Design       : Stopwatch_main
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------+-------------------------+------------------+----------------+
|  c5/CLK        |                     |                         |                2 |              2 |
|  c6/CLK        |                     |                         |                1 |              2 |
|  clk_IBUF_BUFG |                     |                         |                2 |              2 |
|  c6/CLK        |                     | u0/firstval[3]_i_1_n_0  |                1 |              4 |
|  c6/CLK        |                     | u0/secondval[3]_i_1_n_0 |                1 |              4 |
|  c6/CLK        | u0/value[0]_i_2_n_0 | u0/value[0]_i_1_n_0     |                4 |             14 |
|  clk_IBUF_BUFG |                     | c5/clear                |                7 |             25 |
|  clk_IBUF_BUFG |                     | c6/count[0]_i_1_n_0     |                7 |             25 |
+----------------+---------------------+-------------------------+------------------+----------------+


