Return-Path: <devicetree+bounces-304416-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id +B+eIdfEGWqyywgAu9opvQ
	(envelope-from <devicetree+bounces-304416-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 18:54:47 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 04F5B606009
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 18:54:46 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 61ED53864104
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 16:08:32 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 5690A3ED5B2;
	Fri, 29 May 2026 16:06:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Lq9kypbV"
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 775C33EAC75;
	Fri, 29 May 2026 16:06:31 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780070793; cv=none; b=CLco6a3loUji4+6mCTBq6sicf3psDXQDtbLXFRTUW5DY36oFWxnxyYBuqDBq8LERSG2Dm/o81+tX5B0CBmuRg/M3zb6aJp47BJywZbZS/LZ7GNxYnOHgGPtjh9Qz/E0p7rJ5PK+SJaR83pbjlv9ovhXliTkWkNt/hJ3eDY7b2DY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780070793; c=relaxed/simple;
	bh=iG91rGyxfPVlIcqdnCpBe8WI8EsAARv+Z1HtrXL0l0c=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=p+sRjrLUKDcb7uElO7RygxCg8yyo6FZbmHSfNm3BNkRRKJhAUQo5eNt6U9Y02Vgv/fw7ZcP5DSxxUK/VrplXj7X03lBBRZVbj1XWgYIjlv8aEoTPcR0QGKgYe9ScTAfJjwXBshfFe8iCv5jASnL5GZa7qUvxITLNuA5YoouzPZ4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Lq9kypbV; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id E649B1F0089C;
	Fri, 29 May 2026 16:06:27 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1780070791;
	bh=jy1Vna5n/pf5t6QN3pX0+QNIculqo5cTILdYN8VG3T0=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To;
	b=Lq9kypbVinuwhXYOjjb87O40JTy6+GuEb6zFm8q8WVg+vf6biRDTe51RYq5LC6aD2
	 TFhXeBsSlRAIvxqKzJEvqNAAh2VouZUOENnWORECcRDl9YxwJa4sYlU/QEaAPaxw8n
	 isl9BPOchsnp7Sk+DTYozEDWSJdIsqrU0gucbPREB5KL9wJjwqRtrRD5WWlBs6DRHU
	 55zwzzP4HBUOBVagm7gT0fMHm5RfeJN6+Wu5ZYdy0rdXOeZtyPnIC4JEf3PiZ5I+5E
	 EG/ICgk5Obg2LCo4WefOXZ7CdsYq44CfF6LZoBeggVDl473bKqyksI81S9PfkfwHpN
	 3bZinsAXXaI+Q==
Date: Fri, 29 May 2026 17:06:25 +0100
From: Conor Dooley <conor@kernel.org>
To: Junhui Liu <junhui.liu@pigmoral.tech>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <pjw@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,
	Yixun Lan <dlan@kernel.org>, Vivian Wang <wangruikang@iscas.ac.cn>,
	Paolo Abeni <pabeni@redhat.com>, Guodong Xu <guodong@riscstar.com>,
	Yangyu Chen <cyy@cyyself.name>, devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org, spacemit@lists.linux.dev,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 2/3] riscv: dts: spacemit: k1: Split gmac_clk_ref into
 independent pinctrl groups
Message-ID: <20260529-casing-carat-23f471ce6ea2@spud>
References: <20260528-bpi-cm6-v2-0-d0eb3f236cea@pigmoral.tech>
 <20260528-bpi-cm6-v2-2-d0eb3f236cea@pigmoral.tech>
 <20260528-mushily-suffrage-5162d4ffdaf2@spud>
 <DIUT907819JD.MG7B60VQLZ8L@pigmoral.tech>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
	protocol="application/pgp-signature"; boundary="n7EcFU5F5S286T6/"
Content-Disposition: inline
In-Reply-To: <DIUT907819JD.MG7B60VQLZ8L@pigmoral.tech>
X-Spamd-Result: default: False [-2.26 / 15.00];
	SIGNED_PGP(-2.00)[];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10];
	MIME_GOOD(-0.20)[multipart/signed,text/plain];
	MAILLIST(-0.15)[generic];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-304416-lists,devicetree=lfdr.de];
	RCVD_COUNT_THREE(0.00)[4];
	MIME_TRACE(0.00)[0:+,1:+,2:~];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[17];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[conor@kernel.org,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[kernel.org:+];
	TAGGED_RCPT(0.00)[devicetree,dt];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TO_DN_SOME(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,pigmoral.tech:email]
X-Rspamd-Queue-Id: 04F5B606009
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr


--n7EcFU5F5S286T6/
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Fri, May 29, 2026 at 10:38:38AM +0800, Junhui Liu wrote:
> Hi Conor,
>=20
> On Fri May 29, 2026 at 1:13 AM CST, Conor Dooley wrote:
> > On Thu, May 28, 2026 at 01:22:48PM +0800, Junhui Liu wrote:
> >> The gmac_clk_ref signal is optional for the GMAC controller and is not
> >> strictly required for all hardware designs. The pins for gmac0_clk_ref
> >> (GPIO 45) and gmac1_clk_ref (GPIO 46) may also be used as GPIOs for
> >> other functions even when the Ethernet controller is active.
> >>=20
> >> Split the refclk pins into independent pinctrl groups so boards can
> >> request them only when the reference clock path is actually needed.
> >>=20
> >> Among the already mainlined boards, BPI-F3, Jupiter and MusePi Pro have
> >> optional hardware paths for the GMAC refclk pins. BPI-F3 and Jupiter
> >> route both GMAC refclk pins to the PHYs through NC/0R option resistors,
> >> while MusePi Pro only does so for GMAC0. Keep referencing the new
> >> clk-ref pinctrl groups on these boards so the optional hardware paths
> >> remain usable if the option resistors are populated.
> >>=20
> >> OrangePi R2S has no publicly available schematic, so also keep the
> >> clk-ref groups there to preserve the previous pinmux behavior.
> >>=20
> >> Fixes: 60775f28cfb7 ("riscv: dts: spacemit: Add Ethernet support for K=
1")
> >> Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech>
> >
> >> diff --git a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi b/arch/riscv=
/boot/dts/spacemit/k1-pinctrl.dtsi
> >> index 4e9a62d0e85b..8c57ca05dabd 100644
> >> --- a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi
> >> +++ b/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi
> >> @@ -27,8 +27,16 @@ gmac0-pins {
> >>  				 <K1_PADCONF(11, 1)>,	/* gmac0_tx_en */
> >>  				 <K1_PADCONF(12, 1)>,	/* gmac0_mdc */
> >>  				 <K1_PADCONF(13, 1)>,	/* gmac0_mdio */
> >> -				 <K1_PADCONF(14, 1)>,	/* gmac0_int_n */
> >> -				 <K1_PADCONF(45, 1)>;	/* gmac0_clk_ref */
> >
> > The point sashiko made here seems valid, odd that these aren't added to
> > another group.
>=20
> Do you mean Sashiko's point about not adding these groups to the
> OrangePi RV2 board? That is because GPIO45 and GPIO46 are used as
> TP_RST_1V8 and TP_INT_1V8 respectively on the OrangePi RV2. These are
> the reset and interrupt signals for the touch panel, and are not
> connected to the optional GMAC PHY refclk path. So with this patch,
> GPIO45/46 can be properly used by the touch panel without pinmux
> conflicts once display/tp support is added in the future.

Okay, that sounds fair enough!

--n7EcFU5F5S286T6/
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCahm5gQAKCRB4tDGHoIJi
0j6HAQD9yT0EvjvfBz74b/0p8nGpyOr/6dWhXyFM9Ci1R1AVWQD+Kev51HUz4QEU
Yp2KAliIYhPeIibILnEX5d1vVKqUUgw=
=s/LD
-----END PGP SIGNATURE-----

--n7EcFU5F5S286T6/--

