/**
SPI simple slave module.

Does not sends or receives any extra control signals.

For synchronization:
Modes 0 : slave needs to sample and send at rising edge

**/

module spi_slave #(
//----------------------------------------------------Parametros--------------------------------------------------//
parameter DATA_WIDTH = 32
) (
//------------------------------------------------------Entradas----------------------------------------------------//
input      rst, 
input      cs, 
input      sclk, 
input      mosi, 
output reg miso
);

reg [DATA_WIDTH-1:0] data;

// process to shift mosi content into data register
always @(posedge sclk or negedge rst) begin
	if(!rst) state <= IDLE;
	else    state <= next_state;
end

always @(posedge sclk or negedge rst) begin
	if(!rst) data = 0;
	else begin
		data = data<<1;
		data[0] = mosi;
	end
end

always @(*) begin
	if(!rst) state <= IDLE;
	else    state <= next_state;
end

//process to send data reg MSB as miso
always @(posedge sclk or negedge cs) begin
	miso = data[7];
end

endmodule