// Seed: 3219981486
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wire id_10,
    input tri id_11,
    output tri1 id_12,
    output wand id_13,
    input supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri1 id_19,
    output tri id_20,
    input wire id_21,
    input wire id_22,
    input tri1 id_23,
    output tri id_24,
    output tri0 module_0,
    output tri id_26,
    output supply1 id_27,
    input tri id_28,
    input uwire id_29,
    output wire id_30
);
  logic [1 : 1] id_32;
  ;
  assign module_1.id_11 = 0;
  initial begin : LABEL_0
    $signed(22);
    ;
    deassign id_24;
    id_32 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    output wand id_14,
    input uwire id_15,
    output wire id_16,
    input tri0 id_17,
    output tri1 id_18,
    output uwire id_19,
    output tri0 id_20
);
  tri1 id_22 = id_1 && 1;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_19,
      id_9,
      id_0,
      id_0,
      id_12,
      id_17,
      id_10,
      id_9,
      id_15,
      id_16,
      id_18,
      id_0,
      id_16,
      id_10,
      id_10,
      id_16,
      id_9,
      id_4,
      id_7,
      id_17,
      id_7,
      id_16,
      id_8,
      id_14,
      id_20,
      id_0,
      id_0,
      id_20
  );
endmodule
