

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Fri Mar 21 12:03:59 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.147 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_43 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 4 'alloca' 'i_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_l2_0_7_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_7_load"   --->   Operation 5 'read' 'result_l2_0_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result_l2_0_6_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_6_load"   --->   Operation 6 'read' 'result_l2_0_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%result_l2_0_5_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_5_load"   --->   Operation 7 'read' 'result_l2_0_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%result_l2_0_4_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_4_load"   --->   Operation 8 'read' 'result_l2_0_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result_l2_0_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_3_load"   --->   Operation 9 'read' 'result_l2_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_l2_0_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_2_load"   --->   Operation 10 'read' 'result_l2_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_l2_0_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_1_load"   --->   Operation 11 'read' 'result_l2_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_l2_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l2_0_load"   --->   Operation 12 'read' 'result_l2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_43" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 13 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_2.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i4 %i_43" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i4 %i, i4 8" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%i_41 = add i4 %i, i4 1" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 17 'add' 'i_41' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.i.split, void %_Z9transposeILm8ELm1EESt5arrayIS0_IdXT_EEXT0_EERKS0_IS0_IdXT0_EEXT_EE.exit.i.exitStub" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 18 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 19 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 20 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 21 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 23 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.83ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %result_l2_0_load_read, i3 1, i64 %result_l2_0_1_load_read, i3 2, i64 %result_l2_0_2_load_read, i3 3, i64 %result_l2_0_3_load_read, i3 4, i64 %result_l2_0_4_load_read, i3 5, i64 %result_l2_0_5_load_read, i3 6, i64 %result_l2_0_6_load_read, i3 7, i64 %result_l2_0_7_load_read, i64 <undef>, i3 %trunc_ln40" [../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 24 'sparsemux' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_T_0_3_addr = getelementptr i64 %input_T_0_3, i64 0, i64 %zext_ln40" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 25 'getelementptr' 'input_T_0_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %tmp, i3 %input_T_0_3_addr" [../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 26 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %i_41, i4 %i_43" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98]   --->   Operation 27 'store' 'store_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_41_2.i.i" [../layer.h:40->../layer.h:314->../accelerator.cpp:98]   --->   Operation 28 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.147ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98 [19]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:40->../layer.h:314->../accelerator.cpp:98) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:98 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', ../layer.h:40->../layer.h:314->../accelerator.cpp:98) [23]  (0.868 ns)
	'store' operation 0 bit ('store_ln42', ../layer.h:42->../layer.h:314->../accelerator.cpp:98) of variable 'tmp', ../layer.h:42->../layer.h:314->../accelerator.cpp:98 on array 'input_T_0_3' [34]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
