
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.689625                       # Number of seconds simulated
sim_ticks                                1689625490500                       # Number of ticks simulated
final_tick                               1689625490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34793                       # Simulator instruction rate (inst/s)
host_op_rate                                    60979                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117574100                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826528                       # Number of bytes of host memory used
host_seconds                                 14370.73                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       427133184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73873472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73873472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6673956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6674631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1154273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1154273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          252797550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252823118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43721803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43721803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43721803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         252797550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296544920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6674631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1154273                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6674631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1154273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425436800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1739584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73843904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427176384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73873472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5503313                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            426881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            441611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            406668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            420605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           419445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             86551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72750                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1689625180500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6674631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1154273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6647450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5923282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.291226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.103022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.717512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5384025     90.90%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       395124      6.67%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32946      0.56%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15879      0.27%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11260      0.19%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10789      0.18%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12028      0.20%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8779      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52452      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5923282                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.267880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.888902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.136834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59835     88.45%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7154     10.58%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          385      0.57%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          126      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           65      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           47      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.056603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.027319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31600     46.71%     46.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              846      1.25%     47.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34971     51.70%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              229      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67646                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 151895313500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            276535001000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33237250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22850.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41600.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       251.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1342319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  535660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     215818.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22429612800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12238380000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25919236200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3816279360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110358028560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         889929883575                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         233134320750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1297825741245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            768.114991                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 382461223000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56420260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1250742813250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22350399120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12195158250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25930873800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3660415920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110358028560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         879601988025                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         242193878250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1296290741925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.206506                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 397257701500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56420260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1235946334750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3379250981                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3379250981                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          14840815                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.949369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278936402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14841327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.794573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         617151500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.949369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         602396785                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        602396785                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    207240008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207240008                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71696394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71696394                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278936402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278936402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278936402                       # number of overall hits
system.cpu.dcache.overall_hits::total       278936402                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14059163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14059163                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       782164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       782164                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14841327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14841327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14841327                       # number of overall misses
system.cpu.dcache.overall_misses::total      14841327                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 707996093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 707996093000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25328057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25328057000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 733324150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 733324150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 733324150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 733324150000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010792                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50358.338757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50358.338757                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32382.028577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32382.028577                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49410.955638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49410.955638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49410.955638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49410.955638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4301329                       # number of writebacks
system.cpu.dcache.writebacks::total           4301329                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14059163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14059163                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       782164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782164                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14841327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14841327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14841327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14841327                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 693936930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 693936930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24545893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24545893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 718482823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 718482823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 718482823000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 718482823000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49358.338757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49358.338757                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31382.028577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31382.028577                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48410.955638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48410.955638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48410.955638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48410.955638                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.573356                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.624260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.573356                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636568                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317270                       # number of overall hits
system.cpu.icache.overall_hits::total       677317270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54735000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54735000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80968.934911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80968.934911                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80968.934911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80968.934911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80968.934911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80968.934911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54059000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54059000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79968.934911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79968.934911                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79968.934911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79968.934911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79968.934911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79968.934911                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6727224                       # number of replacements
system.l2.tags.tagsinuse                 16239.973709                       # Cycle average of tags in use
system.l2.tags.total_refs                    21872835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6743562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.243514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330757484500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3109.910088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.583124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13128.480498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.801299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997192                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37208564                       # Number of tag accesses
system.l2.tags.data_accesses                 37208564                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4301329                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4301329                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             562845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                562845                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7604526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7604526                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8167371                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8167372                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              8167371                       # number of overall hits
system.l2.overall_hits::total                 8167372                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           219319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219319                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6454637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6454637                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6673956                       # number of demand (read+write) misses
system.l2.demand_misses::total                6674631                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6673956                       # number of overall misses
system.l2.overall_misses::total               6674631                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17462774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17462774000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53031000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 593000662500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 593000662500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  610463436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     610516467500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53031000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 610463436500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    610516467500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4301329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4301329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         782164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14059163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14059163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14841327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14842003                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14841327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14842003                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.280400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280400                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.459105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.459105                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.449687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449712                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.449687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449712                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79622.713946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79622.713946                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78564.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78564.444444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91872.039047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91872.039047                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78564.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91469.502721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91468.197643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78564.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91469.502721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91468.197643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1154273                       # number of writebacks
system.l2.writebacks::total                   1154273                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       283345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        283345                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       219319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219319                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6454637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6454637                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6673956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6674631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6673956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6674631                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15269584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15269584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 528454292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 528454292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 543723876500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543770157500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 543723876500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543770157500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.280400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.459105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.459105                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.449687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.449712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.449687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.449712                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69622.713946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69622.713946                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68564.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68564.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81872.039047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81872.039047                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68564.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81469.502721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81468.197643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68564.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81469.502721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81468.197643                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6455312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1154273                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5503313                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219319                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6455312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20006848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20006848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20006848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    501049856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    501049856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               501049856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13332217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13332217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13332217                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17956375500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37224867000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     29682839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14840836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         352983                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       352983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14059839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5455602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16112436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782164                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14059163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44523468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44524841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1225129984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1225174592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6727224                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21569227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016365                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21216243     98.36%     98.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 352984      1.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21569227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19142769500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22261990500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
