Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Mar 30 14:43:23 2023
| Host              : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
| Design            : design_1_wrapper
| Device            : xcvm1802-vsva2197
| Speed File        : -2MP  PRODUCTION 2.03 2021-08-23
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
AVAL-344   Warning           Design_needs_USER_RAM_AVERAGE_ACTIVITY_set          1           
LUTAR-1    Warning           LUT drives async reset alert                        94          
TIMING-16  Warning           Large setup violation                               1000        
CLKC-72    Advisory          Substitute PLL for MMCME5 check                     1           
CLKC-75    Advisory          MMCME5 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.265   -59622.223                 143751               791436        0.010        0.000                      0               791376        0.238        0.000                       0                260805  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_iro                               {0.000 1.250}        2.500           400.000         
clk_pl_0                              {0.000 5.000}        10.000          100.000         
design_1_i/clk_wizard_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkout1_primitive                   {0.000 1.667}        3.333           300.000         
  clkout2_primitive                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                    8.332        0.000                      0                   42        0.084        0.000                      0                   42        4.394        0.000                       0                    29  
design_1_i/clk_wizard_0/inst/clk_in1                                                                                                                                                    4.609        0.000                       0                     1  
  clkout1_primitive                         0.061        0.000                      0                 9946        0.034        0.000                      0                 9946        0.238        0.000                       0                  3386  
  clkout2_primitive                        -1.265   -59622.223                 143751               527250        0.010        0.000                      0               527250        1.894        0.000                       0                257389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2_primitive  clkout1_primitive        4.040        0.000                      0                   30                                                                        
clkout1_primitive  clkout2_primitive        2.463        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout2_primitive  clkout2_primitive        0.007        0.000                      0               254138        0.049        0.000                      0               254138  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clk_pl_0           
(none)             clk_pl_0           clkout1_primitive  
(none)             clkout1_primitive  clkout1_primitive  
(none)             clkout2_primitive  clkout1_primitive  
(none)                                clkout2_primitive  
(none)             clk_pl_0           clkout2_primitive  
(none)             clkout1_primitive  clkout2_primitive  
(none)             clkout2_primitive  clkout2_primitive  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout2_primitive  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.092ns (9.145%)  route 0.914ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 11.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.393ns, distribution 1.809ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.353ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          2.202     2.305    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.397 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.914     3.311    design_1_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X74Y72         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.772    11.827    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X74Y72         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/C
                         clock pessimism              0.106    11.933    
                         clock uncertainty           -0.169    11.764    
    SLICE_X74Y72         FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.121    11.643    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.092ns (11.275%)  route 0.724ns (88.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 11.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.393ns, distribution 1.809ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.353ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          2.202     2.305    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.397 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.724     3.121    design_1_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.738    11.793    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.111    11.905    
                         clock uncertainty           -0.169    11.736    
    SLICE_X83Y76         FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.123    11.613    design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.092ns (11.275%)  route 0.724ns (88.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 11.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.393ns, distribution 1.809ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.353ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          2.202     2.305    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.397 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.724     3.121    design_1_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X83Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.738    11.793    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.111    11.905    
                         clock uncertainty           -0.169    11.736    
    SLICE_X83Y76         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.123    11.613    design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.092ns (11.275%)  route 0.724ns (88.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 11.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.393ns, distribution 1.809ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.353ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          2.202     2.305    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.397 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.724     3.121    design_1_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.738    11.793    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                         clock pessimism              0.111    11.905    
                         clock uncertainty           -0.169    11.736    
    SLICE_X83Y76         FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.123    11.613    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.092ns (11.457%)  route 0.711ns (88.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.393ns, distribution 1.809ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.353ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          2.202     2.305    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.397 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.711     3.108    design_1_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X82Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.747    11.802    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X82Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
                         clock pessimism              0.111    11.913    
                         clock uncertainty           -0.169    11.745    
    SLICE_X82Y76         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    11.624    design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  8.516    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.119ns (12.633%)  route 0.823ns (87.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 11.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.393ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.353ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.949     2.052    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     2.142 r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/Q
                         net (fo=3, routed)           0.405     2.547    design_1_i/proc_sys_reset_1/U0/SEQ/from_sys
    SLICE_X85Y74         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.029     2.576 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=2, routed)           0.418     2.994    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.737    11.792    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism              0.170    11.962    
                         clock uncertainty           -0.169    11.793    
    SLICE_X85Y73         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007    11.800    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.223ns (23.037%)  route 0.745ns (76.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 11.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.393ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.353ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.945     2.048    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X85Y74         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.138 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.688     2.826    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt[4]
    SLICE_X85Y73         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.133     2.959 r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec[0]_i_1/O
                         net (fo=1, routed)           0.057     3.016    design_1_i/proc_sys_reset_1/U0/SEQ/p_5_out[0]
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.737    11.792    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/C
                         clock pessimism              0.206    11.998    
                         clock uncertainty           -0.169    11.829    
    SLICE_X85Y73         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    11.835    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.936ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.119ns (14.673%)  route 0.692ns (85.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 11.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.393ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.353ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.949     2.052    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     2.142 r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/Q
                         net (fo=3, routed)           0.405     2.547    design_1_i/proc_sys_reset_1/U0/SEQ/from_sys
    SLICE_X85Y74         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.029     2.576 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=2, routed)           0.287     2.863    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.737    11.792    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.170    11.962    
                         clock uncertainty           -0.169    11.793    
    SLICE_X85Y73         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    11.799    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  8.936    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.225ns (28.995%)  route 0.551ns (71.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.393ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.353ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.982     2.085    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X74Y72         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.177 f  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.494     2.671    design_1_i/proc_sys_reset_1/U0/SEQ/Bsr_out
    SLICE_X73Y40         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.133     2.804 r  design_1_i/proc_sys_reset_1/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1/O
                         net (fo=1, routed)           0.057     2.861    design_1_i/proc_sys_reset_1/U0/SEQ_n_0
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.735    11.790    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                         clock pessimism              0.173    11.963    
                         clock uncertainty           -0.169    11.794    
    SLICE_X73Y40         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    11.800    design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.223ns (29.074%)  route 0.544ns (70.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.169ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.338ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.393ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.353ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.945     2.048    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     2.140 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.486     2.626    design_1_i/proc_sys_reset_1/U0/SEQ/p_0_in
    SLICE_X82Y76         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.131     2.757 r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_inv_i_1/O
                         net (fo=1, routed)           0.058     2.815    design_1_i/proc_sys_reset_1/U0/SEQ/Core_inv_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.747    11.802    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X82Y76         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
                         clock pessimism              0.170    11.972    
                         clock uncertainty           -0.169    11.803    
    SLICE_X82Y76         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    11.811    design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  8.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.210ns (routing 0.234ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.273ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.210     1.252    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X81Y75         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.301 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.115     1.416    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X85Y75         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.009     1.425 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.024     1.449    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.394     1.474    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X85Y75         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.144     1.330    
    SLICE_X85Y75         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.365    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.050ns (27.624%)  route 0.131ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.373ns (routing 0.234ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.273ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.373     1.415    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X123Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y73        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.465 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.131     1.596    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_1_in4_in
    SLICE_X121Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.573     1.653    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X121Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.188     1.465    
    SLICE_X121Y73        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     1.500    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.050ns (31.250%)  route 0.110ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.365ns (routing 0.234ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.273ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.365     1.407    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y74        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     1.457 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.110     1.567    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d3
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.560     1.640    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.205     1.435    
    SLICE_X140Y74        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     1.470    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.211ns (routing 0.234ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.273ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.211     1.253    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y76         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.302 r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=6, routed)           0.162     1.464    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X85Y75         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.394     1.474    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X85Y75         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.144     1.330    
    SLICE_X85Y75         FDRE (Hold_BFF2_SLICEM_C_CE)
                                                      0.033     1.363    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.373ns (routing 0.234ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.273ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.373     1.415    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X123Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y73        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.464 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119     1.583    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in3_in
    SLICE_X123Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.572     1.652    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X123Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.209     1.443    
    SLICE_X123Y73        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.478    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.081ns (37.156%)  route 0.137ns (62.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.374ns (routing 0.234ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.273ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.374     1.416    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X121Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y73        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.465 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.112     1.577    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr
    SLICE_X117Y73        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.032     1.609 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_i_1/O
                         net (fo=1, routed)           0.025     1.634    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.567     1.647    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X117Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.156     1.491    
    SLICE_X117Y73        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     1.526    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.050ns (29.070%)  route 0.122ns (70.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.365ns (routing 0.234ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.273ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.365     1.407    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y74        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.457 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.122     1.579    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.560     1.640    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.205     1.435    
    SLICE_X140Y74        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.035     1.470    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.102ns (45.536%)  route 0.122ns (54.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.211ns (routing 0.234ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.273ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.211     1.253    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.302 r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/Q
                         net (fo=1, routed)           0.105     1.407    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg_n_0_[1]
    SLICE_X82Y73         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.053     1.460 r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec[2]_i_1/O
                         net (fo=1, routed)           0.017     1.477    design_1_i/proc_sys_reset_1/U0/SEQ/p_5_out[2]
    SLICE_X82Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.395     1.475    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X82Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/C
                         clock pessimism             -0.144     1.331    
    SLICE_X82Y73         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.366    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.102%)  route 0.137ns (69.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.373ns (routing 0.234ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.273ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.373     1.415    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X123Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y73        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.465 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.113     1.578    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X121Y73        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.009     1.587 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.024     1.611    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X121Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.573     1.653    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X121Y73        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.188     1.465    
    SLICE_X121Y73        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.500    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.079ns (39.698%)  route 0.120ns (60.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.211ns (routing 0.234ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.273ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.211     1.253    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X85Y74         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.301 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.103     1.404    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt[4]
    SLICE_X85Y73         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.031     1.435 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.017     1.452    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.393     1.473    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X85Y73         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.173     1.300    
    SLICE_X85Y73         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.335    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.213         10.000      8.787      SLICE_X117Y72  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFG_PS/I   n/a            0.934         10.000      9.066      BUFG_PS_X0Y6   design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X73Y40   design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X121Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X121Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X117Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X140Y74  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X140Y74  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         5.000       4.394      SLICE_X117Y72  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         5.000       4.394      SLICE_X117Y72  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    BUFG_PS/I   n/a            0.380         5.000       4.620      BUFG_PS_X0Y6   design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I   n/a            0.380         5.000       4.620      BUFG_PS_X0Y6   design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X73Y40   design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X73Y40   design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         5.000       4.394      SLICE_X117Y72  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         5.000       4.394      SLICE_X117Y72  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    BUFG_PS/I   n/a            0.380         5.000       4.620      BUFG_PS_X0Y6   design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I   n/a            0.380         5.000       4.620      BUFG_PS_X0Y6   design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X73Y40   design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X73Y40   design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X123Y73  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wizard_0/inst/clk_in1
  To Clock:  design_1_i/clk_wizard_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wizard_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wizard_0/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X11Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.432ns (45.345%)  route 1.726ns (54.655%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 8.103 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.180ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0ARLEN[0])
                                                      0.988     6.492 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ARLEN[0]
                         net (fo=5, routed)           0.366     6.858    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[81]
    SLICE_X47Y24         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.087     6.945 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arlen[0]_INST_0/O
                         net (fo=29, routed)          0.362     7.307    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arlen[0]
    SLICE_X50Y26         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.121     7.428 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_11/O
                         net (fo=5, routed)           0.188     7.616    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_9
    SLICE_X51Y27         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.119     7.735 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_5__11/O
                         net (fo=4, routed)           0.227     7.962    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_8
    SLICE_X53Y26         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.029     7.991 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_3__15/O
                         net (fo=1, routed)           0.232     8.223    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_3__15_n_0
    SLICE_X54Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     8.311 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_1__38/O
                         net (fo=3, routed)           0.351     8.662    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/gen_pipelined.mesg_reg_reg[4][0]
    SLICE_X57Y29         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.814     8.103    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/aclk
    SLICE_X57Y29         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.854    
                         clock uncertainty           -0.113     8.741    
    SLICE_X57Y29         SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.018     8.723    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.377ns (43.397%)  route 1.796ns (56.603%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8.119 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.180ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWLEN[4])
                                                      0.918     6.422 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWLEN[4]
                         net (fo=4, routed)           0.459     6.881    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[79]
    SLICE_X43Y17         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.119     7.000 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awlen[4]_INST_0/O
                         net (fo=34, routed)          0.508     7.508    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awlen[4]
    SLICE_X41Y12         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.133     7.641 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_4__11/O
                         net (fo=2, routed)           0.225     7.866    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_4__11_n_0
    SLICE_X42Y11         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     7.985 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__1/O
                         net (fo=3, routed)           0.276     8.261    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]_0
    SLICE_X44Y12         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     8.349 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_1__33/O
                         net (fo=2, routed)           0.328     8.677    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/D[0]
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.830     8.119    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/aclk
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.870    
                         clock uncertainty           -0.113     8.757    
    SLICE_X47Y17         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.012     8.745    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.323ns (42.134%)  route 1.817ns (57.866%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 8.120 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.180ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[2])
                                                      0.948     6.452 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[2]
                         net (fo=2, routed)           0.377     6.829    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[33]
    SLICE_X40Y17         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.029     6.858 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awaddr[2]_INST_0/O
                         net (fo=18, routed)          0.281     7.139    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awaddr[2]
    SLICE_X40Y13         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.128     7.267 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_8/O
                         net (fo=4, routed)           0.200     7.467    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]_8
    SLICE_X42Y13         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.029     7.496 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_6__1/O
                         net (fo=3, routed)           0.216     7.712    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]_22
    SLICE_X44Y12         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028     7.740 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.148     7.888    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i_4/O_n
    SLICE_X45Y12         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.074     7.962 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.240     8.202    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i_1/O_n_1
    SLICE_X45Y14         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     8.289 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i_0_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.355     8.644    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/D[0]
    SLICE_X49Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.831     8.120    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/aclk
    SLICE_X49Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.871    
                         clock uncertainty           -0.113     8.758    
    SLICE_X49Y17         SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.019     8.739    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.290ns (41.466%)  route 1.821ns (58.534%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 8.104 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.815ns (routing 1.180ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0ARLEN[3])
                                                      0.993     6.497 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ARLEN[3]
                         net (fo=4, routed)           0.231     6.728    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[84]
    SLICE_X42Y23         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     6.849 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arlen[3]_INST_0/O
                         net (fo=32, routed)          0.676     7.525    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arlen[3]
    SLICE_X54Y27         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.121     7.646 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_6__4/O
                         net (fo=3, routed)           0.259     7.905    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_6__4_n_0
    SLICE_X54Y27         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.027     7.932 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_2__27/O
                         net (fo=2, routed)           0.235     8.167    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_2__27_n_0
    SLICE_X52Y28         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028     8.195 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_1__24/O
                         net (fo=6, routed)           0.420     8.615    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/gen_pipelined.mesg_reg_reg[2][0]
    SLICE_X59Y27         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.815     8.104    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/aclk
    SLICE_X59Y27         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.855    
                         clock uncertainty           -0.113     8.742    
    SLICE_X59Y27         SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.025     8.717    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.376ns (44.103%)  route 1.744ns (55.897%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8.119 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.180ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWLEN[4])
                                                      0.918     6.422 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWLEN[4]
                         net (fo=4, routed)           0.459     6.881    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[79]
    SLICE_X43Y17         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.119     7.000 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awlen[4]_INST_0/O
                         net (fo=34, routed)          0.355     7.355    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awlen[4]
    SLICE_X41Y15         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     7.429 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_2/O
                         net (fo=7, routed)           0.233     7.662    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16_i_1__5_0
    SLICE_X41Y15         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.051     7.713 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16_i_2__5/O
                         net (fo=9, routed)           0.169     7.882    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[9].srl_nx1/PS9_inst
    SLICE_X40Y16         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.085     7.967 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16_i_3__2/O
                         net (fo=3, routed)           0.251     8.218    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/gen_pipelined.mesg_reg_reg[11]_0
    SLICE_X44Y16         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.129     8.347 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_1__3/O
                         net (fo=2, routed)           0.277     8.624    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/aw_payld_offset[3]
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.830     8.119    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/aclk
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.870    
                         clock uncertainty           -0.113     8.757    
    SLICE_X47Y17         SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.023     8.734    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.409ns (45.584%)  route 1.682ns (54.416%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 8.159 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.180ns, distribution 1.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[43])
                                                      0.948     6.452 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[43]
                         net (fo=3, routed)           0.309     6.761    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X40Y25         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     6.889 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awvalid_INST_0_i_4/O
                         net (fo=8, routed)           0.150     7.039    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/PS9_inst_2
    SLICE_X41Y26         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.074     7.113 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.169     7.282    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X42Y26         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.127     7.409 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.184     7.593    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X42Y25         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.029     7.622 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=11, routed)          0.310     7.932    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X44Y24         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.029     7.961 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/fifoaddr[3]_i_4__1/O
                         net (fo=7, routed)           0.190     8.151    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/cmd_awvalid
    SLICE_X45Y24         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.074     8.225 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.370     8.595    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X45Y20         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.870     8.159    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X45Y20         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.751     8.910    
                         clock uncertainty           -0.113     8.797    
    SLICE_X45Y20         FDSE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.090     8.707    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.409ns (45.584%)  route 1.682ns (54.416%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 8.159 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.180ns, distribution 1.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[43])
                                                      0.948     6.452 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[43]
                         net (fo=3, routed)           0.309     6.761    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X40Y25         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     6.889 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awvalid_INST_0_i_4/O
                         net (fo=8, routed)           0.150     7.039    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/PS9_inst_2
    SLICE_X41Y26         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.074     7.113 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.169     7.282    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X42Y26         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.127     7.409 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.184     7.593    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X42Y25         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.029     7.622 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=11, routed)          0.310     7.932    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X44Y24         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.029     7.961 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/fifoaddr[3]_i_4__1/O
                         net (fo=7, routed)           0.190     8.151    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/cmd_awvalid
    SLICE_X45Y24         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.074     8.225 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.370     8.595    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X45Y20         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.870     8.159    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X45Y20         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.751     8.910    
                         clock uncertainty           -0.113     8.797    
    SLICE_X45Y20         FDSE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.090     8.707    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.348ns (13.024%)  route 2.324ns (86.976%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 7.906 - 3.333 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.261ns (routing 1.395ns, distribution 1.866ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.180ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.261     5.646    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X63Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.737 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_ready_i_reg/Q
                         net (fo=8, routed)           1.834     7.571    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_recv[0]
    SLICE_X160Y95        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     7.621 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_7/O
                         net (fo=2, routed)           0.192     7.813    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_7_n_0
    SLICE_X163Y95        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     7.933 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_5/O
                         net (fo=1, routed)           0.240     8.173    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_next[5]
    SLICE_X166Y95        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.087     8.260 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_1/O
                         net (fo=1, routed)           0.058     8.318    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_1_n_0
    SLICE_X166Y95        FDSE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.617     7.906    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_aclk
    SLICE_X166Y95        FDSE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                         clock pessimism              0.629     8.536    
                         clock uncertainty           -0.113     8.422    
    SLICE_X166Y95        FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     8.430    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.386ns (44.523%)  route 1.727ns (55.477%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8.119 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.180ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWLEN[4])
                                                      0.918     6.422 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWLEN[4]
                         net (fo=4, routed)           0.459     6.881    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[79]
    SLICE_X43Y17         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.119     7.000 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awlen[4]_INST_0/O
                         net (fo=34, routed)          0.355     7.355    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awlen[4]
    SLICE_X41Y15         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     7.429 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_2/O
                         net (fo=7, routed)           0.177     7.606    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/gen_pipelined.mesg_reg[10]_i_3_0
    SLICE_X40Y15         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.691 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_4__2/O
                         net (fo=9, routed)           0.177     7.868    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_1__4_1
    SLICE_X40Y15         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.119     7.987 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_2__4/O
                         net (fo=1, routed)           0.409     8.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_2__4_n_0
    SLICE_X46Y17         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.467 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_1__4/O
                         net (fo=1, routed)           0.150     8.617    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/aw_payld_offset[2]
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.830     8.119    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/aclk
    SLICE_X47Y17         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.870    
                         clock uncertainty           -0.113     8.757    
    SLICE_X47Y17         SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.025     8.732    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.432ns (46.238%)  route 1.665ns (53.762%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 8.104 - 3.333 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.395ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.815ns (routing 1.180ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.119     5.504    design_1_i/versal_cips_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0ARLEN[0])
                                                      0.988     6.492 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ARLEN[0]
                         net (fo=5, routed)           0.366     6.858    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[81]
    SLICE_X47Y24         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.087     6.945 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arlen[0]_INST_0/O
                         net (fo=29, routed)          0.362     7.307    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arlen[0]
    SLICE_X50Y26         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.121     7.428 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_11/O
                         net (fo=5, routed)           0.188     7.616    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_9
    SLICE_X51Y27         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.119     7.735 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_5__11/O
                         net (fo=4, routed)           0.227     7.962    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_8
    SLICE_X53Y26         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.029     7.991 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_3__15/O
                         net (fo=1, routed)           0.232     8.223    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_3__15_n_0
    SLICE_X54Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     8.311 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl16_i_1__38/O
                         net (fo=3, routed)           0.290     8.601    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/gen_pipelined.mesg_reg_reg[4][0]
    SLICE_X59Y27         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     4.896    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     4.891 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     5.226    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     5.289 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.815     8.104    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/aclk
    SLICE_X59Y27         SRL16E                                       r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism              0.751     8.855    
                         clock uncertainty           -0.113     8.742    
    SLICE_X59Y27         SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.022     8.720    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.049ns (35.252%)  route 0.090ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.180ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Net Delay (Source):      2.067ns (routing 0.882ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.066ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.067     3.418    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X53Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     3.467 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/Q
                         net (fo=1, routed)           0.090     3.557    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIG1
    SLICE_X51Y15         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.390     4.180    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X51Y15         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG_D1/CLK
                         clock pessimism             -0.706     3.474    
    SLICE_X51Y15         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.049     3.523    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[145].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.016ns (routing 0.882ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.066ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.016     3.367    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[145].srl_nx1/aclk
    SLICE_X65Y46         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[145].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.478 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[145].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.495    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[145]
    SLICE_X65Y46         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.389     4.179    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X65Y46         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[145]/C
                         clock pessimism             -0.755     3.424    
    SLICE_X65Y46         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.459    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[145]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      2.012ns (routing 0.882ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.066ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.012     3.363    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/aclk
    SLICE_X65Y40         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.474 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.491    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[33]
    SLICE_X65Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.383     4.173    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X65Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[33]/C
                         clock pessimism             -0.753     3.420    
    SLICE_X65Y40         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.455    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.016ns (routing 0.882ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.066ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.016     3.367    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[86].srl_nx1/aclk
    SLICE_X65Y46         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     3.478 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.495    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[86]
    SLICE_X65Y46         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.389     4.179    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X65Y46         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[86]/C
                         clock pessimism             -0.755     3.424    
    SLICE_X65Y46         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     3.459    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      2.012ns (routing 0.882ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.066ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.012     3.363    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[90].srl_nx1/aclk
    SLICE_X65Y40         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     3.474 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.491    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[90]
    SLICE_X65Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.383     4.173    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X65Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[90]/C
                         clock pessimism             -0.753     3.420    
    SLICE_X65Y40         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     3.455    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[90]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Net Delay (Source):      2.032ns (routing 0.882ns, distribution 1.150ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.066ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.032     3.383    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/aclk
    SLICE_X47Y33         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.511    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/srl_q[125]
    SLICE_X47Y33         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.418     4.208    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X47Y33         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[125]/C
                         clock pessimism             -0.768     3.440    
    SLICE_X47Y33         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.475    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[125]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Net Delay (Source):      2.037ns (routing 0.882ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.066ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.037     3.388    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/aclk
    SLICE_X51Y26         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.499 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.516    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/srl_q[126]
    SLICE_X51Y26         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.423     4.213    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X51Y26         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[126]/C
                         clock pessimism             -0.768     3.445    
    SLICE_X51Y26         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.480    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[126]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      2.037ns (routing 0.882ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.037     3.388    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/aclk
    SLICE_X45Y28         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.499 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.516    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/srl_q[138]
    SLICE_X45Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X45Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[138]/C
                         clock pessimism             -0.769     3.445    
    SLICE_X45Y28         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.480    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[138]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      2.037ns (routing 0.882ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.037     3.388    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/aclk
    SLICE_X45Y28         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     3.499 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.516    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/srl_q[143]
    SLICE_X45Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X45Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[143]/C
                         clock pessimism             -0.769     3.445    
    SLICE_X45Y28         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     3.480    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[143]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[154].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      2.037ns (routing 0.882ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.037     3.388    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[154].srl_nx1/aclk
    SLICE_X47Y27         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[154].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.499 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[154].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     3.516    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/srl_q[154]
    SLICE_X47Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X47Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[154]/C
                         clock pessimism             -0.769     3.445    
    SLICE_X47Y27         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.480    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[154]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         3.333       0.476      PS9_X0Y0      design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X61Y1   design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X57Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.333       2.120      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.667       0.238      PS9_X0Y0      design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.667       0.238      PS9_X0Y0      design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X61Y1   design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X61Y1   design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.667       0.238      PS9_X0Y0      design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.667       0.238      PS9_X0Y0      design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X61Y1   design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X61Y1   design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X57Y31  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.667       1.061      SLICE_X55Y29  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2_primitive
  To Clock:  clkout2_primitive

Setup :       143751  Failing Endpoints,  Worst Slack       -1.265ns,  Total Violation   -59622.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/DINADIN[8]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.296ns (22.653%)  route 4.425ns (77.347%))
  Logic Levels:           12  (LOOKAHEAD8=1 LUT3=1 LUT5=4 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 10.093 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.697ns (routing 1.342ns, distribution 2.355ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.152ns, distribution 2.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.697     6.036    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/ACLK
    SLICE_X74Y129        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.129 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/Q
                         net (fo=3, routed)           0.332     6.461    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/Q[6]
    SLICE_X76Y129        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.086     6.547 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1415__1/O
                         net (fo=4, routed)           0.312     6.859    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1415__1_n_0
    SLICE_X77Y128        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.050     6.909 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1407__2/O
                         net (fo=7, routed)           0.294     7.203    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/exd_reg[1]
    SLICE_X79Y128        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.119     7.322 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1388__2/O
                         net (fo=7, routed)           0.429     7.751    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1388__2_n_0
    SLICE_X74Y127        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     7.870 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1379__2/O
                         net (fo=5, routed)           0.033     7.903    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/q_reg[3]
    SLICE_X74Y127        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.065     7.968 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1390__2/O
                         net (fo=2, routed)           0.223     8.191    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1390__2_n_0
    SLICE_X75Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     8.311 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0[6]_i_15__2/O
                         net (fo=3, routed)           0.236     8.547    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2/I3
    SLICE_X79Y126        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.066     8.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     8.613    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2_n_3
    SLICE_X79Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.137     8.750 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_4__2/COUTD
                         net (fo=25, routed)          0.580     9.330    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2_0
    SLICE_X73Y126        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     9.419 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1225__2/O
                         net (fo=7, routed)           0.407     9.826    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1225__2_n_0
    SLICE_X77Y125        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.088     9.914 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_594__2/O
                         net (fo=17, routed)          0.524    10.438    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_275
    SLICE_X75Y118        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.133    10.571 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_5_LOPT_REMAP_40/O
                         net (fo=1, routed)           0.412    10.983    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_5/O_n_40
    SLICE_X76Y118        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.131    11.114 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_132/O
                         net (fo=1, routed)           0.643    11.757    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_8_n_0
    RAMB36_X1Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.181    10.093    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X1Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/CLKARDCLKL
                         clock pessimism              0.764    10.857    
                         clock uncertainty           -0.130    10.727    
    RAMB36_X1Y30         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_DINADIN[8])
                                                     -0.235    10.492    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9/DINADIN[4]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.237ns (22.434%)  route 4.277ns (77.566%))
  Logic Levels:           13  (LOOKAHEAD8=1 LUT3=2 LUT5=4 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.697ns (routing 1.342ns, distribution 2.355ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.152ns, distribution 1.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.697     6.036    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/ACLK
    SLICE_X74Y129        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.129 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[44]/Q
                         net (fo=3, routed)           0.332     6.461    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/Q[6]
    SLICE_X76Y129        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.086     6.547 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1415__1/O
                         net (fo=4, routed)           0.312     6.859    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1415__1_n_0
    SLICE_X77Y128        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.050     6.909 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1407__2/O
                         net (fo=7, routed)           0.294     7.203    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/exd_reg[1]
    SLICE_X79Y128        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.119     7.322 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1388__2/O
                         net (fo=7, routed)           0.429     7.751    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1388__2_n_0
    SLICE_X74Y127        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     7.870 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1379__2/O
                         net (fo=5, routed)           0.033     7.903    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/q_reg[3]
    SLICE_X74Y127        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.065     7.968 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1390__2/O
                         net (fo=2, routed)           0.223     8.191    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1390__2_n_0
    SLICE_X75Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     8.311 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0[6]_i_15__2/O
                         net (fo=3, routed)           0.236     8.547    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2/I3
    SLICE_X79Y126        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.066     8.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     8.613    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2_n_3
    SLICE_X79Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.137     8.750 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_4__2/COUTD
                         net (fo=25, routed)          0.480     9.230    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2_0
    SLICE_X75Y126        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.074     9.304 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1223__2/O
                         net (fo=2, routed)           0.356     9.660    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/spu3/oc0[4]
    SLICE_X77Y125        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     9.689 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0[4]_i_2__2/O
                         net (fo=8, routed)           0.403    10.092    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/q_reg[6]_2
    SLICE_X92Y116        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.074    10.166 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_696__2/O
                         net (fo=4, routed)           0.398    10.564    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_203
    SLICE_X104Y116       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.086    10.650 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_59/O
                         net (fo=1, routed)           0.155    10.805    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_59
    SLICE_X103Y116       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.119    10.924 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_59/O
                         net (fo=1, routed)           0.626    11.550    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12_n_0
    RAMB36_X3Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.117    10.029    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X3Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9/CLKARDCLKL
                         clock pessimism              0.661    10.690    
                         clock uncertainty           -0.130    10.560    
    RAMB36_X3Y30         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_DINADIN[4])
                                                     -0.250    10.310    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                         10.310    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.386ns (37.994%)  route 3.894ns (62.006%))
  Logic Levels:           16  (DSP_A_B_DATA58=1 DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 DSP_PREADD_DATA58=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 10.421 - 5.000 ) 
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.680ns (routing 1.342ns, distribution 2.338ns)
  Clock Net Delay (Destination): 3.509ns (routing 1.152ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.680     6.019    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/ACLK
    SLICE_X71Y136        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y136        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     6.109 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]/Q
                         net (fo=182, routed)         0.501     6.610    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]_4[0]
    SLICE_X73Y135        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.074     6.684 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6/O
                         net (fo=55, routed)          0.377     7.061    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]
    SLICE_X71Y134        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074     7.135 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_36__2/O
                         net (fo=1, routed)           0.211     7.346    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_36__2_n_0
    SLICE_X74Y134        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     7.396 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_25__6/O
                         net (fo=16, routed)          0.577     7.973    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf2_reg[45]
    SLICE_X77Y125        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.134     8.107 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_3__6/O
                         net (fo=69, routed)          0.472     8.579    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/B[6]
    DSP_X0Y60            DSP_A_B_DATA58 (Prop_DSP_A_B_DATA_DSP58_B[6]_B2_DATA[6])
                                                      0.379     8.958 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_A_B_DATA58_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     8.958    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_A_B_DATA58.B2_DATA<6>
    DSP_X0Y60            DSP_PREADD_DATA58 (Prop_DSP_PREADD_DATA_DSP58_B2_DATA[6]_B2B1[6])
                                                      0.129     9.087 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/B2B1[6]
                         net (fo=1, routed)           0.000     9.087    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_PREADD_DATA58.B2B1<6>
    DSP_X0Y60            DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_B2B1[6]_V[17])
                                                      0.416     9.503 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[17]
                         net (fo=1, routed)           0.000     9.503    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_MULTIPLIER58.V<17>
    DSP_X0Y60            DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[17]_V_DATA[17])
                                                      0.090     9.593 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     9.593    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<17>
    DSP_X0Y60            DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[17]_Y[17])
                                                      0.072     9.665 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[17]
                         net (fo=1, routed)           0.000     9.665    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUMUX.Y<17>
    DSP_X0Y60            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[17]_ALU_OUT[17])
                                                      0.343    10.008 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[17]
                         net (fo=2, routed)           0.000    10.008    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<17>
    DSP_X0Y60            DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[17]_P[17])
                                                      0.195    10.203 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[17]
                         net (fo=9, routed)           0.549    10.752    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/P[17]
    SLICE_X81Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.048    10.800 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__5/O
                         net (fo=8, routed)           0.415    11.215    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__5_n_0
    SLICE_X68Y116        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    11.301 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_26__5/O
                         net (fo=1, routed)           0.502    11.803    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_26__5_n_0
    SLICE_X59Y115        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.119    11.922 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_12__11/O
                         net (fo=1, routed)           0.015    11.937    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_12__11_n_0
    SLICE_X59Y115        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.060    11.997 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__17/O
                         net (fo=1, routed)           0.217    12.214    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__17_n_0
    SLICE_X56Y115        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.027    12.241 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__37/O
                         net (fo=1, routed)           0.058    12.299    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[13]
    SLICE_X56Y115        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.509    10.421    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X56Y115        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/C
                         clock pessimism              0.764    11.185    
                         clock uncertainty           -0.130    11.055    
    SLICE_X56Y115        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    11.063    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/DINADIN[9]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.248ns (22.346%)  route 4.337ns (77.654%))
  Logic Levels:           12  (LOOKAHEAD8=2 LUT2=1 LUT5=3 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 10.090 - 5.000 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.669ns (routing 1.342ns, distribution 2.327ns)
  Clock Net Delay (Destination): 3.178ns (routing 1.152ns, distribution 2.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.669     6.008    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/ACLK
    SLICE_X73Y84         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     6.099 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][5]/Q
                         net (fo=64, routed)          0.635     6.734    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[341]_5[5]
    SLICE_X76Y86         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.128     6.862 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___2_i_3__2/O
                         net (fo=4, routed)           0.290     7.152    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_i_8/I2
    SLICE_X82Y85         LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     7.229 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     7.230    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_i_8_n_3
    SLICE_X82Y85         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     7.358 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9/COUTH
                         net (fo=3, routed)           0.001     7.359    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_n_3
    SLICE_X82Y86         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     7.411 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___10/COUTB
                         net (fo=40, routed)          0.553     7.964    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ranger_ok2
    SLICE_X85Y104        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.074     8.038 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2/O
                         net (fo=9, routed)           0.319     8.357    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_3__2_0
    SLICE_X86Y106        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     8.486 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2/O
                         net (fo=1, routed)           0.162     8.648    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2_n_0
    SLICE_X85Y106        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     8.768 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_3__2/O
                         net (fo=9, routed)           0.268     9.036    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][0]_1
    SLICE_X85Y110        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.076     9.112 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][233]_i_2__1/O
                         net (fo=30, routed)          0.258     9.370    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/stage4_exec_reg_1
    SLICE_X84Y112        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.087     9.457 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/fpga_bram64_i_322__3/O
                         net (fo=134, routed)         0.311     9.768    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_77__2
    SLICE_X86Y116        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.028     9.796 f  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2/O
                         net (fo=256, routed)         0.631    10.427    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_64
    SLICE_X83Y123        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.129    10.556 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4_LOPT_REMAP_88/O
                         net (fo=1, routed)           0.287    10.843    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_88
    SLICE_X76Y125        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.129    10.972 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_133/O
                         net (fo=1, routed)           0.621    11.593    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_7_n_0
    RAMB36_X1Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.178    10.090    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X1Y30         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2/CLKARDCLKU
                         clock pessimism              0.650    10.740    
                         clock uncertainty           -0.130    10.610    
    RAMB36_X1Y30         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_DINADIN[9])
                                                     -0.247    10.363    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/conf3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.418ns (38.806%)  route 3.813ns (61.194%))
  Logic Levels:           17  (DSP_A_B_DATA58=1 DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 DSP_PREADD_DATA58=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 10.319 - 5.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 1.342ns, distribution 2.263ns)
  Clock Net Delay (Destination): 3.407ns (routing 1.152ns, distribution 2.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.605     5.944    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/ACLK
    SLICE_X72Y312        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/conf3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.037 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/conf3_reg[4]/Q
                         net (fo=3, routed)           0.328     6.365    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_35__34_0[3]
    SLICE_X71Y314        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     6.485 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__68/O
                         net (fo=191, routed)         0.308     6.793    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/iop[0]
    SLICE_X73Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.088     6.881 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__16/O
                         net (fo=36, routed)          0.175     7.056    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]
    SLICE_X73Y314        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.029     7.085 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__34/O
                         net (fo=133, routed)         0.376     7.461    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/ex21
    SLICE_X74Y313        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.073     7.534 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/s_i_26__33/O
                         net (fo=16, routed)          0.465     7.999    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/s_i_26__33_n_0
    SLICE_X77Y313        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.049     8.048 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/s_i_3__34/O
                         net (fo=69, routed)          0.551     8.599    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/B[6]
    DSP_X0Y155           DSP_A_B_DATA58 (Prop_DSP_A_B_DATA_DSP58_B[6]_B2_DATA[6])
                                                      0.379     8.978 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_A_B_DATA58_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     8.978    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_A_B_DATA58.B2_DATA<6>
    DSP_X0Y155           DSP_PREADD_DATA58 (Prop_DSP_PREADD_DATA_DSP58_B2_DATA[6]_B2B1[6])
                                                      0.129     9.107 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/B2B1[6]
                         net (fo=1, routed)           0.000     9.107    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_PREADD_DATA58.B2B1<6>
    DSP_X0Y155           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_B2B1[6]_V[16])
                                                      0.416     9.523 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[16]
                         net (fo=1, routed)           0.000     9.523    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<16>
    DSP_X0Y155           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[16]_V_DATA[16])
                                                      0.090     9.613 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     9.613    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<16>
    DSP_X0Y155           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[16]_Y[16])
                                                      0.072     9.685 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[16]
                         net (fo=1, routed)           0.000     9.685    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_ALUMUX.Y<16>
    DSP_X0Y155           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[16]_ALU_OUT[16])
                                                      0.343    10.028 f  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[16]
                         net (fo=2, routed)           0.000    10.028    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<16>
    DSP_X0Y155           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[16]_P[16])
                                                      0.195    10.223 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[16]
                         net (fo=1, routed)           0.338    10.561    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_15__67_0[16]
    SLICE_X93Y310        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030    10.591 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__33/O
                         net (fo=16, routed)          0.486    11.077    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__33_n_0
    SLICE_X71Y310        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.087    11.164 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.402    11.566    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_35
    SLICE_X57Y311        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088    11.654 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.170    11.824    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_35
    SLICE_X53Y311        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.048    11.872 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.155    12.027    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_35
    SLICE_X51Y311        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089    12.116 r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.059    12.175    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/d_0[28]
    SLICE_X51Y311        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.407    10.319    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X51Y311        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/C
                         clock pessimism              0.750    11.069    
                         clock uncertainty           -0.130    10.939    
    SLICE_X51Y311        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.007    10.946    design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.665ns (42.777%)  route 3.565ns (57.223%))
  Logic Levels:           17  (DSP_A_B_DATA58=1 DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 DSP_PREADD_DATA58=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 10.132 - 5.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.360ns (routing 1.342ns, distribution 2.018ns)
  Clock Net Delay (Destination): 3.220ns (routing 1.152ns, distribution 2.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.360     5.699    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/ACLK
    SLICE_X306Y141       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X306Y141       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     5.791 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/cycle_reg[0]/Q
                         net (fo=183, routed)         0.482     6.273    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]_5[0]
    SLICE_X307Y140       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     6.347 f  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__96/O
                         net (fo=106, routed)         0.175     6.522    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/iop[1]
    SLICE_X306Y141       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.129     6.651 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__23/O
                         net (fo=37, routed)          0.200     6.851    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]
    SLICE_X306Y143       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.029     6.880 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__48/O
                         net (fo=134, routed)         0.269     7.149    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/ex21
    SLICE_X305Y144       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.120     7.269 f  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/s_i_22__47/O
                         net (fo=8, routed)           0.257     7.526    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/s_i_22__47_n_0
    SLICE_X303Y142       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.121     7.647 f  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/s_i_2__47/O
                         net (fo=67, routed)          0.758     8.405    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/B[7]
    DSP_X10Y72           DSP_A_B_DATA58 (Prop_DSP_A_B_DATA_DSP58_B[7]_B2_DATA[7])
                                                      0.379     8.784 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_A_B_DATA58_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     8.784    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_A_B_DATA58.B2_DATA<7>
    DSP_X10Y72           DSP_PREADD_DATA58 (Prop_DSP_PREADD_DATA_DSP58_B2_DATA[7]_B2B1[7])
                                                      0.129     8.913 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/B2B1[7]
                         net (fo=1, routed)           0.000     8.913    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_PREADD_DATA58.B2B1<7>
    DSP_X10Y72           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_B2B1[7]_V[16])
                                                      0.416     9.329 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[16]
                         net (fo=1, routed)           0.000     9.329    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_MULTIPLIER58.V<16>
    DSP_X10Y72           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[16]_V_DATA[16])
                                                      0.090     9.419 f  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     9.419    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<16>
    DSP_X10Y72           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[16]_Y[16])
                                                      0.072     9.491 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[16]
                         net (fo=1, routed)           0.000     9.491    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_ALUMUX.Y<16>
    DSP_X10Y72           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[16]_ALU_OUT[16])
                                                      0.343     9.834 f  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[16]
                         net (fo=2, routed)           0.000     9.834    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<16>
    DSP_X10Y72           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[16]_P[16])
                                                      0.195    10.029 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[16]
                         net (fo=9, routed)           0.347    10.376    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/P[16]
    SLICE_X273Y145       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.128    10.504 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_36__48/O
                         net (fo=8, routed)           0.483    10.987    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_36__48_n_0
    SLICE_X278Y147       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027    11.014 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_29__47/O
                         net (fo=1, routed)           0.199    11.213    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_29__47_n_0
    SLICE_X287Y147       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.129    11.342 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_14__96/O
                         net (fo=1, routed)           0.193    11.535    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_14__96_n_0
    SLICE_X288Y146       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119    11.654 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_4__144/O
                         net (fo=1, routed)           0.144    11.798    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_4__144_n_0
    SLICE_X290Y146       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.073    11.871 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__292/O
                         net (fo=1, routed)           0.058    11.929    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/d[10]
    SLICE_X290Y146       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.220    10.132    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X290Y146       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/C
                         clock pessimism              0.690    10.822    
                         clock uncertainty           -0.130    10.692    
    SLICE_X290Y146       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    10.700    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/DINADIN[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.075ns (18.990%)  route 4.586ns (81.010%))
  Logic Levels:           11  (LOOKAHEAD8=1 LUT5=4 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 10.072 - 5.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.552ns (routing 1.342ns, distribution 2.210ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.152ns, distribution 2.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.552     5.891    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/ACLK
    SLICE_X352Y111       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y111       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     5.982 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/Q
                         net (fo=65, routed)          0.375     6.357    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/D[5]
    SLICE_X354Y113       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.126     6.483 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___4_i_7__24/O
                         net (fo=4, routed)           0.365     6.848    design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/i___4_i_2__24/I2
    SLICE_X353Y110       LUTCY1 (Prop_B5LUT_SLICEM_I2_PROP)
                                                      0.117     6.965 r  design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/i___4_i_2__24/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     6.967    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[342]_i_2__24_6
    SLICE_X353Y110       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTF)
                                                      0.172     7.139 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___4/COUTF
                         net (fo=27, routed)          0.537     7.676    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ranger_ok4
    SLICE_X346Y108       LUT5 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.091     7.767 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24/O
                         net (fo=14, routed)          0.304     8.071    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24_n_0
    SLICE_X346Y108       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.073     8.144 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_ful1_i_19__19_comp/O
                         net (fo=3, routed)           0.299     8.443    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmranger_ok[2]
    SLICE_X344Y106       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     8.516 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[22]_i_4__24/O
                         net (fo=8, routed)           0.525     9.041    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24_0
    SLICE_X342Y97        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.049     9.090 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_3__17/O
                         net (fo=35, routed)          0.320     9.410    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/stage4_exec_reg_3
    SLICE_X342Y80        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.049     9.459 f  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram64_i_322__25/O
                         net (fo=137, routed)         0.339     9.798    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_77__24
    SLICE_X342Y67        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.028     9.826 f  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24/O
                         net (fo=301, routed)         0.781    10.607    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_64
    SLICE_X338Y52        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119    10.726 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3_LOPT_REMAP_103/O
                         net (fo=1, routed)           0.331    11.057    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3/O_n_103
    SLICE_X336Y49        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.087    11.144 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_148/O
                         net (fo=1, routed)           0.408    11.552    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6_n_0
    RAMB36_X11Y13        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.160    10.072    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X11Y13        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/CLKARDCLKL
                         clock pessimism              0.627    10.699    
                         clock uncertainty           -0.130    10.569    
    RAMB36_X11Y13        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_DINADIN[10])
                                                     -0.246    10.323    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/DINADIN[3]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.262ns (22.645%)  route 4.311ns (77.355%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT2=1 LUT5=3 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 9.671 - 5.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.274ns (routing 1.342ns, distribution 1.932ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.152ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.274     5.613    design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/ACLK
    SLICE_X179Y87        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y87        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     5.702 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/Q
                         net (fo=65, routed)          0.449     6.151    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/D[5]
    SLICE_X179Y87        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.134     6.285 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___5_i_8__27/O
                         net (fo=4, routed)           0.340     6.625    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___7_i_2/I2
    SLICE_X181Y86        LUTCY1 (Prop_B5LUT_SLICEM_I2_PROP)
                                                      0.117     6.742 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___7_i_2/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     6.744    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___7_i_2_n_3
    SLICE_X181Y86        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.177     6.921 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___7/COUTH
                         net (fo=3, routed)           0.002     6.923    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___7_n_3
    SLICE_X181Y87        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.963 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___8/COUTH
                         net (fo=3, routed)           0.002     6.965    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___8_n_3
    SLICE_X181Y88        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.005 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___9/COUTH
                         net (fo=3, routed)           0.002     7.007    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___9_n_3
    SLICE_X181Y89        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     7.058 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/i___10/COUTB
                         net (fo=40, routed)          0.523     7.581    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/ranger_ok2
    SLICE_X185Y90        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.048     7.629 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/fpga_bram64_i_1155__27/O
                         net (fo=16, routed)          0.379     8.008    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/ranger_ok1
    SLICE_X186Y87        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.029     8.037 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_12__27/O
                         net (fo=1, routed)           0.162     8.199    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_12__27_n_0
    SLICE_X186Y87        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.123     8.322 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_3__27/O
                         net (fo=6, routed)           0.483     8.805    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/tr_reg[0]_0
    SLICE_X188Y79        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.086     8.891 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/fpga_bram64_i_1120__27/O
                         net (fo=5, routed)           0.194     9.085    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X188Y78        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.028     9.113 f  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/fpga_bram64_i_403__30/O
                         net (fo=131, routed)         0.324     9.437    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64_i_245__27_1
    SLICE_X188Y66        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     9.487 f  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64_i_402__27/O
                         net (fo=300, routed)         0.667    10.154    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_2
    SLICE_X195Y47        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131    10.285 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3_LOPT_REMAP_83/O
                         net (fo=1, routed)           0.326    10.611    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3/O_n_83
    SLICE_X201Y47        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.119    10.730 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_123/O
                         net (fo=1, routed)           0.456    11.186    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13_n_0
    RAMB36_X7Y14         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.759     9.671    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X7Y14         RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15/CLKARDCLKU
                         clock pessimism              0.658    10.329    
                         clock uncertainty           -0.130    10.199    
    RAMB36_X7Y14         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_DINADIN[3])
                                                     -0.241     9.958    design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/DINADIN[15]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 1.443ns (27.043%)  route 3.893ns (72.957%))
  Logic Levels:           13  (LOOKAHEAD8=1 LUT3=2 LUT6=8 LUTCY2=2)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.649ns (routing 1.342ns, distribution 2.307ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.152ns, distribution 1.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.649     5.988    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X341Y178       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y178       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     6.077 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/Q
                         net (fo=21, routed)          0.403     6.480    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[25]
    SLICE_X339Y175       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.133     6.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_42__8/O
                         net (fo=4, routed)           0.243     6.856    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_42__8_n_0
    SLICE_X338Y174       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.129     6.985 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.296     7.281    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_16__8_n_0
    SLICE_X339Y174       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.134     7.415 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__8/O
                         net (fo=68, routed)          0.335     7.750    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_29__8/I3
    SLICE_X334Y172       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     7.835 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_29__8/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     7.874    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_29__8_n_0
    SLICE_X334Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     8.116 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_24__8/COUTH
                         net (fo=3, routed)           0.001     8.117    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_14__8/I4
    SLICE_X334Y173       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     8.167 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd_reg[27]_i_14__8/LUTCY2_INST/O
                         net (fo=20, routed)          0.433     8.600    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd_reg[23]_0
    SLICE_X336Y169       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     8.650 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_8__8/O
                         net (fo=39, routed)          0.381     9.031    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_4
    SLICE_X333Y175       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.119     9.150 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.176     9.326    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_8
    SLICE_X333Y176       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.030     9.356 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_11/O
                         net (fo=1, routed)           0.218     9.574    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_11
    SLICE_X333Y179       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088     9.662 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_11/O
                         net (fo=29, routed)          0.648    10.310    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0
    SLICE_X325Y177       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.119    10.429 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1040__8/O
                         net (fo=3, routed)           0.290    10.719    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/lopt_180
    SLICE_X326Y176       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117    10.836 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_52/O
                         net (fo=1, routed)           0.114    10.950    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_52
    SLICE_X326Y176       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.058    11.008 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_52/O
                         net (fo=1, routed)           0.316    11.324    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1_n_0
    RAMB36_X11Y45        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.875     9.787    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X11Y45        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKARDCLKU
                         clock pessimism              0.689    10.476    
                         clock uncertainty           -0.130    10.346    
    RAMB36_X11Y45        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_DINADIN[15])
                                                     -0.250    10.096    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.586ns (40.527%)  route 3.795ns (59.473%))
  Logic Levels:           17  (DSP_A_B_DATA58=1 DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 DSP_PREADD_DATA58=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 10.481 - 5.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.342ns, distribution 2.235ns)
  Clock Net Delay (Destination): 3.569ns (routing 1.152ns, distribution 2.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.577     5.916    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ACLK
    SLICE_X78Y163        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y163        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.007 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]_replica/Q
                         net (fo=22, routed)          0.601     6.608    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[1]_0[0]_repN_alias
    SLICE_X74Y161        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     6.695 f  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__16/O
                         net (fo=105, routed)         0.159     6.854    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/iop[1]
    SLICE_X75Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.048     6.902 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__3/O
                         net (fo=36, routed)          0.164     7.066    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]
    SLICE_X75Y160        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.087     7.153 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__8/O
                         net (fo=134, routed)         0.393     7.546    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex21
    SLICE_X79Y158        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.074     7.620 f  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_21__7/O
                         net (fo=16, routed)          0.401     8.021    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_21__7_n_0
    SLICE_X84Y159        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.126     8.147 f  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_6__7/O
                         net (fo=72, routed)          0.412     8.559    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/B[3]
    DSP_X0Y78            DSP_A_B_DATA58 (Prop_DSP_A_B_DATA_DSP58_B[3]_B2_DATA[3])
                                                      0.379     8.938 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_A_B_DATA58_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     8.938    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_A_B_DATA58.B2_DATA<3>
    DSP_X0Y78            DSP_PREADD_DATA58 (Prop_DSP_PREADD_DATA_DSP58_B2_DATA[3]_B2B1[3])
                                                      0.129     9.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/B2B1[3]
                         net (fo=1, routed)           0.000     9.067    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_PREADD_DATA58.B2B1<3>
    DSP_X0Y78            DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_B2B1[3]_V[18])
                                                      0.416     9.483 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[18]
                         net (fo=1, routed)           0.000     9.483    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<18>
    DSP_X0Y78            DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[18]_V_DATA[18])
                                                      0.090     9.573 f  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     9.573    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<18>
    DSP_X0Y78            DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[18]_Y[18])
                                                      0.072     9.645 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[18]
                         net (fo=1, routed)           0.000     9.645    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_ALUMUX.Y<18>
    DSP_X0Y78            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[18]_ALU_OUT[18])
                                                      0.343     9.988 f  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[18]
                         net (fo=2, routed)           0.000     9.988    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<18>
    DSP_X0Y78            DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[18]_P[18])
                                                      0.195    10.183 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[18]
                         net (fo=2, routed)           0.336    10.519    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_12__16_0[18]
    SLICE_X87Y156        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.088    10.607 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__8/O
                         net (fo=15, routed)          0.437    11.044    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__8_n_0
    SLICE_X72Y156        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.074    11.118 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.408    11.526    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_35
    SLICE_X55Y156        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.131    11.657 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_2_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.264    11.921    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_2/O_n_35
    SLICE_X50Y155        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    12.050 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.162    12.212    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_35
    SLICE_X48Y155        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027    12.239 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_35/O
                         net (fo=1, routed)           0.058    12.297    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[28]
    SLICE_X48Y155        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.569    10.481    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X48Y155        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]/C
                         clock pessimism              0.710    11.191    
                         clock uncertainty           -0.130    11.061    
    SLICE_X48Y155        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    11.069    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                 -1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.058ns (15.467%)  route 0.317ns (84.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Net Delay (Source):      2.208ns (routing 0.826ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.689ns (routing 0.993ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.208     3.527    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/ACLK
    SLICE_X79Y190        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y190        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     3.576 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx3_reg[9]/Q
                         net (fo=1, routed)           0.300     3.876    design_1_i/emax6_0/inst/fsm/tx3_reg[63]_42[9]
    SLICE_X74Y183        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.009     3.885 r  design_1_i/emax6_0/inst/fsm/tx3[9]_i_1__46/O
                         net (fo=1, routed)           0.017     3.902    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx3_reg[63]_1[9]
    SLICE_X74Y183        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.689     4.443    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/ACLK
    SLICE_X74Y183        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx3_reg[9]/C
                         clock pessimism             -0.586     3.857    
    SLICE_X74Y183        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     3.892    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx3_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/conf2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb_reg[524]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.082ns (28.179%)  route 0.209ns (71.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      2.024ns (routing 0.826ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.450ns (routing 0.993ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.024     3.343    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/ACLK
    SLICE_X132Y287       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/conf2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.393 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/conf2_reg[12]/Q
                         net (fo=2, routed)           0.185     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb_reg[767]_0[12]
    SLICE_X132Y283       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.032     3.610 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[524]_i_1/O
                         net (fo=1, routed)           0.024     3.634    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[524]_i_1_n_0
    SLICE_X132Y283       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb_reg[524]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.450     4.204    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/ACLK
    SLICE_X132Y283       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb_reg[524]/C
                         clock pessimism             -0.614     3.590    
    SLICE_X132Y283       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     3.624    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb_reg[524]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue_reg[0][327]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[327]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.068ns (14.719%)  route 0.394ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.664ns
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Net Delay (Source):      2.685ns (routing 1.152ns, distribution 1.533ns)
  Clock Net Delay (Destination): 3.325ns (routing 1.342ns, distribution 1.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.685     4.597    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/ACLK
    SLICE_X245Y283       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue_reg[0][327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y283       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.068     4.665 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue_reg[0][327]/Q
                         net (fo=2, routed)           0.394     5.059    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/D[306]
    SLICE_X260Y283       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.325     5.664    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/ACLK
    SLICE_X260Y283       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[327]/C
                         clock pessimism             -0.655     5.009    
    SLICE_X260Y283       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     5.049    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[327]
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea1d_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ea1woofs_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Net Delay (Source):      2.207ns (routing 0.826ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.650ns (routing 0.993ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.207     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ACLK
    SLICE_X130Y184       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea1d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y184       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     3.575 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea1d_reg[9]/Q
                         net (fo=3, routed)           0.106     3.681    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ea1woofs_reg[15]_1[9]
    SLICE_X130Y185       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.010     3.691 r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___512/O
                         net (fo=1, routed)           0.024     3.715    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___512_n_0
    SLICE_X130Y185       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ea1woofs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.650     4.404    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ACLK
    SLICE_X130Y185       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ea1woofs_reg[9]/C
                         clock pessimism             -0.734     3.670    
    SLICE_X130Y185       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     3.705    design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/ea1woofs_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/ea1woofs_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.085ns (29.412%)  route 0.204ns (70.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Net Delay (Source):      2.134ns (routing 0.826ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.558ns (routing 0.993ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.134     3.453    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/ACLK
    SLICE_X354Y285       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/ea1woofs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y285       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.503 r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/ea1woofs_reg[13]/Q
                         net (fo=3, routed)           0.180     3.683    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b_reg[15]_1[13]
    SLICE_X354Y280       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     3.718 r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b[13]_i_1/O
                         net (fo=1, routed)           0.024     3.742    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b[13]_i_1_n_0
    SLICE_X354Y280       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.558     4.312    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ACLK
    SLICE_X354Y280       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b_reg[13]/C
                         clock pessimism             -0.615     3.697    
    SLICE_X354Y280       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.732    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/ea1b_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/ex1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.136ns (30.425%)  route 0.311ns (69.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Net Delay (Source):      2.023ns (routing 0.826ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.677ns (routing 0.993ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.023     3.342    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/ACLK
    SLICE_X148Y303       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/ex1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y303       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.392 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/ex1_reg[16]/Q
                         net (fo=6, routed)           0.197     3.589    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]_4[8]
    SLICE_X166Y311       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.031     3.620 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/i_21_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.083     3.703    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/i_21/O_n_8
    SLICE_X166Y310       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.030     3.733 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/i_20_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.007     3.740    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/i_20/O_n_8
    SLICE_X166Y310       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.025     3.765 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_42/O
                         net (fo=1, routed)           0.024     3.789    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/d_0[16]
    SLICE_X166Y310       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.677     4.431    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X166Y310       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/C
                         clock pessimism             -0.687     3.744    
    SLICE_X166Y310       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     3.779    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[2][228]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[1][228]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.070ns (34.826%)  route 0.131ns (65.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.045ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Net Delay (Source):      1.932ns (routing 0.826ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.291ns (routing 0.993ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.932     3.251    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/ACLK
    SLICE_X198Y90        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[2][228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y90        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.301 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[2][228]/Q
                         net (fo=1, routed)           0.107     3.408    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[2]_140[228]
    SLICE_X198Y92        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.020     3.428 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[1][228]_i_1__26/O
                         net (fo=1, routed)           0.024     3.452    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/p_1_in[228]
    SLICE_X198Y92        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[1][228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.291     4.045    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/ACLK
    SLICE_X198Y92        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[1][228]/C
                         clock pessimism             -0.638     3.407    
    SLICE_X198Y92        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.442    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue_reg[1][228]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[234]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.083ns (26.603%)  route 0.229ns (73.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      2.081ns (routing 0.826ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.563ns (routing 0.993ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.081     3.400    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/ACLK
    SLICE_X122Y231       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y231       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.449 r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[234]/Q
                         net (fo=14, routed)          0.214     3.663    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[341]_0[169]
    SLICE_X110Y231       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.034     3.697 r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/conf2[148]_i_1__14/O
                         net (fo=1, routed)           0.015     3.712    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring_n_763
    SLICE_X110Y231       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.563     4.317    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/ACLK
    SLICE_X110Y231       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[148]/C
                         clock pessimism             -0.651     3.666    
    SLICE_X110Y231       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     3.701    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[148]
  -------------------------------------------------------------------
                         required time                         -3.701    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.084ns (32.184%)  route 0.177ns (67.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Net Delay (Source):      2.218ns (routing 0.826ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.598ns (routing 0.993ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.218     3.537    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/ACLK
    SLICE_X92Y190        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y190        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.587 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/tx1_reg[29]/Q
                         net (fo=1, routed)           0.160     3.747    design_1_i/emax6_0/inst/fsm/tx1_reg[63]_42[29]
    SLICE_X84Y186        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034     3.781 r  design_1_i/emax6_0/inst/fsm/tx1[29]_i_1__46/O
                         net (fo=1, routed)           0.017     3.798    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx1_reg[63]_1[29]
    SLICE_X84Y186        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.598     4.352    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/ACLK
    SLICE_X84Y186        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx1_reg[29]/C
                         clock pessimism             -0.600     3.752    
    SLICE_X84Y186        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     3.787    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/tx1_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/tx3_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/tx3_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.078ns (27.465%)  route 0.206ns (72.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Net Delay (Source):      2.337ns (routing 0.826ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.818ns (routing 0.993ns, distribution 1.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.337     3.656    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/ACLK
    SLICE_X33Y183        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/tx3_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y183        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.704 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/tx3_reg[44]/Q
                         net (fo=2, routed)           0.189     3.893    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/Q[12]
    SLICE_X25Y182        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.030     3.923 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx3[44]_i_1__12/O
                         net (fo=1, routed)           0.017     3.940    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/tx3_reg[63]_1[34]
    SLICE_X25Y182        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/tx3_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.818     4.572    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/ACLK
    SLICE_X25Y182        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/tx3_reg[44]/C
                         clock pessimism             -0.678     3.894    
    SLICE_X25Y182        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     3.929    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/tx3_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.929    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2_primitive
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X235Y253  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787      SLICE_X49Y11    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.213         5.000       3.787      SLICE_X45Y11    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.213         5.000       3.787      SLICE_X45Y11    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X235Y253  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X235Y253  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X235Y253  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X235Y253  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X49Y0     design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.606         2.500       1.894      SLICE_X157Y82   design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        4.040ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.966ns  (logic 0.092ns (9.524%)  route 0.874ns (90.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X50Y13         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.874     0.966    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X49Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X49Y13         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.006    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.871ns  (logic 0.092ns (10.563%)  route 0.779ns (89.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X52Y12         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.779     0.871    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X52Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X52Y10         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.859ns  (logic 0.092ns (10.710%)  route 0.767ns (89.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X56Y21         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.767     0.859    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X55Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y21         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.006    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.823ns  (logic 0.091ns (11.057%)  route 0.732ns (88.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X54Y16         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.732     0.823    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X50Y16         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y16         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.812ns  (logic 0.092ns (11.330%)  route 0.720ns (88.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y95                                     0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X165Y95        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.720     0.812    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X163Y95        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.006    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.764ns  (logic 0.091ns (11.911%)  route 0.673ns (88.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X48Y10         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.673     0.764    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X47Y11         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y11         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.006    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.737ns  (logic 0.092ns (12.483%)  route 0.645ns (87.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X56Y21         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.645     0.737    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X56Y22         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y22         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.701ns  (logic 0.092ns (13.124%)  route 0.609ns (86.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X50Y21         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.609     0.701    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X50Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y20         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.694ns  (logic 0.091ns (13.112%)  route 0.603ns (86.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X53Y11         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.603     0.694    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X52Y11         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X52Y11         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.675ns  (logic 0.091ns (13.481%)  route 0.584ns (86.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y95                                     0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X165Y95        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.584     0.675    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X167Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X167Y95        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.006    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  4.331    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout2_primitive

Setup :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.876ns  (logic 0.091ns (10.388%)  route 0.785ns (89.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9                                       0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X45Y9          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.785     0.876    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X43Y9          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.872ns  (logic 0.092ns (10.550%)  route 0.780ns (89.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9                                       0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X45Y9          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.780     0.872    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X42Y8          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X42Y8          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.827ns  (logic 0.090ns (10.883%)  route 0.737ns (89.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X53Y15         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.737     0.827    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X52Y14         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X52Y14         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.777ns  (logic 0.090ns (11.583%)  route 0.687ns (88.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X61Y12         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.687     0.777    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X60Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X60Y12         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.727ns  (logic 0.091ns (12.517%)  route 0.636ns (87.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X53Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     0.727    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X54Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X54Y15         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.725ns  (logic 0.092ns (12.690%)  route 0.633ns (87.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y94                                     0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X161Y94        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.633     0.725    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X158Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X158Y94        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.709ns  (logic 0.089ns (12.553%)  route 0.620ns (87.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X51Y11         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     0.709    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X52Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X52Y12         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.692ns  (logic 0.092ns (13.295%)  route 0.600ns (86.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X58Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.600     0.692    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X60Y14         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X60Y14         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.675ns  (logic 0.091ns (13.481%)  route 0.584ns (86.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15                                      0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X53Y15         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.584     0.675    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X54Y16         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X54Y16         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.637ns  (logic 0.091ns (14.286%)  route 0.546ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9                                       0.000     0.000 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X45Y9          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.546     0.637    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X42Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X42Y9          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  2.703    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2_primitive
  To Clock:  clkout2_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[25]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.168ns (3.983%)  route 4.050ns (96.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 9.514 - 5.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.282ns (routing 1.342ns, distribution 1.940ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.152ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.282     5.621    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X158Y104       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y104       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     5.712 r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=697, routed)         3.125     8.837    design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X277Y311       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     8.914 f  design_1_i/emax6_0/inst/fsm/q[31]_i_2__84_comp/O
                         net (fo=266, routed)         0.925     9.839    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]_11
    SLICE_X247Y321       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.602     9.514    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/ACLK
    SLICE_X247Y321       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[25]/C
                         clock pessimism              0.570    10.084    
                         clock uncertainty           -0.130     9.954    
    SLICE_X247Y321       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.108     9.846    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[25]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.168ns (3.983%)  route 4.050ns (96.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 9.514 - 5.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.282ns (routing 1.342ns, distribution 1.940ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.152ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.282     5.621    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X158Y104       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y104       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     5.712 r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=697, routed)         3.125     8.837    design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X277Y311       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     8.914 f  design_1_i/emax6_0/inst/fsm/q[31]_i_2__84_comp/O
                         net (fo=266, routed)         0.925     9.839    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[0]_6
    SLICE_X247Y321       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.602     9.514    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/ACLK
    SLICE_X247Y321       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[23]/C
                         clock pessimism              0.570    10.084    
                         clock uncertainty           -0.130     9.954    
    SLICE_X247Y321       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108     9.846    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[23]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[13]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.263ns (6.174%)  route 3.997ns (93.826%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 9.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.289ns (routing 1.342ns, distribution 1.947ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.152ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.289     5.628    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X178Y94        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y94        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     5.719 f  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/Q
                         net (fo=358, routed)         2.299     8.018    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep_0
    SLICE_X130Y295       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     8.105 r  design_1_i/emax6_0/inst/fsm/q[31]_i_9__74/O
                         net (fo=76, routed)          0.722     8.827    design_1_i/emax6_0/inst/fsm/unit_rstn_17
    SLICE_X164Y314       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     8.912 f  design_1_i/emax6_0/inst/fsm/q[3]_i_2__375/O
                         net (fo=576, routed)         0.976     9.888    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/q_reg[3]_17
    SLICE_X193Y323       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.651     9.563    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ACLK
    SLICE_X193Y323       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[13]/C
                         clock pessimism              0.571    10.134    
                         clock uncertainty           -0.130    10.004    
    SLICE_X193Y323       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.108     9.896    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[13]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[15]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.263ns (6.175%)  route 3.996ns (93.825%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 9.562 - 5.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.289ns (routing 1.342ns, distribution 1.947ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.152ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.289     5.628    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X178Y94        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y94        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     5.719 f  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/Q
                         net (fo=358, routed)         2.299     8.018    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep_0
    SLICE_X130Y295       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     8.105 r  design_1_i/emax6_0/inst/fsm/q[31]_i_9__74/O
                         net (fo=76, routed)          0.722     8.827    design_1_i/emax6_0/inst/fsm/unit_rstn_17
    SLICE_X164Y314       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     8.912 f  design_1_i/emax6_0/inst/fsm/q[3]_i_2__375/O
                         net (fo=576, routed)         0.975     9.887    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/q_reg[3]_17
    SLICE_X195Y323       FDPE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.650     9.562    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ACLK
    SLICE_X195Y323       FDPE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[15]/C
                         clock pessimism              0.571    10.133    
                         clock uncertainty           -0.130    10.003    
    SLICE_X195Y323       FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.108     9.895    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[15]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[9]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.263ns (6.174%)  route 3.997ns (93.826%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 9.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.289ns (routing 1.342ns, distribution 1.947ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.152ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.289     5.628    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X178Y94        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y94        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     5.719 f  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/Q
                         net (fo=358, routed)         2.299     8.018    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep_0
    SLICE_X130Y295       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     8.105 r  design_1_i/emax6_0/inst/fsm/q[31]_i_9__74/O
                         net (fo=76, routed)          0.722     8.827    design_1_i/emax6_0/inst/fsm/unit_rstn_17
    SLICE_X164Y314       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     8.912 f  design_1_i/emax6_0/inst/fsm/q[3]_i_2__375/O
                         net (fo=576, routed)         0.976     9.888    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/q_reg[3]_17
    SLICE_X193Y323       FDPE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.651     9.563    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ACLK
    SLICE_X193Y323       FDPE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[9]/C
                         clock pessimism              0.571    10.134    
                         clock uncertainty           -0.130    10.004    
    SLICE_X193Y323       FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.108     9.896    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur5_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.263ns (6.174%)  route 3.997ns (93.826%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 9.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.289ns (routing 1.342ns, distribution 1.947ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.152ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.289     5.628    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X178Y94        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y94        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     5.719 f  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep/Q
                         net (fo=358, routed)         2.299     8.018    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_rep_0
    SLICE_X130Y295       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     8.105 r  design_1_i/emax6_0/inst/fsm/q[31]_i_9__74/O
                         net (fo=76, routed)          0.722     8.827    design_1_i/emax6_0/inst/fsm/unit_rstn_17
    SLICE_X164Y314       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     8.912 f  design_1_i/emax6_0/inst/fsm/q[3]_i_2__375/O
                         net (fo=576, routed)         0.976     9.888    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/q_reg[3]_17
    SLICE_X193Y323       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.651     9.563    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ACLK
    SLICE_X193Y323       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur5_reg[1]/C
                         clock pessimism              0.571    10.134    
                         clock uncertainty           -0.130    10.004    
    SLICE_X193Y323       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108     9.896    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur5_reg[1]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.179ns (4.253%)  route 4.030ns (95.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.282ns (routing 1.342ns, distribution 1.940ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.152ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.282     5.621    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X158Y104       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y104       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     5.712 r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=697, routed)         3.110     8.822    design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X281Y310       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.088     8.910 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__20_comp/O
                         net (fo=156, routed)         0.920     9.830    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_25
    SLICE_X247Y313       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.598     9.510    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X247Y313       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/C
                         clock pessimism              0.570    10.080    
                         clock uncertainty           -0.130     9.950    
    SLICE_X247Y313       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108     9.842    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[10]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.161ns (3.445%)  route 4.512ns (96.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.272ns (routing 1.342ns, distribution 1.930ns)
  Clock Net Delay (Destination): 3.031ns (routing 1.152ns, distribution 1.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.272     5.611    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X175Y84        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y84        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     5.701 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_rep__1/Q
                         net (fo=276, routed)         3.379     9.080    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_rep__1_0
    SLICE_X324Y314       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     9.151 f  design_1_i/emax6_0/inst/fsm/q[31]_i_2__85_comp/O
                         net (fo=271, routed)         1.133    10.284    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]_11
    SLICE_X356Y311       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.031     9.943    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/ACLK
    SLICE_X356Y311       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[10]/C
                         clock pessimism              0.590    10.533    
                         clock uncertainty           -0.130    10.403    
    SLICE_X356Y311       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107    10.296    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[10]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[18]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.168ns (3.977%)  route 4.056ns (96.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.282ns (routing 1.342ns, distribution 1.940ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.152ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.282     5.621    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X158Y104       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y104       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     5.712 r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=697, routed)         3.125     8.837    design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X277Y311       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     8.914 f  design_1_i/emax6_0/inst/fsm/q[31]_i_2__84_comp/O
                         net (fo=266, routed)         0.931     9.845    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]_11
    SLICE_X246Y323       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.614     9.526    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/ACLK
    SLICE_X246Y323       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[18]/C
                         clock pessimism              0.570    10.096    
                         clock uncertainty           -0.130     9.966    
    SLICE_X246Y323       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107     9.859    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.859    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.168ns (3.977%)  route 4.056ns (96.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.282ns (routing 1.342ns, distribution 1.940ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.152ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.282     5.621    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X158Y104       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y104       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     5.712 r  design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=697, routed)         3.125     8.837    design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X277Y311       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     8.914 f  design_1_i/emax6_0/inst/fsm/q[31]_i_2__84_comp/O
                         net (fo=266, routed)         0.931     9.845    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[0]_6
    SLICE_X246Y323       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     6.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     6.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     6.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.614     9.526    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/ACLK
    SLICE_X246Y323       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/C
                         clock pessimism              0.570    10.096    
                         clock uncertainty           -0.130     9.966    
    SLICE_X246Y323       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.107     9.859    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.859    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][56]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][56]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][56]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][61]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][61]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][61]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][56]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][56]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][56]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][61]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][61]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[1][61]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][56]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][56]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][56]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][61]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][61]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[2][61]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[56]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[56]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[61]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/peripheral_aresetn[0]_repN_69_alias
    SLICE_X270Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/ACLK
    SLICE_X270Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[61]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X270Y252       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][230]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X268Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][230]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/ACLK
    SLICE_X268Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][230]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X268Y252       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][230]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][286]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.050ns (13.889%)  route 0.310ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.896ns (routing 0.826ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.993ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.896     3.215    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X257Y252       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y252       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.265 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q
                         net (fo=4176, routed)        0.310     3.575    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/peripheral_aresetn[0]_repN_69_alias
    SLICE_X268Y252       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][286]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.402     4.156    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/ACLK
    SLICE_X268Y252       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][286]/C
                         clock pessimism             -0.637     3.519    
    SLICE_X268Y252       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007     3.526    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue_reg[2][286]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.049    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.993ns  (logic 0.087ns (4.365%)  route 1.906ns (95.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.344ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.689ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.967ns (routing 0.353ns, distribution 1.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           1.843     1.843    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X140Y74        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.087     1.930 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.063     1.993    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.967     2.022    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.035ns (2.984%)  route 1.138ns (97.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.344ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.689ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 0.273ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           1.114     1.114    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X140Y74        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.035     1.149 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     1.173    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.560     1.640    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X140Y74        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.216ns (21.239%)  route 0.801ns (78.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.581ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.407ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.941ns (routing 0.393ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.180ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.941     2.044    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.134 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.553     2.687    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     2.813 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.248     3.061    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X65Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.863     4.819    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X65Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.108ns (18.243%)  route 0.484ns (81.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.581ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.407ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.208ns (routing 0.234ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.066ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.208     1.250    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.298 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.346     1.644    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.704 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.138     1.842    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X65Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.414     4.204    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X65Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.091ns (7.758%)  route 1.082ns (92.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.180ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.082     6.834    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y28         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.849     4.805    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y28         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.091ns (7.758%)  route 1.082ns (92.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.180ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.082     6.834    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y28         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.849     4.805    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y28         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.091ns (7.758%)  route 1.082ns (92.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.180ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.082     6.834    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y28         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.849     4.805    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y28         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.122ns  (logic 0.091ns (8.111%)  route 1.031ns (91.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.180ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.031     6.783    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.863     4.819    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.122ns  (logic 0.091ns (8.111%)  route 1.031ns (91.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.180ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.031     6.783    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.863     4.819    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.122ns  (logic 0.091ns (8.111%)  route 1.031ns (91.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.180ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.031     6.783    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.863     4.819    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.091ns (8.742%)  route 0.950ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.868ns (routing 1.180ns, distribution 1.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.950     6.702    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X44Y30         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.868     4.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X44Y30         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.091ns (8.742%)  route 0.950ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.868ns (routing 1.180ns, distribution 1.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.950     6.702    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X44Y30         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.868     4.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X44Y30         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.091ns (8.742%)  route 0.950ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.868ns (routing 1.180ns, distribution 1.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.950     6.702    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X44Y30         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.868     4.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X44Y30         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.091ns (9.469%)  route 0.870ns (90.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.395ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.180ns, distribution 1.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.276     5.661    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.752 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.870     6.622    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y29         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.854     4.810    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.049ns (17.438%)  route 0.232ns (82.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.066ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.232     3.702    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.414     4.204    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.049ns (17.438%)  route 0.232ns (82.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.066ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.232     3.702    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.414     4.204    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.049ns (17.438%)  route 0.232ns (82.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.066ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.232     3.702    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.414     4.204    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.235     3.705    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y11         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y11         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.235     3.705    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y11         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y11         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.066ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.235     3.705    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y11         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.424     4.214    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y11         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.066ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.316     3.786    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y12         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.434     4.224    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y12         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.066ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.316     3.786    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y12         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.434     4.224    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y12         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.066ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.316     3.786    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y12         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.434     4.224    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y12         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.049ns (10.145%)  route 0.434ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.113ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.227ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.882ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.425ns (routing 1.066ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.070     3.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.470 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.434     3.904    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X54Y21         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.425     4.215    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X54Y21         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2_primitive
  To Clock:  clkout1_primitive

Max Delay           263 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.898ns  (logic 0.140ns (15.590%)  route 0.758ns (84.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.180ns, distribution 1.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     6.114 f  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.250     6.364    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X47Y1          LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.049     6.413 r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.508     6.921    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X60Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.874     4.830    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X60Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.181ns  (logic 0.338ns (28.620%)  route 0.843ns (71.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.211ns (routing 1.342ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.180ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.211     5.550    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X155Y102       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y102       RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.338     5.888 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/O
                         net (fo=1, routed)           0.843     6.731    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[43]
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.612     4.568    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.314ns (28.187%)  route 0.800ns (71.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.342ns, distribution 1.883ns)
  Clock Net Delay (Destination): 2.605ns (routing 1.180ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.225     5.564    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X153Y115       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y115       RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.314     5.878 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/O
                         net (fo=1, routed)           0.800     6.678    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[76]
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.605     4.561    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.322ns (29.623%)  route 0.765ns (70.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.224ns (routing 1.342ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.180ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.224     5.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X155Y115       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y115       RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.322     5.885 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/O
                         net (fo=1, routed)           0.765     6.650    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[111]
    SLICE_X160Y112       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.607     4.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X160Y112       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.314ns (29.182%)  route 0.762ns (70.818%))
  Logic Levels:           0  
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.224ns (routing 1.342ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.605ns (routing 1.180ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.224     5.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X153Y116       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y116       RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.314     5.877 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/O
                         net (fo=1, routed)           0.762     6.639    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[76]
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.605     4.561    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[76]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.040ns  (logic 0.313ns (30.096%)  route 0.727ns (69.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.224ns (routing 1.342ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.180ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.224     5.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X155Y115       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y115       RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.313     5.876 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/O
                         net (fo=1, routed)           0.727     6.603    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[100]
    SLICE_X149Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.590     4.546    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X149Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.304ns (29.515%)  route 0.726ns (70.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.223ns (routing 1.342ns, distribution 1.881ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.180ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.223     5.562    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X163Y112       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.304     5.866 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/O
                         net (fo=1, routed)           0.726     6.592    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[110]
    SLICE_X162Y99        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.612     4.568    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X162Y99        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.304ns (29.259%)  route 0.735ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.342ns, distribution 1.870ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.180ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.212     5.551    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X153Y113       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.304     5.855 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/O
                         net (fo=1, routed)           0.735     6.590    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[124]
    SLICE_X155Y112       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.593     4.549    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X155Y112       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.320ns (31.403%)  route 0.699ns (68.597%))
  Logic Levels:           0  
  Clock Path Skew:        -1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.342ns, distribution 1.883ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.180ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.225     5.564    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X153Y114       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.320     5.884 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/O
                         net (fo=1, routed)           0.699     6.583    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[59]
    SLICE_X149Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.590     4.546    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X149Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.316ns (31.759%)  route 0.679ns (68.241%))
  Logic Levels:           0  
  Clock Path Skew:        -1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.245ns (routing 1.342ns, distribution 1.903ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.180ns, distribution 1.438ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.245     5.584    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X177Y98        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y98        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.316     5.900 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/O
                         net (fo=1, routed)           0.679     6.579    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[116]
    SLICE_X174Y97        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.618     4.574    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X174Y97        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.116ns (52.727%)  route 0.104ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.826ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.066ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.995     3.314    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X153Y113       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y113       RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.116     3.430 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/O
                         net (fo=1, routed)           0.104     3.534    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[115]
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.219     4.009    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.110ns (51.402%)  route 0.104ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.826ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.066ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.004     3.323    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X157Y94        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y94        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.433 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.104     3.537    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[27]
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.220     4.010    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.116ns (52.489%)  route 0.105ns (47.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.826ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.066ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.004     3.323    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X157Y94        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y94        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.116     3.439 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/O
                         net (fo=1, routed)           0.105     3.544    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[17]
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.220     4.010    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X156Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.116ns (52.018%)  route 0.107ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.826ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.066ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.003     3.322    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X159Y95        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y95        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.116     3.438 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/O
                         net (fo=1, routed)           0.107     3.545    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[29]
    SLICE_X158Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.220     4.010    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X158Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.113ns (49.561%)  route 0.115ns (50.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.013ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.826ns, distribution 1.173ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.066ns, distribution 1.157ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.999     3.318    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X163Y98        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y98        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.113     3.431 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/O
                         net (fo=1, routed)           0.115     3.546    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[133]
    SLICE_X161Y98        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.223     4.013    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X161Y98        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.114ns (49.565%)  route 0.116ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.826ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.066ns, distribution 1.146ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.000     3.319    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X157Y115       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.433 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/O
                         net (fo=1, routed)           0.116     3.549    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[93]
    SLICE_X157Y111       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.212     4.002    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X157Y111       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[93]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.113ns (48.707%)  route 0.119ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.826ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.066ns, distribution 1.146ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.000     3.319    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X157Y115       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.113     3.432 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/O
                         net (fo=1, routed)           0.119     3.551    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[95]
    SLICE_X157Y111       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.212     4.002    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X157Y111       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.114ns (48.511%)  route 0.121ns (51.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.826ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.210ns (routing 1.066ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.998     3.317    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X153Y114       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.431 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/O
                         net (fo=1, routed)           0.121     3.552    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[65]
    SLICE_X153Y110       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.210     4.000    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X153Y110       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.113ns (48.291%)  route 0.121ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.826ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.066ns, distribution 1.155ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.006     3.325    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X175Y97        RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y97        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.113     3.438 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/O
                         net (fo=1, routed)           0.121     3.559    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[19]
    SLICE_X175Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.221     4.011    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X175Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.110ns (44.715%)  route 0.136ns (55.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.826ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.066ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      1.998     3.317    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X153Y114       RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.427 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG_D1/O
                         net (fo=1, routed)           0.136     3.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[69]
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     1.447 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.282     1.729    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.790 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.219     4.009    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X152Y113       FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[69]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 0.092ns (2.475%)  route 3.625ns (97.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.832ns (routing 1.152ns, distribution 1.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           1.843     1.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X140Y74        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.092     1.935 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.782     3.717    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X177Y242       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.832     4.744    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X177Y242       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.045ns (2.010%)  route 2.194ns (97.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.338ns (routing 0.993ns, distribution 1.345ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           1.114     1.114    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X140Y74        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.045     1.159 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.080     2.239    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X177Y242       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.338     4.092    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X177Y242       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout2_primitive

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.298ns  (logic 0.216ns (16.641%)  route 1.082ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.591ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.426ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.941ns (routing 0.393ns, distribution 1.548ns)
  Clock Net Delay (Destination): 3.248ns (routing 1.152ns, distribution 2.096ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.941     2.044    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.134 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.553     2.687    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     2.813 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.529     3.342    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X60Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.248     5.160    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X60Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.216ns (18.541%)  route 0.949ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.591ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.426ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.941ns (routing 0.393ns, distribution 1.548ns)
  Clock Net Delay (Destination): 3.239ns (routing 1.152ns, distribution 2.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.941     2.044    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     2.134 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.553     2.687    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     2.813 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.396     3.209    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X61Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.239     5.151    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X61Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.108ns (16.564%)  route 0.544ns (83.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.591ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.426ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.208ns (routing 0.234ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.993ns, distribution 1.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.208     1.250    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.298 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.346     1.644    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.704 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.198     1.902    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X61Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.647     4.401    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X61Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.108ns (14.958%)  route 0.614ns (85.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.591ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.426ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      1.208ns (routing 0.234ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.651ns (routing 0.993ns, distribution 1.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.208     1.250    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X73Y40         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.298 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.346     1.644    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y6          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.704 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.268     1.972    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X60Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.651     4.405    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X60Y2          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout2_primitive

Max Delay           394 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.316ns (25.587%)  route 0.919ns (74.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.204ns (routing 1.395ns, distribution 1.809ns)
  Clock Net Delay (Destination): 3.222ns (routing 1.152ns, distribution 2.070ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.204     5.589    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X51Y44         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.316     5.905 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/O
                         net (fo=1, routed)           0.919     6.824    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[18]
    SLICE_X57Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.222     5.134    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X57Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.315ns (25.527%)  route 0.919ns (74.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.200ns (routing 1.395ns, distribution 1.805ns)
  Clock Net Delay (Destination): 3.316ns (routing 1.152ns, distribution 2.164ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.200     5.585    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X47Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.315     5.900 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/O
                         net (fo=1, routed)           0.919     6.819    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[56]
    SLICE_X46Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.316     5.228    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X46Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.338ns (27.750%)  route 0.880ns (72.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.395ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.315ns (routing 1.152ns, distribution 2.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.202     5.587    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X45Y46         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.338     5.925 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/O
                         net (fo=1, routed)           0.880     6.805    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[127]
    SLICE_X46Y101        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.315     5.227    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X46Y101        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.304ns (26.808%)  route 0.830ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.236ns (routing 1.395ns, distribution 1.841ns)
  Clock Net Delay (Destination): 3.249ns (routing 1.152ns, distribution 2.097ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.236     5.621    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X51Y15         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.304     5.925 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/O
                         net (fo=1, routed)           0.830     6.755    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[82]
    SLICE_X52Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.249     5.161    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X52Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.314ns (27.281%)  route 0.837ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.200ns (routing 1.395ns, distribution 1.805ns)
  Clock Net Delay (Destination): 3.312ns (routing 1.152ns, distribution 2.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.200     5.585    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X47Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.314     5.899 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMD/O
                         net (fo=1, routed)           0.837     6.736    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[62]
    SLICE_X48Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.312     5.224    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X48Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.121ns  (logic 0.333ns (29.706%)  route 0.788ns (70.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.200ns (routing 1.395ns, distribution 1.805ns)
  Clock Net Delay (Destination): 3.316ns (routing 1.152ns, distribution 2.164ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.200     5.585    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X47Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.333     5.918 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME_D1/O
                         net (fo=1, routed)           0.788     6.706    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[65]
    SLICE_X46Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.316     5.228    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X46Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.336ns (30.797%)  route 0.755ns (69.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.395ns, distribution 1.830ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.152ns, distribution 2.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.225     5.610    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X59Y26         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.336     5.946 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.755     6.701    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[5]
    SLICE_X56Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.234     5.146    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X56Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.333ns (30.522%)  route 0.758ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.217ns (routing 1.395ns, distribution 1.822ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.152ns, distribution 2.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.217     5.602    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X55Y27         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.333     5.935 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/O
                         net (fo=1, routed)           0.758     6.693    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[135]
    SLICE_X56Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.235     5.147    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X56Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.317ns (28.688%)  route 0.788ns (71.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.395ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.315ns (routing 1.152ns, distribution 2.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.202     5.587    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X45Y46         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.317     5.904 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF_D1/O
                         net (fo=1, routed)           0.788     6.692    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[137]
    SLICE_X46Y101        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.315     5.227    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X46Y101        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.336ns (30.854%)  route 0.753ns (69.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.218ns (routing 1.395ns, distribution 1.823ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.152ns, distribution 2.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.218     5.603    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X57Y27         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.336     5.939 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC_D1/O
                         net (fo=1, routed)           0.753     6.692    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[117]
    SLICE_X56Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.234     5.146    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X56Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.048ns (20.339%)  route 0.188ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.882ns, distribution 1.006ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.993ns, distribution 1.396ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        1.888     3.239    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y95        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.287 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.188     3.475    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X163Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.389     4.143    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X163Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.502%)  route 0.253ns (83.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.882ns, distribution 1.006ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.993ns, distribution 1.400ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        1.888     3.239    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y95        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.289 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.253     3.542    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X158Y92        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.393     4.147    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X158Y92        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.050ns (16.077%)  route 0.261ns (83.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.882ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.378ns (routing 0.993ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        1.890     3.241    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X165Y96        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y96        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     3.291 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.261     3.552    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X165Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.378     4.132    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X165Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.050ns (15.576%)  route 0.271ns (84.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.882ns, distribution 1.006ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.993ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        1.888     3.239    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y95        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.289 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.271     3.560    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X162Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.380     4.134    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X162Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.114ns (51.818%)  route 0.106ns (48.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.882ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.993ns, distribution 1.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.020     3.371    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X51Y41         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.485 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/O
                         net (fo=1, routed)           0.106     3.591    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[107]
    SLICE_X53Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.640     4.394    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X53Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.113ns (53.302%)  route 0.099ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.882ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.639ns (routing 0.993ns, distribution 1.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.034     3.385    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X55Y27         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.113     3.498 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/O
                         net (fo=1, routed)           0.099     3.597    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[133]
    SLICE_X54Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.639     4.393    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X54Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[133]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.114ns (50.220%)  route 0.113ns (49.780%))
  Logic Levels:           0  
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.882ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.993ns, distribution 1.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.019     3.370    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X49Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.484 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/O
                         net (fo=1, routed)           0.113     3.597    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[135]
    SLICE_X49Y42         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.625     4.379    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X49Y42         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.113ns (52.804%)  route 0.101ns (47.196%))
  Logic Levels:           0  
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.882ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.639ns (routing 0.993ns, distribution 1.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.034     3.385    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X55Y27         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.113     3.498 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/O
                         net (fo=1, routed)           0.101     3.599    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[131]
    SLICE_X54Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.639     4.393    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X54Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.113ns (48.918%)  route 0.118ns (51.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.882ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.993ns, distribution 1.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.020     3.371    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X51Y41         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.113     3.484 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/O
                         net (fo=1, routed)           0.118     3.602    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[105]
    SLICE_X53Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.640     4.394    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X53Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.050ns (13.624%)  route 0.317ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.882ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.388ns (routing 0.993ns, distribution 1.395ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.084 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.222     1.306    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.351 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        1.887     3.238    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X161Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y94        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.288 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.317     3.605    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X159Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.388     4.142    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X159Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2_primitive
  To Clock:  clkout2_primitive

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.091ns (9.229%)  route 0.895ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.244ns (routing 1.152ns, distribution 2.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.895     7.009    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.244     5.156    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.091ns (9.229%)  route 0.895ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.244ns (routing 1.152ns, distribution 2.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.895     7.009    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.244     5.156    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.091ns (9.229%)  route 0.895ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.244ns (routing 1.152ns, distribution 2.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.895     7.009    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.244     5.156    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.091ns (10.341%)  route 0.789ns (89.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.152ns, distribution 2.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.789     6.903    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y16         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.235     5.147    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y16         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.091ns (10.341%)  route 0.789ns (89.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.152ns, distribution 2.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.789     6.903    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y16         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.235     5.147    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y16         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.091ns (10.341%)  route 0.789ns (89.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.152ns, distribution 2.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.789     6.903    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y16         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.235     5.147    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y16         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.091ns (10.508%)  route 0.775ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.152ns, distribution 2.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.775     6.889    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.251     5.163    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.091ns (10.508%)  route 0.775ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.152ns, distribution 2.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.775     6.889    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.251     5.163    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.091ns (10.508%)  route 0.775ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.152ns, distribution 2.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.114 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.775     6.889    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y13         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.251     5.163    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y13         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.140ns (18.996%)  route 0.597ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.684ns (routing 1.342ns, distribution 2.342ns)
  Clock Net Delay (Destination): 3.252ns (routing 1.152ns, distribution 2.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.684     6.023    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     6.114 f  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.250     6.364    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X47Y1          LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.049     6.413 r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.347     6.760    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.252     5.164    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.050ns (15.060%)  route 0.282ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.993ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.282     3.943    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.665     4.419    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.050ns (15.060%)  route 0.282ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.993ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.282     3.943    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.665     4.419    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.050ns (15.060%)  route 0.282ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.993ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.282     3.943    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y8          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.665     4.419    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y8          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.050ns (13.333%)  route 0.325ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.993ns, distribution 1.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.325     3.986    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y14         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.640     4.394    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y14         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.050ns (13.333%)  route 0.325ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.993ns, distribution 1.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.325     3.986    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y14         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.640     4.394    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y14         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.050ns (13.333%)  route 0.325ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.993ns, distribution 1.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.325     3.986    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y14         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.640     4.394    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y14         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.069ns (17.557%)  route 0.324ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.667ns (routing 0.993ns, distribution 1.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.660 f  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.146     3.806    design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X47Y1          LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.020     3.826 r  design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.178     4.004    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.667     4.421    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.050ns (12.500%)  route 0.350ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.662ns (routing 0.993ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.350     4.011    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y9          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.662     4.416    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y9          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.050ns (12.500%)  route 0.350ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.662ns (routing 0.993ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.350     4.011    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y9          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.662     4.416    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y9          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.050ns (12.500%)  route 0.350ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.260ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.826ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.662ns (routing 0.993ns, distribution 1.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.118     1.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     1.053 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.274    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.292     3.611    design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X47Y1          FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.661 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.350     4.011    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y9          FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.662     4.416    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y9          FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2_primitive

Max Delay         22915 Endpoints
Min Delay         22915 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__8/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.176ns (21.328%)  route 4.338ns (78.672%))
  Logic Levels:           16  (LOOKAHEAD8=5 LUT3=1 LUT4=2 LUT5=4 LUT6=2 LUTCY1=2)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.414ns (routing 1.152ns, distribution 2.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X338Y181       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__8/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/q_reg[8]_36
    SLICE_X338Y181       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.417     0.484    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X340Y182       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.048     0.532 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_6__8/O
                         net (fo=2, routed)           0.296     0.828    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]_0
    SLICE_X339Y183       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     0.948 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__8/O
                         net (fo=47, routed)          0.312     1.260    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__8
    SLICE_X340Y184       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.074     1.334 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__8/O
                         net (fo=76, routed)          0.699     2.033    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___617_i_37__8_0
    SLICE_X344Y184       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.085     2.118 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___133_i_6__8/O
                         net (fo=4, routed)           0.542     2.660    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___133_i_6__8_n_0
    SLICE_X343Y182       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.077     2.737 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___135_i_4__8/O
                         net (fo=2, routed)           0.512     3.249    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136
    SLICE_X345Y180       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029     3.278 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_1__8/O
                         net (fo=8, routed)           0.679     3.957    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_21
    SLICE_X342Y177       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.128     4.085 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_25__8/O
                         net (fo=2, routed)           0.215     4.300    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_8__8/I3
    SLICE_X340Y176       LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.377 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_8__8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.378    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___617_i_1__8_22
    SLICE_X340Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     4.506 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___616/COUTH
                         net (fo=3, routed)           0.002     4.508    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___616_i_8__8_2
    SLICE_X340Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.547 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.549    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___617_i_8__8_2
    SLICE_X340Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.588 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.590    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___618_i_8__8_2
    SLICE_X340Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.642 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.653    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__8/I4
    SLICE_X340Y179       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.712 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__8/LUTCY1_INST/O
                         net (fo=28, routed)          0.293     5.005    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/p_0_in_2
    SLICE_X341Y178       LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.144 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___130/O
                         net (fo=1, routed)           0.282     5.426    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_106
    SLICE_X339Y176       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.029     5.455 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[0]_i_1__525/O
                         net (fo=1, routed)           0.059     5.514    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[0]
    SLICE_X339Y176       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.414     5.326    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X339Y176       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.103ns (20.291%)  route 4.333ns (79.709%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.432ns (routing 1.152ns, distribution 2.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.965     5.281    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X105Y129       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.088     5.369 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[24]_i_1__34/O
                         net (fo=1, routed)           0.067     5.436    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[24]
    SLICE_X105Y129       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.432     5.344    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X105Y129       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.103ns (20.294%)  route 4.332ns (79.706%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.435ns (routing 1.152ns, distribution 2.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.966     5.282    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X103Y128       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.370 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[4]_i_1__51/O
                         net (fo=1, routed)           0.065     5.435    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[4]
    SLICE_X103Y128       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.435     5.347    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X103Y128       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.104ns (20.320%)  route 4.329ns (79.680%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.439ns (routing 1.152ns, distribution 2.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.969     5.285    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X103Y125       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     5.374 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[25]_i_1__34/O
                         net (fo=1, routed)           0.059     5.433    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[25]
    SLICE_X103Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.439     5.351    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X103Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.427ns  (logic 1.135ns (20.914%)  route 4.292ns (79.086%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.440ns (routing 1.152ns, distribution 2.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.924     5.240    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X101Y125       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     5.360 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[5]_i_1__53/O
                         net (fo=1, routed)           0.067     5.427    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[5]
    SLICE_X101Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.440     5.352    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X101Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.103ns (20.336%)  route 4.321ns (79.664%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.411ns (routing 1.152ns, distribution 2.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.953     5.269    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X105Y127       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.088     5.357 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[23]_i_1__34/O
                         net (fo=1, routed)           0.067     5.424    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[23]
    SLICE_X105Y127       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.411     5.323    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X105Y127       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.104ns (20.365%)  route 4.317ns (79.635%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.411ns (routing 1.152ns, distribution 2.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.957     5.273    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X105Y127       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     5.362 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[19]_i_1__36/O
                         net (fo=1, routed)           0.059     5.421    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[19]
    SLICE_X105Y127       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.411     5.323    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X105Y127       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.414ns  (logic 1.134ns (20.946%)  route 4.280ns (79.054%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.440ns (routing 1.152ns, distribution 2.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.925     5.241    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X101Y125       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     5.360 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[9]_i_1__34/O
                         net (fo=1, routed)           0.054     5.414    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[9]
    SLICE_X101Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.440     5.352    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X101Y125       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__24/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.373ns (25.370%)  route 4.039ns (74.630%))
  Logic Levels:           16  (LOOKAHEAD8=5 LUT3=2 LUT4=1 LUT5=4 LUT6=2 LUTCY1=2)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.292ns (routing 1.152ns, distribution 2.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X338Y25        LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__24/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/q_reg[8]_18
    SLICE_X338Y25        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___603/COUTF
                         net (fo=65, routed)          0.697     0.764    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_exp_r/fadd_w_exp_comp
    SLICE_X345Y26        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.077     0.841 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___63_i_6__24/O
                         net (fo=3, routed)           0.518     1.359    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___89[1]
    SLICE_X343Y25        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.120     1.479 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___90_i_3__24/O
                         net (fo=47, routed)          0.318     1.797    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___63_i_6__24
    SLICE_X341Y23        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.074     1.871 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___82_i_3__24/O
                         net (fo=76, routed)          0.331     2.202    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___605_i_37__24_0
    SLICE_X340Y17        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.129     2.331 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___65_i_27__24/O
                         net (fo=4, routed)           0.298     2.629    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___65_i_27__24_n_0
    SLICE_X338Y15        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     2.757 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___67_i_5__24/O
                         net (fo=2, routed)           0.480     3.237    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68
    SLICE_X344Y15        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     3.366 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_1__24/O
                         net (fo=7, routed)           0.449     3.815    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]_29
    SLICE_X346Y18        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074     3.889 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_14__24/O
                         net (fo=4, routed)           0.284     4.173    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_4__24/I3
    SLICE_X344Y19        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.077     4.250 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_4__24/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.250    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___605_i_1__24_18
    SLICE_X344Y19        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     4.412 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___604/COUTH
                         net (fo=3, routed)           0.002     4.414    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___604_i_8__24_2
    SLICE_X344Y20        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.453 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___605/COUTH
                         net (fo=3, routed)           0.002     4.455    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___605_i_8__24_2
    SLICE_X344Y21        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.494 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___606/COUTH
                         net (fo=3, routed)           0.002     4.496    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___606_i_8__24_2
    SLICE_X344Y22        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.548 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___607/COUTB
                         net (fo=2, routed)           0.011     4.559    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___66_i_1__24/I4
    SLICE_X344Y22        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.618 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___66_i_1__24/LUTCY1_INST/O
                         net (fo=28, routed)          0.336     4.954    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/p_0_in
    SLICE_X347Y21        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     5.086 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___66/O
                         net (fo=1, routed)           0.240     5.326    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]_107
    SLICE_X346Y19        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.029     5.355 r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[0]_i_1__1368/O
                         net (fo=1, routed)           0.057     5.412    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1[0]
    SLICE_X346Y19        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.292     5.204    design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X346Y19        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.156ns (21.419%)  route 4.241ns (78.581%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.419ns (routing 1.152ns, distribution 2.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/q_reg[8]_36
    SLICE_X68Y87         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.311     0.378    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X71Y87         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     0.507 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_2__1/O
                         net (fo=6, routed)           0.410     0.917    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]_0
    SLICE_X69Y88         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.994 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__1/O
                         net (fo=47, routed)          0.273     1.267    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__1
    SLICE_X66Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     1.388 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__1/O
                         net (fo=76, routed)          0.602     1.990    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_4__1_0
    SLICE_X55Y86         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.040 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1/O
                         net (fo=4, routed)           0.558     2.598    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___129_i_16__1_n_0
    SLICE_X60Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.049     2.647 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/i___135_i_5__2/O
                         net (fo=2, routed)           0.334     2.981    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___135_0
    SLICE_X58Y88         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     3.052 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___136_i_3__1/O
                         net (fo=8, routed)           0.526     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_20
    SLICE_X61Y89         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     3.628 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_10__1/O
                         net (fo=2, routed)           0.219     3.847    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/I2
    SLICE_X64Y89         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.117     3.964 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___617_i_1__1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.003    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_1__1_7
    SLICE_X64Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     4.151 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617/COUTH
                         net (fo=3, routed)           0.002     4.153    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___617_i_8__1_2
    SLICE_X64Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.192 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618/COUTH
                         net (fo=3, routed)           0.002     4.194    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___618_i_8__1_2
    SLICE_X64Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     4.246 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___619/COUTB
                         net (fo=2, routed)           0.011     4.257    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/I4
    SLICE_X64Y91         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     4.316 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__1/LUTCY1_INST/O
                         net (fo=28, routed)          0.889     5.205    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_1
    SLICE_X101Y123       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.141     5.346 r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[13]_i_1__34/O
                         net (fo=1, routed)           0.051     5.397    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[13]
    SLICE_X101Y123       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.419     5.331    design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X101Y123       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__26/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.027ns (14.516%)  route 0.159ns (85.484%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.435ns (routing 0.993ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X318Y7         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__26/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/q_reg[8]_18
    SLICE_X318Y7         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.018     0.021 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/i___603/COUTF
                         net (fo=65, routed)          0.141     0.162    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/fadd_w_exp_comp
    SLICE_X318Y8         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.009     0.171 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[6]_i_1__527/O
                         net (fo=1, routed)           0.015     0.186    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/D[6]
    SLICE_X318Y8         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.435     4.189    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/ACLK
    SLICE_X318Y8         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_2__20/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.054ns (27.411%)  route 0.143ns (72.589%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT5=1 LUTCY1=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.179ns (routing 0.993ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X246Y316       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_2__20/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/i___617_i_1__20_0
    SLICE_X246Y316       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/i___616/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_3__20/I4
    SLICE_X246Y316       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_3__20/LUTCY1_INST/O
                         net (fo=1, routed)           0.116     0.165    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_3__20_n_1
    SLICE_X246Y314       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.008     0.173 r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[2]_i_1__766/O
                         net (fo=1, routed)           0.024     0.197    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[2]
    SLICE_X246Y314       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.179     3.933    design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X246Y314       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__11/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.027ns (13.636%)  route 0.171ns (86.364%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.417ns (routing 0.993ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y239       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/q_reg[8]_36
    SLICE_X143Y239       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.019     0.022 r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.151     0.173    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X143Y238       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.008     0.181 r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[2]_i_1__452/O
                         net (fo=1, routed)           0.017     0.198    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/D[2]
    SLICE_X143Y238       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.417     4.171    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X143Y238       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__19/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.051ns (24.402%)  route 0.158ns (75.598%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.161ns (routing 0.993ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y318       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__19/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/q_reg[8]_36
    SLICE_X225Y318       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.019     0.022 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.139     0.161    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X227Y318       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     0.193 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[7]_i_1__376/O
                         net (fo=1, routed)           0.016     0.209    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/D[7]
    SLICE_X227Y318       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.161     3.915    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X227Y318       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__26/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.052ns (24.880%)  route 0.157ns (75.120%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.435ns (routing 0.993ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X318Y7         LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___603_i_6__26/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/q_reg[8]_18
    SLICE_X318Y7         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.018     0.021 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/i___603/COUTF
                         net (fo=65, routed)          0.139     0.160    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/fadd_w_exp_comp
    SLICE_X318Y8         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.034     0.194 r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[7]_i_1__500/O
                         net (fo=1, routed)           0.015     0.209    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/D[7]
    SLICE_X318Y8         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.435     4.189    design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/ACLK
    SLICE_X318Y8         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_2__19/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.082ns (38.863%)  route 0.129ns (61.137%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT5=1 LUTCY1=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.189ns (routing 0.993ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y322       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_2__19/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___605_i_1__19_0
    SLICE_X207Y322       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___604/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__19/I4
    SLICE_X207Y322       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__19/LUTCY1_INST/O
                         net (fo=1, routed)           0.111     0.162    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__19_n_1
    SLICE_X204Y322       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.034     0.196 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[2]_i_1__729/O
                         net (fo=1, routed)           0.015     0.211    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1[2]
    SLICE_X204Y322       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.189     3.943    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X204Y322       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__28/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.053ns (24.883%)  route 0.160ns (75.117%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.226ns (routing 0.993ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y47        LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__28/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/q_reg[8]_36
    SLICE_X226Y47        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.018     0.021 r  design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.133     0.154    design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X222Y47        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.035     0.189 r  design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[7]_i_1__538/O
                         net (fo=1, routed)           0.024     0.213    design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/fpu2l/ex2_d_exp_r/D[7]
    SLICE_X222Y47        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.226     3.980    design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X222Y47        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__22/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.310%)  route 0.174ns (81.690%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.567ns (routing 0.993ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y266       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__22/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/q_reg[8]_36
    SLICE_X340Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.018     0.021 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.156     0.177    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X340Y265       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.021     0.198 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[1]_i_1__837/O
                         net (fo=1, routed)           0.015     0.213    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/D[1]
    SLICE_X340Y265       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.567     4.321    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X340Y265       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_2__17/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.057ns (26.636%)  route 0.157ns (73.364%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT5=1 LUTCY1=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.370ns (routing 0.993ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y322       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_2__17/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___605_i_1__17_0
    SLICE_X147Y322       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___604/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__17/I4
    SLICE_X147Y322       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__17/LUTCY1_INST/O
                         net (fo=1, routed)           0.130     0.181    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_3__17_n_1
    SLICE_X145Y322       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.009     0.190 r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[2]_i_1__659/O
                         net (fo=1, routed)           0.024     0.214    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1[2]
    SLICE_X145Y322       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.370     4.124    design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X145Y322       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__19/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.040ns (18.605%)  route 0.175ns (81.395%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT3=1)
  Clock Uncertainty:      0.825ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.654ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.161ns (routing 0.993ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y318       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___615_i_6__19/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/q_reg[8]_36
    SLICE_X225Y318       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.019     0.022 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___615/COUTF
                         net (fo=65, routed)          0.148     0.170    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/fadd_w_exp_comp_7
    SLICE_X227Y318       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.021     0.191 r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[0]_i_1__1110/O
                         net (fo=1, routed)           0.024     0.215    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/D[0]
    SLICE_X227Y318       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.418     1.418    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     1.412 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.281     1.693    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.754 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.161     3.915    design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/ACLK
    SLICE_X227Y318       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/C





