<module name="COMPUTE_CLUSTER_J7AHP0_GIC500SS_0_GIC_DISTRIBUTOR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_DISTRIBUTOR_Distributor__1_GICD_CTLR" acronym="GIC_DISTRIBUTOR_Distributor__1_GICD_CTLR" offset="0x0" width="32" description="">
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__6_1" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__5_1" width="1" begin="5" end="5" resetval="0x1" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__4_1" width="1" begin="4" end="4" resetval="0x1" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__2_1" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__3_GICD_TYPER" acronym="GIC_DISTRIBUTOR_Distributor__3_GICD_TYPER" offset="0x4" width="32" description="">
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__24_1" width="1" begin="24" end="24" resetval="0x0" description="" range="24" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__19_5" width="5" begin="23" end="19" resetval="0x15" description="" range="23 - 19" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__18_1" width="1" begin="18" end="18" resetval="0x0" description="" range="18" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__17_1" width="1" begin="17" end="17" resetval="0x1" description="" range="17" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__16_1" width="1" begin="16" end="16" resetval="0x1" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__11_5" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__10_1" width="1" begin="10" end="10" resetval="0x1" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__5_3" width="3" begin="7" end="5" resetval="0x7" description="" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__0_5" width="5" begin="4" end="0" resetval="0x30" description="" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__4_GICD_IIDR" acronym="GIC_DISTRIBUTOR_Distributor__4_GICD_IIDR" offset="0x8" width="32" description="">
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__5_GICD_SETSPI_NSR" acronym="GIC_DISTRIBUTOR_Distributor__5_GICD_SETSPI_NSR" offset="0x40" width="32" description="">
		<bitfield id="DISTRIBUTOR__5_GICD_SETSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__6_GICD_CLRSPI_NSR" acronym="GIC_DISTRIBUTOR_Distributor__6_GICD_CLRSPI_NSR" offset="0x48" width="32" description="">
		<bitfield id="DISTRIBUTOR__6_GICD_CLRSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__7_GICD_SETSPI_SR" acronym="GIC_DISTRIBUTOR_Distributor__7_GICD_SETSPI_SR" offset="0x50" width="32" description="">
		<bitfield id="DISTRIBUTOR__7_GICD_SETSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__8_GICD_CLRSPI_SR" acronym="GIC_DISTRIBUTOR_Distributor__8_GICD_CLRSPI_SR" offset="0x58" width="32" description="">
		<bitfield id="DISTRIBUTOR__8_GICD_CLRSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__9_GICD_IGROUPR0" acronym="GIC_DISTRIBUTOR_Distributor__9_GICD_IGROUPR0" offset="0x80" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR1" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR1" offset="0x84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR2" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR2" offset="0x88" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR3" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR3" offset="0x8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR4" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR4" offset="0x90" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR5" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR5" offset="0x94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR6" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR6" offset="0x98" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR7" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR7" offset="0x9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR8" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR8" offset="0xA0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR9" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR9" offset="0xA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR10" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR10" offset="0xA8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR11" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR11" offset="0xAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR12" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR12" offset="0xB0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR13" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR13" offset="0xB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR14" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR14" offset="0xB8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR15" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR15" offset="0xBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR16" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR16" offset="0xC0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR17" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR17" offset="0xC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR18" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR18" offset="0xC8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR19" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR19" offset="0xCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR20" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR20" offset="0xD0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR21" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR21" offset="0xD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR22" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR22" offset="0xD8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR23" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR23" offset="0xDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR24" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR24" offset="0xE0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR25" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR25" offset="0xE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR26" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR26" offset="0xE8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR27" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR27" offset="0xEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR28" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR28" offset="0xF0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR29" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR29" offset="0xF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR30" acronym="GIC_DISTRIBUTOR_Distributor__10_GICD_IGROUPR30" offset="0xF8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER1" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER1" offset="0x104" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER2" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER2" offset="0x108" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER3" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER3" offset="0x10C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER4" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER4" offset="0x110" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER5" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER5" offset="0x114" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER6" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER6" offset="0x118" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER7" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER7" offset="0x11C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER8" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER8" offset="0x120" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER9" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER9" offset="0x124" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER10" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER10" offset="0x128" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER11" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER11" offset="0x12C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER12" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER12" offset="0x130" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER13" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER13" offset="0x134" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER14" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER14" offset="0x138" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER15" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER15" offset="0x13C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER16" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER16" offset="0x140" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER17" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER17" offset="0x144" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER18" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER18" offset="0x148" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER19" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER19" offset="0x14C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER20" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER20" offset="0x150" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER21" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER21" offset="0x154" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER22" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER22" offset="0x158" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER23" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER23" offset="0x15C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER24" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER24" offset="0x160" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER25" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER25" offset="0x164" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER26" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER26" offset="0x168" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER27" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER27" offset="0x16C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER28" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER28" offset="0x170" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER29" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER29" offset="0x174" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER30" acronym="GIC_DISTRIBUTOR_Distributor__12_GICD_ISENABLER30" offset="0x178" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER1" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER1" offset="0x184" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER2" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER2" offset="0x188" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER3" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER3" offset="0x18C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER4" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER4" offset="0x190" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER5" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER5" offset="0x194" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER6" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER6" offset="0x198" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER7" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER7" offset="0x19C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER8" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER8" offset="0x1A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER9" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER9" offset="0x1A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER10" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER10" offset="0x1A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER11" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER11" offset="0x1AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER12" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER12" offset="0x1B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER13" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER13" offset="0x1B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER14" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER14" offset="0x1B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER15" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER15" offset="0x1BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER16" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER16" offset="0x1C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER17" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER17" offset="0x1C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER18" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER18" offset="0x1C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER19" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER19" offset="0x1CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER20" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER20" offset="0x1D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER21" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER21" offset="0x1D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER22" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER22" offset="0x1D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER23" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER23" offset="0x1DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER24" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER24" offset="0x1E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER25" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER25" offset="0x1E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER26" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER26" offset="0x1E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER27" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER27" offset="0x1EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER28" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER28" offset="0x1F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER29" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER29" offset="0x1F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER30" acronym="GIC_DISTRIBUTOR_Distributor__14_GICD_ICENABLER30" offset="0x1F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR1" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR1" offset="0x204" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR2" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR2" offset="0x208" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR3" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR3" offset="0x20C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR4" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR4" offset="0x210" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR5" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR5" offset="0x214" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR6" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR6" offset="0x218" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR7" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR7" offset="0x21C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR8" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR8" offset="0x220" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR9" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR9" offset="0x224" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR10" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR10" offset="0x228" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR11" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR11" offset="0x22C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR12" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR12" offset="0x230" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR13" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR13" offset="0x234" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR14" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR14" offset="0x238" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR15" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR15" offset="0x23C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR16" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR16" offset="0x240" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR17" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR17" offset="0x244" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR18" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR18" offset="0x248" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR19" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR19" offset="0x24C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR20" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR20" offset="0x250" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR21" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR21" offset="0x254" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR22" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR22" offset="0x258" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR23" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR23" offset="0x25C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR24" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR24" offset="0x260" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR25" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR25" offset="0x264" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR26" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR26" offset="0x268" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR27" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR27" offset="0x26C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR28" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR28" offset="0x270" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR29" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR29" offset="0x274" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR30" acronym="GIC_DISTRIBUTOR_Distributor__16_GICD_ISPENDR30" offset="0x278" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR1" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR1" offset="0x284" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR2" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR2" offset="0x288" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR3" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR3" offset="0x28C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR4" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR4" offset="0x290" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR5" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR5" offset="0x294" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR6" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR6" offset="0x298" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR7" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR7" offset="0x29C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR8" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR8" offset="0x2A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR9" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR9" offset="0x2A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR10" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR10" offset="0x2A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR11" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR11" offset="0x2AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR12" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR12" offset="0x2B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR13" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR13" offset="0x2B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR14" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR14" offset="0x2B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR15" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR15" offset="0x2BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR16" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR16" offset="0x2C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR17" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR17" offset="0x2C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR18" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR18" offset="0x2C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR19" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR19" offset="0x2CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR20" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR20" offset="0x2D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR21" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR21" offset="0x2D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR22" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR22" offset="0x2D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR23" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR23" offset="0x2DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR24" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR24" offset="0x2E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR25" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR25" offset="0x2E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR26" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR26" offset="0x2E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR27" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR27" offset="0x2EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR28" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR28" offset="0x2F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR29" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR29" offset="0x2F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR30" acronym="GIC_DISTRIBUTOR_Distributor__18_GICD_ICPENDR30" offset="0x2F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER1" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER1" offset="0x304" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER2" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER2" offset="0x308" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER3" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER3" offset="0x30C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER4" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER4" offset="0x310" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER5" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER5" offset="0x314" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER6" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER6" offset="0x318" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER7" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER7" offset="0x31C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER8" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER8" offset="0x320" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER9" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER9" offset="0x324" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER10" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER10" offset="0x328" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER11" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER11" offset="0x32C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER12" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER12" offset="0x330" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER13" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER13" offset="0x334" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER14" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER14" offset="0x338" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER15" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER15" offset="0x33C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER16" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER16" offset="0x340" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER17" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER17" offset="0x344" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER18" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER18" offset="0x348" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER19" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER19" offset="0x34C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER20" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER20" offset="0x350" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER21" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER21" offset="0x354" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER22" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER22" offset="0x358" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER23" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER23" offset="0x35C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER24" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER24" offset="0x360" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER25" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER25" offset="0x364" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER26" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER26" offset="0x368" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER27" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER27" offset="0x36C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER28" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER28" offset="0x370" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER29" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER29" offset="0x374" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER30" acronym="GIC_DISTRIBUTOR_Distributor__20_GICD_ISACTIVER30" offset="0x378" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER1" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER1" offset="0x384" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER2" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER2" offset="0x388" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER3" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER3" offset="0x38C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER4" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER4" offset="0x390" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER5" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER5" offset="0x394" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER6" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER6" offset="0x398" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER7" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER7" offset="0x39C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER8" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER8" offset="0x3A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER9" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER9" offset="0x3A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER10" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER10" offset="0x3A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER11" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER11" offset="0x3AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER12" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER12" offset="0x3B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER13" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER13" offset="0x3B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER14" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER14" offset="0x3B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER15" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER15" offset="0x3BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER16" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER16" offset="0x3C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER17" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER17" offset="0x3C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER18" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER18" offset="0x3C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER19" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER19" offset="0x3CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER20" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER20" offset="0x3D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER21" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER21" offset="0x3D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER22" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER22" offset="0x3D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER23" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER23" offset="0x3DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER24" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER24" offset="0x3E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER25" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER25" offset="0x3E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER26" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER26" offset="0x3E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER27" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER27" offset="0x3EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER28" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER28" offset="0x3F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER29" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER29" offset="0x3F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER30" acronym="GIC_DISTRIBUTOR_Distributor__22_GICD_ICACTIVER30" offset="0x3F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR8" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR8" offset="0x420" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR9" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR9" offset="0x424" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR10" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR10" offset="0x428" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR11" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR11" offset="0x42C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR12" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR12" offset="0x430" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR13" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR13" offset="0x434" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR14" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR14" offset="0x438" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR15" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR15" offset="0x43C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR16" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR16" offset="0x440" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR17" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR17" offset="0x444" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR18" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR18" offset="0x448" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR19" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR19" offset="0x44C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR20" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR20" offset="0x450" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR21" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR21" offset="0x454" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR22" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR22" offset="0x458" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR23" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR23" offset="0x45C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR24" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR24" offset="0x460" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR25" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR25" offset="0x464" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR26" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR26" offset="0x468" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR27" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR27" offset="0x46C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR28" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR28" offset="0x470" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR29" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR29" offset="0x474" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR30" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR30" offset="0x478" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR31" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR31" offset="0x47C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR32" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR32" offset="0x480" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR33" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR33" offset="0x484" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR34" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR34" offset="0x488" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR35" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR35" offset="0x48C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR36" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR36" offset="0x490" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR37" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR37" offset="0x494" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR38" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR38" offset="0x498" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR39" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR39" offset="0x49C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR40" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR40" offset="0x4A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR41" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR41" offset="0x4A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR42" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR42" offset="0x4A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR43" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR43" offset="0x4AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR44" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR44" offset="0x4B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR45" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR45" offset="0x4B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR46" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR46" offset="0x4B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR47" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR47" offset="0x4BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR48" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR48" offset="0x4C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR49" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR49" offset="0x4C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR50" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR50" offset="0x4C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR51" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR51" offset="0x4CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR52" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR52" offset="0x4D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR53" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR53" offset="0x4D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR54" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR54" offset="0x4D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR55" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR55" offset="0x4DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR56" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR56" offset="0x4E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR57" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR57" offset="0x4E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR58" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR58" offset="0x4E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR59" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR59" offset="0x4EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR60" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR60" offset="0x4F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR61" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR61" offset="0x4F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR62" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR62" offset="0x4F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR63" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR63" offset="0x4FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR64" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR64" offset="0x500" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR65" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR65" offset="0x504" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR66" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR66" offset="0x508" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR67" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR67" offset="0x50C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR68" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR68" offset="0x510" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR69" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR69" offset="0x514" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR70" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR70" offset="0x518" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR71" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR71" offset="0x51C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR72" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR72" offset="0x520" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR73" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR73" offset="0x524" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR74" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR74" offset="0x528" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR75" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR75" offset="0x52C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR76" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR76" offset="0x530" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR77" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR77" offset="0x534" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR78" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR78" offset="0x538" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR79" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR79" offset="0x53C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR80" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR80" offset="0x540" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR81" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR81" offset="0x544" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR82" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR82" offset="0x548" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR83" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR83" offset="0x54C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR84" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR84" offset="0x550" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR85" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR85" offset="0x554" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR86" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR86" offset="0x558" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR87" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR87" offset="0x55C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR88" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR88" offset="0x560" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR89" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR89" offset="0x564" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR90" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR90" offset="0x568" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR91" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR91" offset="0x56C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR92" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR92" offset="0x570" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR93" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR93" offset="0x574" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR94" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR94" offset="0x578" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR95" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR95" offset="0x57C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR96" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR96" offset="0x580" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR97" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR97" offset="0x584" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR98" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR98" offset="0x588" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR99" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR99" offset="0x58C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR100" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR100" offset="0x590" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR101" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR101" offset="0x594" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR102" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR102" offset="0x598" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR103" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR103" offset="0x59C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR104" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR104" offset="0x5A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR105" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR105" offset="0x5A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR106" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR106" offset="0x5A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR107" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR107" offset="0x5AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR108" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR108" offset="0x5B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR109" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR109" offset="0x5B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR110" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR110" offset="0x5B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR111" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR111" offset="0x5BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR112" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR112" offset="0x5C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR113" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR113" offset="0x5C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR114" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR114" offset="0x5C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR115" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR115" offset="0x5CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR116" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR116" offset="0x5D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR117" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR117" offset="0x5D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR118" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR118" offset="0x5D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR119" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR119" offset="0x5DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR120" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR120" offset="0x5E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR121" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR121" offset="0x5E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR122" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR122" offset="0x5E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR123" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR123" offset="0x5EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR124" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR124" offset="0x5F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR125" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR125" offset="0x5F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR126" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR126" offset="0x5F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR127" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR127" offset="0x5FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR128" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR128" offset="0x600" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR129" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR129" offset="0x604" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR130" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR130" offset="0x608" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR131" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR131" offset="0x60C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR132" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR132" offset="0x610" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR133" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR133" offset="0x614" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR134" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR134" offset="0x618" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR135" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR135" offset="0x61C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR136" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR136" offset="0x620" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR137" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR137" offset="0x624" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR138" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR138" offset="0x628" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR139" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR139" offset="0x62C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR140" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR140" offset="0x630" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR141" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR141" offset="0x634" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR142" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR142" offset="0x638" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR143" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR143" offset="0x63C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR144" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR144" offset="0x640" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR145" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR145" offset="0x644" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR146" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR146" offset="0x648" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR147" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR147" offset="0x64C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR148" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR148" offset="0x650" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR149" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR149" offset="0x654" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR150" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR150" offset="0x658" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR151" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR151" offset="0x65C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR152" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR152" offset="0x660" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR153" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR153" offset="0x664" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR154" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR154" offset="0x668" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR155" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR155" offset="0x66C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR156" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR156" offset="0x670" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR157" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR157" offset="0x674" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR158" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR158" offset="0x678" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR159" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR159" offset="0x67C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR160" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR160" offset="0x680" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR161" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR161" offset="0x684" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR162" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR162" offset="0x688" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR163" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR163" offset="0x68C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR164" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR164" offset="0x690" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR165" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR165" offset="0x694" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR166" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR166" offset="0x698" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR167" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR167" offset="0x69C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR168" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR168" offset="0x6A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR169" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR169" offset="0x6A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR170" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR170" offset="0x6A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR171" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR171" offset="0x6AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR172" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR172" offset="0x6B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR173" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR173" offset="0x6B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR174" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR174" offset="0x6B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR175" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR175" offset="0x6BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR176" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR176" offset="0x6C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR177" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR177" offset="0x6C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR178" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR178" offset="0x6C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR179" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR179" offset="0x6CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR180" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR180" offset="0x6D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR181" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR181" offset="0x6D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR182" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR182" offset="0x6D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR183" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR183" offset="0x6DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR184" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR184" offset="0x6E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR185" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR185" offset="0x6E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR186" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR186" offset="0x6E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR187" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR187" offset="0x6EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR188" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR188" offset="0x6F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR189" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR189" offset="0x6F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR190" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR190" offset="0x6F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR191" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR191" offset="0x6FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR192" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR192" offset="0x700" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR193" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR193" offset="0x704" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR194" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR194" offset="0x708" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR195" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR195" offset="0x70C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR196" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR196" offset="0x710" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR197" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR197" offset="0x714" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR198" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR198" offset="0x718" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR199" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR199" offset="0x71C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR200" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR200" offset="0x720" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR201" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR201" offset="0x724" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR202" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR202" offset="0x728" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR203" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR203" offset="0x72C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR204" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR204" offset="0x730" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR205" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR205" offset="0x734" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR206" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR206" offset="0x738" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR207" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR207" offset="0x73C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR208" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR208" offset="0x740" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR209" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR209" offset="0x744" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR210" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR210" offset="0x748" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR211" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR211" offset="0x74C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR212" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR212" offset="0x750" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR213" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR213" offset="0x754" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR214" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR214" offset="0x758" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR215" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR215" offset="0x75C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR216" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR216" offset="0x760" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR217" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR217" offset="0x764" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR218" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR218" offset="0x768" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR219" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR219" offset="0x76C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR220" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR220" offset="0x770" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR221" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR221" offset="0x774" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR222" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR222" offset="0x778" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR223" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR223" offset="0x77C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR224" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR224" offset="0x780" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR225" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR225" offset="0x784" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR226" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR226" offset="0x788" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR227" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR227" offset="0x78C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR228" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR228" offset="0x790" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR229" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR229" offset="0x794" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR230" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR230" offset="0x798" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR231" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR231" offset="0x79C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR232" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR232" offset="0x7A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR233" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR233" offset="0x7A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR234" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR234" offset="0x7A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR235" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR235" offset="0x7AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR236" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR236" offset="0x7B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR237" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR237" offset="0x7B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR238" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR238" offset="0x7B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR239" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR239" offset="0x7BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR240" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR240" offset="0x7C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR241" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR241" offset="0x7C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR242" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR242" offset="0x7C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR243" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR243" offset="0x7CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR244" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR244" offset="0x7D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR245" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR245" offset="0x7D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR246" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR246" offset="0x7D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR247" acronym="GIC_DISTRIBUTOR_Distributor__24_GICD_IPRIORITYR247" offset="0x7DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR8" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR8" offset="0x820" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR9" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR9" offset="0x824" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR10" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR10" offset="0x828" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR11" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR11" offset="0x82C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR12" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR12" offset="0x830" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR13" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR13" offset="0x834" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR14" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR14" offset="0x838" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR15" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR15" offset="0x83C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR16" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR16" offset="0x840" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR17" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR17" offset="0x844" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR18" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR18" offset="0x848" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR19" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR19" offset="0x84C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR20" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR20" offset="0x850" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR21" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR21" offset="0x854" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR22" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR22" offset="0x858" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR23" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR23" offset="0x85C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR24" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR24" offset="0x860" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR25" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR25" offset="0x864" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR26" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR26" offset="0x868" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR27" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR27" offset="0x86C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR28" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR28" offset="0x870" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR29" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR29" offset="0x874" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR30" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR30" offset="0x878" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR31" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR31" offset="0x87C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR32" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR32" offset="0x880" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR33" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR33" offset="0x884" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR34" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR34" offset="0x888" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR35" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR35" offset="0x88C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR36" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR36" offset="0x890" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR37" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR37" offset="0x894" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR38" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR38" offset="0x898" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR39" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR39" offset="0x89C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR40" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR40" offset="0x8A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR41" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR41" offset="0x8A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR42" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR42" offset="0x8A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR43" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR43" offset="0x8AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR44" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR44" offset="0x8B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR45" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR45" offset="0x8B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR46" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR46" offset="0x8B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR47" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR47" offset="0x8BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR48" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR48" offset="0x8C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR49" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR49" offset="0x8C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR50" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR50" offset="0x8C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR51" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR51" offset="0x8CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR52" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR52" offset="0x8D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR53" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR53" offset="0x8D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR54" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR54" offset="0x8D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR55" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR55" offset="0x8DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR56" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR56" offset="0x8E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR57" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR57" offset="0x8E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR58" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR58" offset="0x8E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR59" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR59" offset="0x8EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR60" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR60" offset="0x8F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR61" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR61" offset="0x8F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR62" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR62" offset="0x8F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR63" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR63" offset="0x8FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR64" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR64" offset="0x900" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR65" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR65" offset="0x904" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR66" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR66" offset="0x908" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR67" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR67" offset="0x90C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR68" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR68" offset="0x910" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR69" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR69" offset="0x914" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR70" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR70" offset="0x918" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR71" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR71" offset="0x91C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR72" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR72" offset="0x920" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR73" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR73" offset="0x924" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR74" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR74" offset="0x928" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR75" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR75" offset="0x92C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR76" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR76" offset="0x930" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR77" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR77" offset="0x934" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR78" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR78" offset="0x938" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR79" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR79" offset="0x93C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR80" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR80" offset="0x940" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR81" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR81" offset="0x944" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR82" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR82" offset="0x948" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR83" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR83" offset="0x94C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR84" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR84" offset="0x950" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR85" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR85" offset="0x954" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR86" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR86" offset="0x958" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR87" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR87" offset="0x95C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR88" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR88" offset="0x960" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR89" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR89" offset="0x964" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR90" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR90" offset="0x968" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR91" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR91" offset="0x96C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR92" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR92" offset="0x970" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR93" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR93" offset="0x974" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR94" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR94" offset="0x978" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR95" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR95" offset="0x97C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR96" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR96" offset="0x980" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR97" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR97" offset="0x984" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR98" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR98" offset="0x988" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR99" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR99" offset="0x98C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR100" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR100" offset="0x990" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR101" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR101" offset="0x994" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR102" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR102" offset="0x998" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR103" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR103" offset="0x99C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR104" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR104" offset="0x9A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR105" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR105" offset="0x9A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR106" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR106" offset="0x9A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR107" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR107" offset="0x9AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR108" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR108" offset="0x9B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR109" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR109" offset="0x9B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR110" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR110" offset="0x9B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR111" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR111" offset="0x9BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR112" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR112" offset="0x9C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR113" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR113" offset="0x9C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR114" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR114" offset="0x9C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR115" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR115" offset="0x9CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR116" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR116" offset="0x9D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR117" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR117" offset="0x9D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR118" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR118" offset="0x9D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR119" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR119" offset="0x9DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR120" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR120" offset="0x9E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR121" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR121" offset="0x9E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR122" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR122" offset="0x9E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR123" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR123" offset="0x9EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR124" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR124" offset="0x9F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR125" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR125" offset="0x9F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR126" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR126" offset="0x9F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR127" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR127" offset="0x9FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR128" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR128" offset="0xA00" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR129" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR129" offset="0xA04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR130" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR130" offset="0xA08" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR131" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR131" offset="0xA0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR132" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR132" offset="0xA10" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR133" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR133" offset="0xA14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR134" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR134" offset="0xA18" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR135" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR135" offset="0xA1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR136" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR136" offset="0xA20" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR137" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR137" offset="0xA24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR138" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR138" offset="0xA28" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR139" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR139" offset="0xA2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR140" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR140" offset="0xA30" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR141" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR141" offset="0xA34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR142" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR142" offset="0xA38" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR143" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR143" offset="0xA3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR144" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR144" offset="0xA40" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR145" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR145" offset="0xA44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR146" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR146" offset="0xA48" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR147" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR147" offset="0xA4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR148" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR148" offset="0xA50" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR149" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR149" offset="0xA54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR150" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR150" offset="0xA58" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR151" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR151" offset="0xA5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR152" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR152" offset="0xA60" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR153" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR153" offset="0xA64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR154" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR154" offset="0xA68" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR155" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR155" offset="0xA6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR156" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR156" offset="0xA70" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR157" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR157" offset="0xA74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR158" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR158" offset="0xA78" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR159" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR159" offset="0xA7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR160" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR160" offset="0xA80" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR161" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR161" offset="0xA84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR162" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR162" offset="0xA88" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR163" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR163" offset="0xA8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR164" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR164" offset="0xA90" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR165" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR165" offset="0xA94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR166" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR166" offset="0xA98" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR167" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR167" offset="0xA9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR168" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR168" offset="0xAA0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR169" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR169" offset="0xAA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR170" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR170" offset="0xAA8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR171" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR171" offset="0xAAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR172" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR172" offset="0xAB0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR173" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR173" offset="0xAB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR174" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR174" offset="0xAB8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR175" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR175" offset="0xABC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR176" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR176" offset="0xAC0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR177" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR177" offset="0xAC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR178" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR178" offset="0xAC8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR179" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR179" offset="0xACC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR180" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR180" offset="0xAD0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR181" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR181" offset="0xAD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR182" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR182" offset="0xAD8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR183" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR183" offset="0xADC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR184" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR184" offset="0xAE0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR185" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR185" offset="0xAE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR186" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR186" offset="0xAE8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR187" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR187" offset="0xAEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR188" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR188" offset="0xAF0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR189" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR189" offset="0xAF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR190" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR190" offset="0xAF8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR191" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR191" offset="0xAFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR192" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR192" offset="0xB00" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR193" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR193" offset="0xB04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR194" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR194" offset="0xB08" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR195" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR195" offset="0xB0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR196" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR196" offset="0xB10" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR197" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR197" offset="0xB14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR198" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR198" offset="0xB18" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR199" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR199" offset="0xB1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR200" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR200" offset="0xB20" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR201" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR201" offset="0xB24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR202" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR202" offset="0xB28" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR203" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR203" offset="0xB2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR204" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR204" offset="0xB30" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR205" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR205" offset="0xB34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR206" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR206" offset="0xB38" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR207" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR207" offset="0xB3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR208" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR208" offset="0xB40" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR209" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR209" offset="0xB44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR210" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR210" offset="0xB48" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR211" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR211" offset="0xB4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR212" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR212" offset="0xB50" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR213" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR213" offset="0xB54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR214" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR214" offset="0xB58" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR215" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR215" offset="0xB5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR216" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR216" offset="0xB60" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR217" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR217" offset="0xB64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR218" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR218" offset="0xB68" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR219" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR219" offset="0xB6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR220" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR220" offset="0xB70" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR221" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR221" offset="0xB74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR222" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR222" offset="0xB78" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR223" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR223" offset="0xB7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR224" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR224" offset="0xB80" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR225" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR225" offset="0xB84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR226" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR226" offset="0xB88" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR227" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR227" offset="0xB8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR228" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR228" offset="0xB90" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR229" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR229" offset="0xB94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR230" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR230" offset="0xB98" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR231" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR231" offset="0xB9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR232" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR232" offset="0xBA0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR233" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR233" offset="0xBA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR234" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR234" offset="0xBA8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR235" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR235" offset="0xBAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR236" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR236" offset="0xBB0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR237" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR237" offset="0xBB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR238" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR238" offset="0xBB8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR239" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR239" offset="0xBBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR240" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR240" offset="0xBC0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR241" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR241" offset="0xBC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR242" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR242" offset="0xBC8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR243" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR243" offset="0xBCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR244" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR244" offset="0xBD0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR245" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR245" offset="0xBD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR246" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR246" offset="0xBD8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR247" acronym="GIC_DISTRIBUTOR_Distributor__26_GICD_ITARGETSR247" offset="0xBDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR2" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR2" offset="0xC08" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR3" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR3" offset="0xC0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR4" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR4" offset="0xC10" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR5" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR5" offset="0xC14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR6" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR6" offset="0xC18" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR7" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR7" offset="0xC1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR8" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR8" offset="0xC20" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR9" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR9" offset="0xC24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR10" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR10" offset="0xC28" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR11" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR11" offset="0xC2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR12" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR12" offset="0xC30" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR13" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR13" offset="0xC34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR14" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR14" offset="0xC38" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR15" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR15" offset="0xC3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR16" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR16" offset="0xC40" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR17" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR17" offset="0xC44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR18" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR18" offset="0xC48" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR19" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR19" offset="0xC4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR20" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR20" offset="0xC50" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR21" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR21" offset="0xC54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR22" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR22" offset="0xC58" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR23" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR23" offset="0xC5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR24" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR24" offset="0xC60" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR25" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR25" offset="0xC64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR26" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR26" offset="0xC68" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR27" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR27" offset="0xC6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR28" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR28" offset="0xC70" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR29" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR29" offset="0xC74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR30" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR30" offset="0xC78" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR31" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR31" offset="0xC7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR32" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR32" offset="0xC80" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR33" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR33" offset="0xC84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR34" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR34" offset="0xC88" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR35" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR35" offset="0xC8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR36" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR36" offset="0xC90" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR37" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR37" offset="0xC94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR38" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR38" offset="0xC98" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR39" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR39" offset="0xC9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR40" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR40" offset="0xCA0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR41" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR41" offset="0xCA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR42" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR42" offset="0xCA8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR43" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR43" offset="0xCAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR44" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR44" offset="0xCB0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR45" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR45" offset="0xCB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR46" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR46" offset="0xCB8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR47" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR47" offset="0xCBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR48" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR48" offset="0xCC0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR49" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR49" offset="0xCC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR50" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR50" offset="0xCC8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR51" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR51" offset="0xCCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR52" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR52" offset="0xCD0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR53" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR53" offset="0xCD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR54" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR54" offset="0xCD8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR55" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR55" offset="0xCDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR56" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR56" offset="0xCE0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR57" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR57" offset="0xCE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR58" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR58" offset="0xCE8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR59" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR59" offset="0xCEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR60" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR60" offset="0xCF0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR61" acronym="GIC_DISTRIBUTOR_Distributor__29_GICD_ICFGR61" offset="0xCF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__30_GICD_IGRPMODR0" acronym="GIC_DISTRIBUTOR_Distributor__30_GICD_IGRPMODR0" offset="0xD00" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR1" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR1" offset="0xD04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR2" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR2" offset="0xD08" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR3" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR3" offset="0xD0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR4" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR4" offset="0xD10" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR5" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR5" offset="0xD14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR6" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR6" offset="0xD18" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR7" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR7" offset="0xD1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR8" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR8" offset="0xD20" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR9" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR9" offset="0xD24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR10" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR10" offset="0xD28" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR11" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR11" offset="0xD2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR12" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR12" offset="0xD30" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR13" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR13" offset="0xD34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR14" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR14" offset="0xD38" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR15" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR15" offset="0xD3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR16" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR16" offset="0xD40" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR17" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR17" offset="0xD44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR18" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR18" offset="0xD48" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR19" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR19" offset="0xD4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR20" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR20" offset="0xD50" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR21" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR21" offset="0xD54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR22" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR22" offset="0xD58" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR23" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR23" offset="0xD5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR24" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR24" offset="0xD60" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR25" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR25" offset="0xD64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR26" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR26" offset="0xD68" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR27" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR27" offset="0xD6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR28" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR28" offset="0xD70" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR29" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR29" offset="0xD74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR30" acronym="GIC_DISTRIBUTOR_Distributor__31_GICD_IGRPMODR30" offset="0xD78" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__32_GICD_NSACR0" acronym="GIC_DISTRIBUTOR_Distributor__32_GICD_NSACR0" offset="0xE00" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__32_GICD_NSACR1" acronym="GIC_DISTRIBUTOR_Distributor__32_GICD_NSACR1" offset="0xE04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR2" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR2" offset="0xE08" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR3" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR3" offset="0xE0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR4" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR4" offset="0xE10" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR5" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR5" offset="0xE14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR6" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR6" offset="0xE18" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR7" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR7" offset="0xE1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR8" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR8" offset="0xE20" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR9" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR9" offset="0xE24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR10" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR10" offset="0xE28" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR11" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR11" offset="0xE2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR12" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR12" offset="0xE30" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR13" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR13" offset="0xE34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR14" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR14" offset="0xE38" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR15" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR15" offset="0xE3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR16" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR16" offset="0xE40" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR17" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR17" offset="0xE44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR18" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR18" offset="0xE48" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR19" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR19" offset="0xE4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR20" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR20" offset="0xE50" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR21" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR21" offset="0xE54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR22" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR22" offset="0xE58" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR23" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR23" offset="0xE5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR24" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR24" offset="0xE60" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR25" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR25" offset="0xE64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR26" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR26" offset="0xE68" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR27" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR27" offset="0xE6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR28" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR28" offset="0xE70" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR29" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR29" offset="0xE74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR30" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR30" offset="0xE78" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR31" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR31" offset="0xE7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR32" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR32" offset="0xE80" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR33" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR33" offset="0xE84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR34" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR34" offset="0xE88" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR35" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR35" offset="0xE8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR36" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR36" offset="0xE90" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR37" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR37" offset="0xE94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR38" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR38" offset="0xE98" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR39" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR39" offset="0xE9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR40" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR40" offset="0xEA0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR41" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR41" offset="0xEA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR42" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR42" offset="0xEA8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR43" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR43" offset="0xEAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR44" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR44" offset="0xEB0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR45" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR45" offset="0xEB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR46" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR46" offset="0xEB8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR47" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR47" offset="0xEBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR48" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR48" offset="0xEC0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR49" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR49" offset="0xEC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR50" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR50" offset="0xEC8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR51" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR51" offset="0xECC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR52" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR52" offset="0xED0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR53" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR53" offset="0xED4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR54" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR54" offset="0xED8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR55" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR55" offset="0xEDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR56" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR56" offset="0xEE0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR57" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR57" offset="0xEE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR58" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR58" offset="0xEE8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR59" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR59" offset="0xEEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR60" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR60" offset="0xEF0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR61" acronym="GIC_DISTRIBUTOR_Distributor__33_GICD_NSACR61" offset="0xEF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER32_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER32_lower" offset="0x6100" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER32_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER32_upper" offset="0x6104" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER33_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER33_lower" offset="0x6108" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER33_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER33_upper" offset="0x610C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER34_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER34_lower" offset="0x6110" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER34_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER34_upper" offset="0x6114" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER35_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER35_lower" offset="0x6118" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER35_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER35_upper" offset="0x611C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER36_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER36_lower" offset="0x6120" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER36_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER36_upper" offset="0x6124" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER37_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER37_lower" offset="0x6128" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER37_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER37_upper" offset="0x612C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER38_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER38_lower" offset="0x6130" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER38_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER38_upper" offset="0x6134" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER39_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER39_lower" offset="0x6138" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER39_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER39_upper" offset="0x613C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER40_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER40_lower" offset="0x6140" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER40_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER40_upper" offset="0x6144" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER41_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER41_lower" offset="0x6148" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER41_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER41_upper" offset="0x614C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER42_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER42_lower" offset="0x6150" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER42_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER42_upper" offset="0x6154" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER43_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER43_lower" offset="0x6158" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER43_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER43_upper" offset="0x615C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER44_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER44_lower" offset="0x6160" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER44_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER44_upper" offset="0x6164" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER45_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER45_lower" offset="0x6168" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER45_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER45_upper" offset="0x616C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER46_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER46_lower" offset="0x6170" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER46_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER46_upper" offset="0x6174" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER47_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER47_lower" offset="0x6178" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER47_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER47_upper" offset="0x617C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER48_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER48_lower" offset="0x6180" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER48_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER48_upper" offset="0x6184" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER49_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER49_lower" offset="0x6188" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER49_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER49_upper" offset="0x618C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER50_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER50_lower" offset="0x6190" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER50_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER50_upper" offset="0x6194" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER51_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER51_lower" offset="0x6198" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER51_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER51_upper" offset="0x619C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER52_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER52_lower" offset="0x61A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER52_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER52_upper" offset="0x61A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER53_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER53_lower" offset="0x61A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER53_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER53_upper" offset="0x61AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER54_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER54_lower" offset="0x61B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER54_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER54_upper" offset="0x61B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER55_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER55_lower" offset="0x61B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER55_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER55_upper" offset="0x61BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER56_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER56_lower" offset="0x61C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER56_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER56_upper" offset="0x61C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER57_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER57_lower" offset="0x61C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER57_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER57_upper" offset="0x61CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER58_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER58_lower" offset="0x61D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER58_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER58_upper" offset="0x61D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER59_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER59_lower" offset="0x61D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER59_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER59_upper" offset="0x61DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER60_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER60_lower" offset="0x61E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER60_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER60_upper" offset="0x61E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER61_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER61_lower" offset="0x61E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER61_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER61_upper" offset="0x61EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER62_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER62_lower" offset="0x61F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER62_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER62_upper" offset="0x61F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER63_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER63_lower" offset="0x61F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER63_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER63_upper" offset="0x61FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER64_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER64_lower" offset="0x6200" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER64_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER64_upper" offset="0x6204" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER65_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER65_lower" offset="0x6208" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER65_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER65_upper" offset="0x620C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER66_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER66_lower" offset="0x6210" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER66_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER66_upper" offset="0x6214" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER67_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER67_lower" offset="0x6218" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER67_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER67_upper" offset="0x621C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER68_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER68_lower" offset="0x6220" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER68_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER68_upper" offset="0x6224" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER69_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER69_lower" offset="0x6228" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER69_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER69_upper" offset="0x622C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER70_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER70_lower" offset="0x6230" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER70_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER70_upper" offset="0x6234" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER71_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER71_lower" offset="0x6238" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER71_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER71_upper" offset="0x623C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER72_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER72_lower" offset="0x6240" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER72_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER72_upper" offset="0x6244" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER73_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER73_lower" offset="0x6248" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER73_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER73_upper" offset="0x624C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER74_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER74_lower" offset="0x6250" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER74_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER74_upper" offset="0x6254" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER75_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER75_lower" offset="0x6258" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER75_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER75_upper" offset="0x625C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER76_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER76_lower" offset="0x6260" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER76_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER76_upper" offset="0x6264" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER77_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER77_lower" offset="0x6268" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER77_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER77_upper" offset="0x626C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER78_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER78_lower" offset="0x6270" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER78_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER78_upper" offset="0x6274" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER79_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER79_lower" offset="0x6278" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER79_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER79_upper" offset="0x627C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER80_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER80_lower" offset="0x6280" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER80_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER80_upper" offset="0x6284" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER81_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER81_lower" offset="0x6288" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER81_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER81_upper" offset="0x628C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER82_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER82_lower" offset="0x6290" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER82_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER82_upper" offset="0x6294" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER83_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER83_lower" offset="0x6298" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER83_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER83_upper" offset="0x629C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER84_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER84_lower" offset="0x62A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER84_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER84_upper" offset="0x62A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER85_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER85_lower" offset="0x62A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER85_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER85_upper" offset="0x62AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER86_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER86_lower" offset="0x62B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER86_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER86_upper" offset="0x62B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER87_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER87_lower" offset="0x62B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER87_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER87_upper" offset="0x62BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER88_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER88_lower" offset="0x62C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER88_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER88_upper" offset="0x62C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER89_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER89_lower" offset="0x62C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER89_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER89_upper" offset="0x62CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER90_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER90_lower" offset="0x62D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER90_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER90_upper" offset="0x62D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER91_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER91_lower" offset="0x62D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER91_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER91_upper" offset="0x62DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER92_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER92_lower" offset="0x62E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER92_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER92_upper" offset="0x62E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER93_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER93_lower" offset="0x62E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER93_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER93_upper" offset="0x62EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER94_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER94_lower" offset="0x62F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER94_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER94_upper" offset="0x62F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER95_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER95_lower" offset="0x62F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER95_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER95_upper" offset="0x62FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER96_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER96_lower" offset="0x6300" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER96_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER96_upper" offset="0x6304" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER97_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER97_lower" offset="0x6308" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER97_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER97_upper" offset="0x630C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER98_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER98_lower" offset="0x6310" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER98_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER98_upper" offset="0x6314" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER99_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER99_lower" offset="0x6318" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER99_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER99_upper" offset="0x631C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER100_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER100_lower" offset="0x6320" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER100_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER100_upper" offset="0x6324" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER101_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER101_lower" offset="0x6328" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER101_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER101_upper" offset="0x632C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER102_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER102_lower" offset="0x6330" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER102_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER102_upper" offset="0x6334" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER103_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER103_lower" offset="0x6338" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER103_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER103_upper" offset="0x633C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER104_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER104_lower" offset="0x6340" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER104_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER104_upper" offset="0x6344" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER105_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER105_lower" offset="0x6348" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER105_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER105_upper" offset="0x634C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER106_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER106_lower" offset="0x6350" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER106_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER106_upper" offset="0x6354" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER107_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER107_lower" offset="0x6358" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER107_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER107_upper" offset="0x635C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER108_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER108_lower" offset="0x6360" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER108_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER108_upper" offset="0x6364" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER109_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER109_lower" offset="0x6368" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER109_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER109_upper" offset="0x636C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER110_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER110_lower" offset="0x6370" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER110_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER110_upper" offset="0x6374" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER111_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER111_lower" offset="0x6378" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER111_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER111_upper" offset="0x637C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER112_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER112_lower" offset="0x6380" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER112_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER112_upper" offset="0x6384" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER113_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER113_lower" offset="0x6388" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER113_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER113_upper" offset="0x638C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER114_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER114_lower" offset="0x6390" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER114_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER114_upper" offset="0x6394" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER115_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER115_lower" offset="0x6398" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER115_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER115_upper" offset="0x639C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER116_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER116_lower" offset="0x63A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER116_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER116_upper" offset="0x63A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER117_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER117_lower" offset="0x63A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER117_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER117_upper" offset="0x63AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER118_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER118_lower" offset="0x63B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER118_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER118_upper" offset="0x63B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER119_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER119_lower" offset="0x63B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER119_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER119_upper" offset="0x63BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER120_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER120_lower" offset="0x63C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER120_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER120_upper" offset="0x63C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER121_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER121_lower" offset="0x63C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER121_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER121_upper" offset="0x63CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER122_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER122_lower" offset="0x63D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER122_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER122_upper" offset="0x63D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER123_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER123_lower" offset="0x63D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER123_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER123_upper" offset="0x63DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER124_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER124_lower" offset="0x63E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER124_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER124_upper" offset="0x63E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER125_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER125_lower" offset="0x63E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER125_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER125_upper" offset="0x63EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER126_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER126_lower" offset="0x63F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER126_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER126_upper" offset="0x63F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER127_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER127_lower" offset="0x63F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER127_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER127_upper" offset="0x63FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER128_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER128_lower" offset="0x6400" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER128_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER128_upper" offset="0x6404" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER129_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER129_lower" offset="0x6408" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER129_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER129_upper" offset="0x640C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER130_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER130_lower" offset="0x6410" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER130_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER130_upper" offset="0x6414" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER131_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER131_lower" offset="0x6418" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER131_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER131_upper" offset="0x641C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER132_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER132_lower" offset="0x6420" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER132_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER132_upper" offset="0x6424" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER133_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER133_lower" offset="0x6428" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER133_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER133_upper" offset="0x642C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER134_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER134_lower" offset="0x6430" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER134_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER134_upper" offset="0x6434" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER135_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER135_lower" offset="0x6438" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER135_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER135_upper" offset="0x643C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER136_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER136_lower" offset="0x6440" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER136_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER136_upper" offset="0x6444" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER137_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER137_lower" offset="0x6448" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER137_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER137_upper" offset="0x644C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER138_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER138_lower" offset="0x6450" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER138_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER138_upper" offset="0x6454" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER139_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER139_lower" offset="0x6458" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER139_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER139_upper" offset="0x645C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER140_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER140_lower" offset="0x6460" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER140_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER140_upper" offset="0x6464" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER141_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER141_lower" offset="0x6468" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER141_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER141_upper" offset="0x646C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER142_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER142_lower" offset="0x6470" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER142_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER142_upper" offset="0x6474" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER143_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER143_lower" offset="0x6478" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER143_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER143_upper" offset="0x647C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER144_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER144_lower" offset="0x6480" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER144_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER144_upper" offset="0x6484" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER145_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER145_lower" offset="0x6488" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER145_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER145_upper" offset="0x648C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER146_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER146_lower" offset="0x6490" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER146_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER146_upper" offset="0x6494" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER147_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER147_lower" offset="0x6498" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER147_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER147_upper" offset="0x649C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER148_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER148_lower" offset="0x64A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER148_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER148_upper" offset="0x64A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER149_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER149_lower" offset="0x64A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER149_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER149_upper" offset="0x64AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER150_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER150_lower" offset="0x64B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER150_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER150_upper" offset="0x64B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER151_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER151_lower" offset="0x64B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER151_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER151_upper" offset="0x64BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER152_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER152_lower" offset="0x64C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER152_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER152_upper" offset="0x64C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER153_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER153_lower" offset="0x64C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER153_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER153_upper" offset="0x64CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER154_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER154_lower" offset="0x64D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER154_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER154_upper" offset="0x64D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER155_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER155_lower" offset="0x64D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER155_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER155_upper" offset="0x64DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER156_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER156_lower" offset="0x64E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER156_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER156_upper" offset="0x64E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER157_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER157_lower" offset="0x64E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER157_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER157_upper" offset="0x64EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER158_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER158_lower" offset="0x64F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER158_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER158_upper" offset="0x64F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER159_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER159_lower" offset="0x64F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER159_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER159_upper" offset="0x64FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER160_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER160_lower" offset="0x6500" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER160_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER160_upper" offset="0x6504" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER161_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER161_lower" offset="0x6508" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER161_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER161_upper" offset="0x650C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER162_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER162_lower" offset="0x6510" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER162_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER162_upper" offset="0x6514" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER163_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER163_lower" offset="0x6518" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER163_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER163_upper" offset="0x651C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER164_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER164_lower" offset="0x6520" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER164_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER164_upper" offset="0x6524" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER165_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER165_lower" offset="0x6528" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER165_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER165_upper" offset="0x652C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER166_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER166_lower" offset="0x6530" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER166_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER166_upper" offset="0x6534" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER167_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER167_lower" offset="0x6538" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER167_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER167_upper" offset="0x653C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER168_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER168_lower" offset="0x6540" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER168_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER168_upper" offset="0x6544" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER169_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER169_lower" offset="0x6548" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER169_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER169_upper" offset="0x654C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER170_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER170_lower" offset="0x6550" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER170_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER170_upper" offset="0x6554" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER171_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER171_lower" offset="0x6558" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER171_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER171_upper" offset="0x655C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER172_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER172_lower" offset="0x6560" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER172_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER172_upper" offset="0x6564" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER173_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER173_lower" offset="0x6568" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER173_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER173_upper" offset="0x656C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER174_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER174_lower" offset="0x6570" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER174_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER174_upper" offset="0x6574" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER175_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER175_lower" offset="0x6578" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER175_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER175_upper" offset="0x657C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER176_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER176_lower" offset="0x6580" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER176_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER176_upper" offset="0x6584" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER177_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER177_lower" offset="0x6588" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER177_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER177_upper" offset="0x658C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER178_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER178_lower" offset="0x6590" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER178_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER178_upper" offset="0x6594" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER179_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER179_lower" offset="0x6598" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER179_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER179_upper" offset="0x659C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER180_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER180_lower" offset="0x65A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER180_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER180_upper" offset="0x65A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER181_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER181_lower" offset="0x65A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER181_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER181_upper" offset="0x65AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER182_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER182_lower" offset="0x65B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER182_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER182_upper" offset="0x65B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER183_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER183_lower" offset="0x65B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER183_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER183_upper" offset="0x65BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER184_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER184_lower" offset="0x65C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER184_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER184_upper" offset="0x65C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER185_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER185_lower" offset="0x65C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER185_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER185_upper" offset="0x65CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER186_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER186_lower" offset="0x65D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER186_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER186_upper" offset="0x65D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER187_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER187_lower" offset="0x65D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER187_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER187_upper" offset="0x65DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER188_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER188_lower" offset="0x65E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER188_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER188_upper" offset="0x65E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER189_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER189_lower" offset="0x65E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER189_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER189_upper" offset="0x65EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER190_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER190_lower" offset="0x65F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER190_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER190_upper" offset="0x65F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER191_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER191_lower" offset="0x65F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER191_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER191_upper" offset="0x65FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER192_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER192_lower" offset="0x6600" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER192_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER192_upper" offset="0x6604" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER193_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER193_lower" offset="0x6608" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER193_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER193_upper" offset="0x660C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER194_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER194_lower" offset="0x6610" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER194_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER194_upper" offset="0x6614" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER195_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER195_lower" offset="0x6618" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER195_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER195_upper" offset="0x661C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER196_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER196_lower" offset="0x6620" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER196_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER196_upper" offset="0x6624" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER197_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER197_lower" offset="0x6628" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER197_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER197_upper" offset="0x662C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER198_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER198_lower" offset="0x6630" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER198_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER198_upper" offset="0x6634" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER199_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER199_lower" offset="0x6638" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER199_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER199_upper" offset="0x663C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER200_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER200_lower" offset="0x6640" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER200_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER200_upper" offset="0x6644" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER201_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER201_lower" offset="0x6648" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER201_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER201_upper" offset="0x664C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER202_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER202_lower" offset="0x6650" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER202_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER202_upper" offset="0x6654" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER203_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER203_lower" offset="0x6658" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER203_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER203_upper" offset="0x665C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER204_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER204_lower" offset="0x6660" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER204_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER204_upper" offset="0x6664" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER205_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER205_lower" offset="0x6668" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER205_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER205_upper" offset="0x666C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER206_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER206_lower" offset="0x6670" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER206_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER206_upper" offset="0x6674" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER207_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER207_lower" offset="0x6678" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER207_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER207_upper" offset="0x667C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER208_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER208_lower" offset="0x6680" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER208_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER208_upper" offset="0x6684" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER209_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER209_lower" offset="0x6688" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER209_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER209_upper" offset="0x668C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER210_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER210_lower" offset="0x6690" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER210_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER210_upper" offset="0x6694" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER211_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER211_lower" offset="0x6698" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER211_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER211_upper" offset="0x669C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER212_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER212_lower" offset="0x66A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER212_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER212_upper" offset="0x66A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER213_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER213_lower" offset="0x66A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER213_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER213_upper" offset="0x66AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER214_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER214_lower" offset="0x66B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER214_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER214_upper" offset="0x66B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER215_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER215_lower" offset="0x66B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER215_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER215_upper" offset="0x66BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER216_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER216_lower" offset="0x66C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER216_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER216_upper" offset="0x66C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER217_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER217_lower" offset="0x66C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER217_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER217_upper" offset="0x66CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER218_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER218_lower" offset="0x66D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER218_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER218_upper" offset="0x66D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER219_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER219_lower" offset="0x66D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER219_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER219_upper" offset="0x66DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER220_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER220_lower" offset="0x66E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER220_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER220_upper" offset="0x66E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER221_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER221_lower" offset="0x66E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER221_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER221_upper" offset="0x66EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER222_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER222_lower" offset="0x66F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER222_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER222_upper" offset="0x66F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER223_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER223_lower" offset="0x66F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER223_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER223_upper" offset="0x66FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER224_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER224_lower" offset="0x6700" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER224_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER224_upper" offset="0x6704" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER225_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER225_lower" offset="0x6708" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER225_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER225_upper" offset="0x670C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER226_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER226_lower" offset="0x6710" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER226_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER226_upper" offset="0x6714" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER227_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER227_lower" offset="0x6718" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER227_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER227_upper" offset="0x671C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER228_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER228_lower" offset="0x6720" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER228_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER228_upper" offset="0x6724" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER229_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER229_lower" offset="0x6728" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER229_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER229_upper" offset="0x672C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER230_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER230_lower" offset="0x6730" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER230_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER230_upper" offset="0x6734" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER231_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER231_lower" offset="0x6738" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER231_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER231_upper" offset="0x673C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER232_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER232_lower" offset="0x6740" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER232_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER232_upper" offset="0x6744" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER233_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER233_lower" offset="0x6748" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER233_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER233_upper" offset="0x674C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER234_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER234_lower" offset="0x6750" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER234_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER234_upper" offset="0x6754" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER235_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER235_lower" offset="0x6758" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER235_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER235_upper" offset="0x675C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER236_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER236_lower" offset="0x6760" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER236_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER236_upper" offset="0x6764" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER237_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER237_lower" offset="0x6768" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER237_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER237_upper" offset="0x676C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER238_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER238_lower" offset="0x6770" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER238_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER238_upper" offset="0x6774" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER239_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER239_lower" offset="0x6778" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER239_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER239_upper" offset="0x677C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER240_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER240_lower" offset="0x6780" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER240_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER240_upper" offset="0x6784" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER241_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER241_lower" offset="0x6788" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER241_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER241_upper" offset="0x678C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER242_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER242_lower" offset="0x6790" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER242_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER242_upper" offset="0x6794" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER243_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER243_lower" offset="0x6798" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER243_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER243_upper" offset="0x679C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER244_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER244_lower" offset="0x67A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER244_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER244_upper" offset="0x67A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER245_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER245_lower" offset="0x67A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER245_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER245_upper" offset="0x67AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER246_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER246_lower" offset="0x67B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER246_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER246_upper" offset="0x67B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER247_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER247_lower" offset="0x67B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER247_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER247_upper" offset="0x67BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER248_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER248_lower" offset="0x67C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER248_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER248_upper" offset="0x67C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER249_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER249_lower" offset="0x67C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER249_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER249_upper" offset="0x67CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER250_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER250_lower" offset="0x67D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER250_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER250_upper" offset="0x67D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER251_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER251_lower" offset="0x67D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER251_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER251_upper" offset="0x67DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER252_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER252_lower" offset="0x67E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER252_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER252_upper" offset="0x67E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER253_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER253_lower" offset="0x67E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER253_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER253_upper" offset="0x67EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER254_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER254_lower" offset="0x67F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER254_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER254_upper" offset="0x67F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER255_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER255_lower" offset="0x67F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER255_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER255_upper" offset="0x67FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER256_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER256_lower" offset="0x6800" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER256_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER256_upper" offset="0x6804" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER257_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER257_lower" offset="0x6808" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER257_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER257_upper" offset="0x680C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER258_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER258_lower" offset="0x6810" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER258_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER258_upper" offset="0x6814" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER259_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER259_lower" offset="0x6818" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER259_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER259_upper" offset="0x681C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER260_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER260_lower" offset="0x6820" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER260_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER260_upper" offset="0x6824" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER261_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER261_lower" offset="0x6828" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER261_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER261_upper" offset="0x682C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER262_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER262_lower" offset="0x6830" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER262_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER262_upper" offset="0x6834" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER263_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER263_lower" offset="0x6838" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER263_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER263_upper" offset="0x683C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER264_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER264_lower" offset="0x6840" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER264_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER264_upper" offset="0x6844" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER265_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER265_lower" offset="0x6848" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER265_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER265_upper" offset="0x684C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER266_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER266_lower" offset="0x6850" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER266_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER266_upper" offset="0x6854" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER267_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER267_lower" offset="0x6858" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER267_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER267_upper" offset="0x685C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER268_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER268_lower" offset="0x6860" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER268_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER268_upper" offset="0x6864" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER269_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER269_lower" offset="0x6868" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER269_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER269_upper" offset="0x686C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER270_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER270_lower" offset="0x6870" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER270_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER270_upper" offset="0x6874" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER271_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER271_lower" offset="0x6878" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER271_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER271_upper" offset="0x687C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER272_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER272_lower" offset="0x6880" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER272_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER272_upper" offset="0x6884" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER273_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER273_lower" offset="0x6888" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER273_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER273_upper" offset="0x688C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER274_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER274_lower" offset="0x6890" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER274_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER274_upper" offset="0x6894" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER275_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER275_lower" offset="0x6898" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER275_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER275_upper" offset="0x689C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER276_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER276_lower" offset="0x68A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER276_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER276_upper" offset="0x68A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER277_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER277_lower" offset="0x68A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER277_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER277_upper" offset="0x68AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER278_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER278_lower" offset="0x68B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER278_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER278_upper" offset="0x68B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER279_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER279_lower" offset="0x68B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER279_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER279_upper" offset="0x68BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER280_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER280_lower" offset="0x68C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER280_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER280_upper" offset="0x68C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER281_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER281_lower" offset="0x68C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER281_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER281_upper" offset="0x68CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER282_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER282_lower" offset="0x68D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER282_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER282_upper" offset="0x68D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER283_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER283_lower" offset="0x68D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER283_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER283_upper" offset="0x68DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER284_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER284_lower" offset="0x68E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER284_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER284_upper" offset="0x68E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER285_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER285_lower" offset="0x68E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER285_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER285_upper" offset="0x68EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER286_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER286_lower" offset="0x68F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER286_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER286_upper" offset="0x68F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER287_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER287_lower" offset="0x68F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER287_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER287_upper" offset="0x68FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER288_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER288_lower" offset="0x6900" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER288_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER288_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER288_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER288_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER288_upper" offset="0x6904" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER289_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER289_lower" offset="0x6908" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER289_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER289_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER289_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER289_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER289_upper" offset="0x690C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER290_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER290_lower" offset="0x6910" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER290_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER290_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER290_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER290_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER290_upper" offset="0x6914" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER291_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER291_lower" offset="0x6918" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER291_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER291_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER291_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER291_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER291_upper" offset="0x691C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER292_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER292_lower" offset="0x6920" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER292_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER292_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER292_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER292_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER292_upper" offset="0x6924" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER293_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER293_lower" offset="0x6928" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER293_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER293_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER293_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER293_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER293_upper" offset="0x692C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER294_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER294_lower" offset="0x6930" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER294_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER294_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER294_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER294_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER294_upper" offset="0x6934" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER295_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER295_lower" offset="0x6938" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER295_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER295_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER295_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER295_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER295_upper" offset="0x693C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER296_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER296_lower" offset="0x6940" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER296_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER296_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER296_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER296_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER296_upper" offset="0x6944" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER297_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER297_lower" offset="0x6948" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER297_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER297_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER297_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER297_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER297_upper" offset="0x694C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER298_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER298_lower" offset="0x6950" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER298_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER298_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER298_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER298_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER298_upper" offset="0x6954" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER299_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER299_lower" offset="0x6958" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER299_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER299_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER299_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER299_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER299_upper" offset="0x695C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER300_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER300_lower" offset="0x6960" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER300_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER300_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER300_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER300_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER300_upper" offset="0x6964" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER301_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER301_lower" offset="0x6968" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER301_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER301_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER301_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER301_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER301_upper" offset="0x696C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER302_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER302_lower" offset="0x6970" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER302_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER302_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER302_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER302_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER302_upper" offset="0x6974" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER303_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER303_lower" offset="0x6978" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER303_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER303_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER303_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER303_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER303_upper" offset="0x697C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER304_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER304_lower" offset="0x6980" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER304_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER304_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER304_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER304_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER304_upper" offset="0x6984" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER305_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER305_lower" offset="0x6988" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER305_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER305_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER305_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER305_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER305_upper" offset="0x698C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER306_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER306_lower" offset="0x6990" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER306_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER306_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER306_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER306_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER306_upper" offset="0x6994" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER307_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER307_lower" offset="0x6998" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER307_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER307_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER307_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER307_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER307_upper" offset="0x699C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER308_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER308_lower" offset="0x69A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER308_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER308_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER308_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER308_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER308_upper" offset="0x69A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER309_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER309_lower" offset="0x69A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER309_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER309_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER309_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER309_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER309_upper" offset="0x69AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER310_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER310_lower" offset="0x69B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER310_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER310_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER310_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER310_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER310_upper" offset="0x69B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER311_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER311_lower" offset="0x69B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER311_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER311_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER311_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER311_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER311_upper" offset="0x69BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER312_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER312_lower" offset="0x69C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER312_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER312_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER312_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER312_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER312_upper" offset="0x69C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER313_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER313_lower" offset="0x69C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER313_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER313_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER313_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER313_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER313_upper" offset="0x69CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER314_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER314_lower" offset="0x69D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER314_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER314_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER314_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER314_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER314_upper" offset="0x69D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER315_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER315_lower" offset="0x69D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER315_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER315_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER315_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER315_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER315_upper" offset="0x69DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER316_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER316_lower" offset="0x69E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER316_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER316_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER316_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER316_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER316_upper" offset="0x69E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER317_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER317_lower" offset="0x69E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER317_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER317_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER317_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER317_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER317_upper" offset="0x69EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER318_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER318_lower" offset="0x69F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER318_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER318_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER318_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER318_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER318_upper" offset="0x69F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER319_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER319_lower" offset="0x69F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER319_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER319_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER319_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER319_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER319_upper" offset="0x69FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER320_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER320_lower" offset="0x6A00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER320_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER320_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER320_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER320_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER320_upper" offset="0x6A04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER321_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER321_lower" offset="0x6A08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER321_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER321_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER321_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER321_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER321_upper" offset="0x6A0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER322_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER322_lower" offset="0x6A10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER322_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER322_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER322_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER322_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER322_upper" offset="0x6A14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER323_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER323_lower" offset="0x6A18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER323_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER323_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER323_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER323_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER323_upper" offset="0x6A1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER324_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER324_lower" offset="0x6A20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER324_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER324_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER324_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER324_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER324_upper" offset="0x6A24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER325_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER325_lower" offset="0x6A28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER325_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER325_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER325_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER325_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER325_upper" offset="0x6A2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER326_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER326_lower" offset="0x6A30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER326_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER326_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER326_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER326_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER326_upper" offset="0x6A34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER327_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER327_lower" offset="0x6A38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER327_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER327_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER327_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER327_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER327_upper" offset="0x6A3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER328_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER328_lower" offset="0x6A40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER328_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER328_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER328_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER328_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER328_upper" offset="0x6A44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER329_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER329_lower" offset="0x6A48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER329_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER329_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER329_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER329_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER329_upper" offset="0x6A4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER330_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER330_lower" offset="0x6A50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER330_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER330_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER330_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER330_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER330_upper" offset="0x6A54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER331_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER331_lower" offset="0x6A58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER331_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER331_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER331_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER331_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER331_upper" offset="0x6A5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER332_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER332_lower" offset="0x6A60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER332_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER332_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER332_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER332_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER332_upper" offset="0x6A64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER333_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER333_lower" offset="0x6A68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER333_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER333_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER333_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER333_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER333_upper" offset="0x6A6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER334_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER334_lower" offset="0x6A70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER334_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER334_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER334_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER334_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER334_upper" offset="0x6A74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER335_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER335_lower" offset="0x6A78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER335_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER335_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER335_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER335_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER335_upper" offset="0x6A7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER336_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER336_lower" offset="0x6A80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER336_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER336_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER336_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER336_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER336_upper" offset="0x6A84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER337_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER337_lower" offset="0x6A88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER337_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER337_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER337_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER337_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER337_upper" offset="0x6A8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER338_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER338_lower" offset="0x6A90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER338_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER338_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER338_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER338_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER338_upper" offset="0x6A94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER339_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER339_lower" offset="0x6A98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER339_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER339_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER339_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER339_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER339_upper" offset="0x6A9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER340_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER340_lower" offset="0x6AA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER340_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER340_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER340_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER340_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER340_upper" offset="0x6AA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER341_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER341_lower" offset="0x6AA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER341_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER341_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER341_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER341_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER341_upper" offset="0x6AAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER342_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER342_lower" offset="0x6AB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER342_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER342_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER342_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER342_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER342_upper" offset="0x6AB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER343_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER343_lower" offset="0x6AB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER343_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER343_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER343_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER343_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER343_upper" offset="0x6ABC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER344_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER344_lower" offset="0x6AC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER344_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER344_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER344_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER344_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER344_upper" offset="0x6AC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER345_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER345_lower" offset="0x6AC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER345_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER345_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER345_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER345_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER345_upper" offset="0x6ACC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER346_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER346_lower" offset="0x6AD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER346_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER346_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER346_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER346_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER346_upper" offset="0x6AD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER347_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER347_lower" offset="0x6AD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER347_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER347_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER347_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER347_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER347_upper" offset="0x6ADC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER348_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER348_lower" offset="0x6AE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER348_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER348_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER348_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER348_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER348_upper" offset="0x6AE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER349_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER349_lower" offset="0x6AE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER349_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER349_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER349_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER349_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER349_upper" offset="0x6AEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER350_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER350_lower" offset="0x6AF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER350_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER350_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER350_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER350_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER350_upper" offset="0x6AF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER351_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER351_lower" offset="0x6AF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER351_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER351_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER351_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER351_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER351_upper" offset="0x6AFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER352_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER352_lower" offset="0x6B00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER352_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER352_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER352_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER352_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER352_upper" offset="0x6B04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER353_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER353_lower" offset="0x6B08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER353_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER353_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER353_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER353_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER353_upper" offset="0x6B0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER354_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER354_lower" offset="0x6B10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER354_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER354_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER354_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER354_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER354_upper" offset="0x6B14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER355_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER355_lower" offset="0x6B18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER355_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER355_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER355_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER355_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER355_upper" offset="0x6B1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER356_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER356_lower" offset="0x6B20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER356_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER356_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER356_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER356_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER356_upper" offset="0x6B24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER357_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER357_lower" offset="0x6B28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER357_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER357_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER357_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER357_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER357_upper" offset="0x6B2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER358_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER358_lower" offset="0x6B30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER358_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER358_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER358_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER358_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER358_upper" offset="0x6B34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER359_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER359_lower" offset="0x6B38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER359_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER359_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER359_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER359_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER359_upper" offset="0x6B3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER360_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER360_lower" offset="0x6B40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER360_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER360_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER360_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER360_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER360_upper" offset="0x6B44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER361_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER361_lower" offset="0x6B48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER361_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER361_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER361_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER361_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER361_upper" offset="0x6B4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER362_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER362_lower" offset="0x6B50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER362_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER362_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER362_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER362_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER362_upper" offset="0x6B54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER363_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER363_lower" offset="0x6B58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER363_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER363_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER363_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER363_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER363_upper" offset="0x6B5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER364_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER364_lower" offset="0x6B60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER364_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER364_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER364_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER364_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER364_upper" offset="0x6B64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER365_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER365_lower" offset="0x6B68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER365_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER365_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER365_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER365_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER365_upper" offset="0x6B6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER366_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER366_lower" offset="0x6B70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER366_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER366_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER366_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER366_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER366_upper" offset="0x6B74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER367_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER367_lower" offset="0x6B78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER367_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER367_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER367_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER367_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER367_upper" offset="0x6B7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER368_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER368_lower" offset="0x6B80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER368_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER368_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER368_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER368_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER368_upper" offset="0x6B84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER369_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER369_lower" offset="0x6B88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER369_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER369_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER369_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER369_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER369_upper" offset="0x6B8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER370_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER370_lower" offset="0x6B90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER370_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER370_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER370_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER370_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER370_upper" offset="0x6B94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER371_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER371_lower" offset="0x6B98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER371_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER371_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER371_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER371_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER371_upper" offset="0x6B9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER372_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER372_lower" offset="0x6BA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER372_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER372_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER372_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER372_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER372_upper" offset="0x6BA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER373_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER373_lower" offset="0x6BA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER373_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER373_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER373_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER373_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER373_upper" offset="0x6BAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER374_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER374_lower" offset="0x6BB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER374_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER374_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER374_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER374_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER374_upper" offset="0x6BB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER375_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER375_lower" offset="0x6BB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER375_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER375_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER375_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER375_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER375_upper" offset="0x6BBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER376_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER376_lower" offset="0x6BC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER376_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER376_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER376_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER376_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER376_upper" offset="0x6BC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER377_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER377_lower" offset="0x6BC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER377_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER377_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER377_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER377_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER377_upper" offset="0x6BCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER378_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER378_lower" offset="0x6BD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER378_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER378_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER378_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER378_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER378_upper" offset="0x6BD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER379_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER379_lower" offset="0x6BD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER379_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER379_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER379_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER379_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER379_upper" offset="0x6BDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER380_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER380_lower" offset="0x6BE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER380_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER380_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER380_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER380_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER380_upper" offset="0x6BE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER381_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER381_lower" offset="0x6BE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER381_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER381_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER381_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER381_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER381_upper" offset="0x6BEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER382_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER382_lower" offset="0x6BF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER382_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER382_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER382_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER382_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER382_upper" offset="0x6BF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER383_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER383_lower" offset="0x6BF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER383_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER383_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER383_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER383_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER383_upper" offset="0x6BFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER384_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER384_lower" offset="0x6C00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER384_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER384_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER384_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER384_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER384_upper" offset="0x6C04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER385_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER385_lower" offset="0x6C08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER385_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER385_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER385_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER385_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER385_upper" offset="0x6C0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER386_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER386_lower" offset="0x6C10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER386_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER386_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER386_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER386_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER386_upper" offset="0x6C14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER387_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER387_lower" offset="0x6C18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER387_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER387_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER387_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER387_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER387_upper" offset="0x6C1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER388_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER388_lower" offset="0x6C20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER388_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER388_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER388_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER388_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER388_upper" offset="0x6C24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER389_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER389_lower" offset="0x6C28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER389_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER389_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER389_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER389_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER389_upper" offset="0x6C2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER390_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER390_lower" offset="0x6C30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER390_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER390_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER390_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER390_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER390_upper" offset="0x6C34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER391_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER391_lower" offset="0x6C38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER391_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER391_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER391_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER391_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER391_upper" offset="0x6C3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER392_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER392_lower" offset="0x6C40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER392_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER392_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER392_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER392_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER392_upper" offset="0x6C44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER393_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER393_lower" offset="0x6C48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER393_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER393_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER393_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER393_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER393_upper" offset="0x6C4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER394_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER394_lower" offset="0x6C50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER394_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER394_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER394_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER394_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER394_upper" offset="0x6C54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER395_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER395_lower" offset="0x6C58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER395_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER395_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER395_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER395_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER395_upper" offset="0x6C5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER396_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER396_lower" offset="0x6C60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER396_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER396_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER396_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER396_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER396_upper" offset="0x6C64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER397_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER397_lower" offset="0x6C68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER397_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER397_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER397_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER397_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER397_upper" offset="0x6C6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER398_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER398_lower" offset="0x6C70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER398_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER398_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER398_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER398_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER398_upper" offset="0x6C74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER399_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER399_lower" offset="0x6C78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER399_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER399_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER399_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER399_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER399_upper" offset="0x6C7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER400_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER400_lower" offset="0x6C80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER400_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER400_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER400_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER400_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER400_upper" offset="0x6C84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER401_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER401_lower" offset="0x6C88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER401_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER401_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER401_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER401_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER401_upper" offset="0x6C8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER402_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER402_lower" offset="0x6C90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER402_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER402_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER402_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER402_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER402_upper" offset="0x6C94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER403_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER403_lower" offset="0x6C98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER403_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER403_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER403_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER403_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER403_upper" offset="0x6C9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER404_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER404_lower" offset="0x6CA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER404_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER404_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER404_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER404_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER404_upper" offset="0x6CA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER405_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER405_lower" offset="0x6CA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER405_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER405_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER405_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER405_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER405_upper" offset="0x6CAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER406_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER406_lower" offset="0x6CB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER406_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER406_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER406_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER406_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER406_upper" offset="0x6CB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER407_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER407_lower" offset="0x6CB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER407_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER407_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER407_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER407_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER407_upper" offset="0x6CBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER408_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER408_lower" offset="0x6CC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER408_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER408_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER408_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER408_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER408_upper" offset="0x6CC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER409_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER409_lower" offset="0x6CC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER409_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER409_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER409_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER409_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER409_upper" offset="0x6CCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER410_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER410_lower" offset="0x6CD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER410_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER410_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER410_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER410_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER410_upper" offset="0x6CD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER411_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER411_lower" offset="0x6CD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER411_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER411_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER411_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER411_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER411_upper" offset="0x6CDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER412_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER412_lower" offset="0x6CE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER412_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER412_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER412_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER412_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER412_upper" offset="0x6CE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER413_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER413_lower" offset="0x6CE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER413_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER413_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER413_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER413_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER413_upper" offset="0x6CEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER414_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER414_lower" offset="0x6CF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER414_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER414_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER414_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER414_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER414_upper" offset="0x6CF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER415_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER415_lower" offset="0x6CF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER415_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER415_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER415_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER415_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER415_upper" offset="0x6CFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER416_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER416_lower" offset="0x6D00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER416_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER416_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER416_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER416_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER416_upper" offset="0x6D04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER417_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER417_lower" offset="0x6D08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER417_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER417_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER417_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER417_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER417_upper" offset="0x6D0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER418_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER418_lower" offset="0x6D10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER418_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER418_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER418_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER418_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER418_upper" offset="0x6D14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER419_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER419_lower" offset="0x6D18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER419_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER419_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER419_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER419_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER419_upper" offset="0x6D1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER420_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER420_lower" offset="0x6D20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER420_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER420_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER420_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER420_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER420_upper" offset="0x6D24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER421_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER421_lower" offset="0x6D28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER421_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER421_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER421_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER421_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER421_upper" offset="0x6D2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER422_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER422_lower" offset="0x6D30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER422_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER422_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER422_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER422_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER422_upper" offset="0x6D34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER423_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER423_lower" offset="0x6D38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER423_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER423_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER423_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER423_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER423_upper" offset="0x6D3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER424_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER424_lower" offset="0x6D40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER424_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER424_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER424_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER424_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER424_upper" offset="0x6D44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER425_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER425_lower" offset="0x6D48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER425_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER425_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER425_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER425_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER425_upper" offset="0x6D4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER426_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER426_lower" offset="0x6D50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER426_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER426_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER426_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER426_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER426_upper" offset="0x6D54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER427_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER427_lower" offset="0x6D58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER427_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER427_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER427_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER427_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER427_upper" offset="0x6D5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER428_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER428_lower" offset="0x6D60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER428_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER428_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER428_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER428_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER428_upper" offset="0x6D64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER429_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER429_lower" offset="0x6D68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER429_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER429_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER429_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER429_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER429_upper" offset="0x6D6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER430_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER430_lower" offset="0x6D70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER430_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER430_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER430_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER430_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER430_upper" offset="0x6D74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER431_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER431_lower" offset="0x6D78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER431_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER431_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER431_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER431_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER431_upper" offset="0x6D7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER432_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER432_lower" offset="0x6D80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER432_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER432_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER432_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER432_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER432_upper" offset="0x6D84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER433_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER433_lower" offset="0x6D88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER433_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER433_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER433_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER433_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER433_upper" offset="0x6D8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER434_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER434_lower" offset="0x6D90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER434_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER434_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER434_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER434_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER434_upper" offset="0x6D94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER435_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER435_lower" offset="0x6D98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER435_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER435_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER435_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER435_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER435_upper" offset="0x6D9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER436_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER436_lower" offset="0x6DA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER436_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER436_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER436_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER436_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER436_upper" offset="0x6DA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER437_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER437_lower" offset="0x6DA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER437_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER437_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER437_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER437_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER437_upper" offset="0x6DAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER438_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER438_lower" offset="0x6DB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER438_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER438_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER438_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER438_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER438_upper" offset="0x6DB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER439_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER439_lower" offset="0x6DB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER439_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER439_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER439_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER439_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER439_upper" offset="0x6DBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER440_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER440_lower" offset="0x6DC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER440_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER440_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER440_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER440_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER440_upper" offset="0x6DC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER441_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER441_lower" offset="0x6DC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER441_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER441_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER441_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER441_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER441_upper" offset="0x6DCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER442_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER442_lower" offset="0x6DD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER442_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER442_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER442_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER442_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER442_upper" offset="0x6DD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER443_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER443_lower" offset="0x6DD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER443_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER443_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER443_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER443_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER443_upper" offset="0x6DDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER444_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER444_lower" offset="0x6DE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER444_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER444_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER444_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER444_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER444_upper" offset="0x6DE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER445_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER445_lower" offset="0x6DE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER445_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER445_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER445_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER445_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER445_upper" offset="0x6DEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER446_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER446_lower" offset="0x6DF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER446_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER446_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER446_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER446_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER446_upper" offset="0x6DF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER447_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER447_lower" offset="0x6DF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER447_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER447_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER447_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER447_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER447_upper" offset="0x6DFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER448_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER448_lower" offset="0x6E00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER448_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER448_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER448_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER448_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER448_upper" offset="0x6E04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER449_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER449_lower" offset="0x6E08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER449_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER449_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER449_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER449_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER449_upper" offset="0x6E0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER450_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER450_lower" offset="0x6E10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER450_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER450_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER450_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER450_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER450_upper" offset="0x6E14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER451_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER451_lower" offset="0x6E18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER451_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER451_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER451_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER451_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER451_upper" offset="0x6E1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER452_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER452_lower" offset="0x6E20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER452_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER452_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER452_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER452_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER452_upper" offset="0x6E24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER453_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER453_lower" offset="0x6E28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER453_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER453_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER453_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER453_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER453_upper" offset="0x6E2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER454_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER454_lower" offset="0x6E30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER454_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER454_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER454_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER454_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER454_upper" offset="0x6E34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER455_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER455_lower" offset="0x6E38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER455_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER455_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER455_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER455_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER455_upper" offset="0x6E3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER456_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER456_lower" offset="0x6E40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER456_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER456_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER456_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER456_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER456_upper" offset="0x6E44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER457_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER457_lower" offset="0x6E48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER457_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER457_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER457_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER457_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER457_upper" offset="0x6E4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER458_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER458_lower" offset="0x6E50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER458_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER458_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER458_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER458_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER458_upper" offset="0x6E54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER459_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER459_lower" offset="0x6E58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER459_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER459_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER459_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER459_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER459_upper" offset="0x6E5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER460_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER460_lower" offset="0x6E60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER460_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER460_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER460_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER460_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER460_upper" offset="0x6E64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER461_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER461_lower" offset="0x6E68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER461_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER461_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER461_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER461_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER461_upper" offset="0x6E6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER462_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER462_lower" offset="0x6E70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER462_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER462_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER462_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER462_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER462_upper" offset="0x6E74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER463_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER463_lower" offset="0x6E78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER463_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER463_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER463_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER463_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER463_upper" offset="0x6E7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER464_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER464_lower" offset="0x6E80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER464_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER464_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER464_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER464_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER464_upper" offset="0x6E84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER465_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER465_lower" offset="0x6E88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER465_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER465_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER465_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER465_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER465_upper" offset="0x6E8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER466_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER466_lower" offset="0x6E90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER466_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER466_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER466_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER466_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER466_upper" offset="0x6E94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER467_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER467_lower" offset="0x6E98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER467_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER467_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER467_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER467_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER467_upper" offset="0x6E9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER468_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER468_lower" offset="0x6EA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER468_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER468_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER468_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER468_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER468_upper" offset="0x6EA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER469_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER469_lower" offset="0x6EA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER469_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER469_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER469_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER469_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER469_upper" offset="0x6EAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER470_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER470_lower" offset="0x6EB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER470_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER470_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER470_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER470_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER470_upper" offset="0x6EB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER471_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER471_lower" offset="0x6EB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER471_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER471_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER471_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER471_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER471_upper" offset="0x6EBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER472_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER472_lower" offset="0x6EC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER472_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER472_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER472_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER472_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER472_upper" offset="0x6EC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER473_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER473_lower" offset="0x6EC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER473_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER473_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER473_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER473_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER473_upper" offset="0x6ECC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER474_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER474_lower" offset="0x6ED0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER474_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER474_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER474_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER474_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER474_upper" offset="0x6ED4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER475_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER475_lower" offset="0x6ED8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER475_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER475_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER475_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER475_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER475_upper" offset="0x6EDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER476_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER476_lower" offset="0x6EE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER476_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER476_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER476_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER476_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER476_upper" offset="0x6EE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER477_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER477_lower" offset="0x6EE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER477_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER477_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER477_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER477_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER477_upper" offset="0x6EEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER478_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER478_lower" offset="0x6EF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER478_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER478_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER478_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER478_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER478_upper" offset="0x6EF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER479_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER479_lower" offset="0x6EF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER479_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER479_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER479_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER479_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER479_upper" offset="0x6EFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER480_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER480_lower" offset="0x6F00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER480_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER480_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER480_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER480_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER480_upper" offset="0x6F04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER481_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER481_lower" offset="0x6F08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER481_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER481_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER481_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER481_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER481_upper" offset="0x6F0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER482_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER482_lower" offset="0x6F10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER482_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER482_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER482_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER482_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER482_upper" offset="0x6F14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER483_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER483_lower" offset="0x6F18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER483_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER483_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER483_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER483_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER483_upper" offset="0x6F1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER484_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER484_lower" offset="0x6F20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER484_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER484_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER484_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER484_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER484_upper" offset="0x6F24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER485_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER485_lower" offset="0x6F28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER485_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER485_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER485_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER485_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER485_upper" offset="0x6F2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER486_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER486_lower" offset="0x6F30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER486_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER486_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER486_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER486_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER486_upper" offset="0x6F34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER487_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER487_lower" offset="0x6F38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER487_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER487_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER487_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER487_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER487_upper" offset="0x6F3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER488_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER488_lower" offset="0x6F40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER488_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER488_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER488_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER488_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER488_upper" offset="0x6F44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER489_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER489_lower" offset="0x6F48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER489_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER489_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER489_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER489_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER489_upper" offset="0x6F4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER490_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER490_lower" offset="0x6F50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER490_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER490_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER490_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER490_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER490_upper" offset="0x6F54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER491_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER491_lower" offset="0x6F58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER491_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER491_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER491_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER491_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER491_upper" offset="0x6F5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER492_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER492_lower" offset="0x6F60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER492_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER492_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER492_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER492_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER492_upper" offset="0x6F64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER493_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER493_lower" offset="0x6F68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER493_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER493_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER493_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER493_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER493_upper" offset="0x6F6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER494_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER494_lower" offset="0x6F70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER494_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER494_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER494_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER494_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER494_upper" offset="0x6F74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER495_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER495_lower" offset="0x6F78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER495_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER495_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER495_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER495_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER495_upper" offset="0x6F7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER496_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER496_lower" offset="0x6F80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER496_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER496_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER496_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER496_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER496_upper" offset="0x6F84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER497_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER497_lower" offset="0x6F88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER497_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER497_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER497_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER497_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER497_upper" offset="0x6F8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER498_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER498_lower" offset="0x6F90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER498_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER498_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER498_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER498_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER498_upper" offset="0x6F94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER499_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER499_lower" offset="0x6F98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER499_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER499_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER499_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER499_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER499_upper" offset="0x6F9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER500_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER500_lower" offset="0x6FA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER500_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER500_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER500_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER500_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER500_upper" offset="0x6FA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER501_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER501_lower" offset="0x6FA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER501_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER501_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER501_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER501_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER501_upper" offset="0x6FAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER502_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER502_lower" offset="0x6FB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER502_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER502_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER502_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER502_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER502_upper" offset="0x6FB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER503_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER503_lower" offset="0x6FB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER503_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER503_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER503_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER503_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER503_upper" offset="0x6FBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER504_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER504_lower" offset="0x6FC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER504_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER504_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER504_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER504_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER504_upper" offset="0x6FC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER505_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER505_lower" offset="0x6FC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER505_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER505_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER505_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER505_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER505_upper" offset="0x6FCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER506_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER506_lower" offset="0x6FD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER506_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER506_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER506_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER506_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER506_upper" offset="0x6FD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER507_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER507_lower" offset="0x6FD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER507_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER507_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER507_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER507_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER507_upper" offset="0x6FDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER508_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER508_lower" offset="0x6FE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER508_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER508_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER508_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER508_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER508_upper" offset="0x6FE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER509_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER509_lower" offset="0x6FE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER509_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER509_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER509_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER509_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER509_upper" offset="0x6FEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER510_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER510_lower" offset="0x6FF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER510_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER510_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER510_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER510_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER510_upper" offset="0x6FF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER511_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER511_lower" offset="0x6FF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER511_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER511_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER511_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER511_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER511_upper" offset="0x6FFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER512_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER512_lower" offset="0x7000" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER512_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER512_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER512_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER512_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER512_upper" offset="0x7004" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER513_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER513_lower" offset="0x7008" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER513_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER513_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER513_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER513_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER513_upper" offset="0x700C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER514_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER514_lower" offset="0x7010" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER514_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER514_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER514_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER514_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER514_upper" offset="0x7014" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER515_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER515_lower" offset="0x7018" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER515_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER515_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER515_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER515_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER515_upper" offset="0x701C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER516_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER516_lower" offset="0x7020" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER516_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER516_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER516_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER516_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER516_upper" offset="0x7024" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER517_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER517_lower" offset="0x7028" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER517_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER517_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER517_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER517_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER517_upper" offset="0x702C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER518_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER518_lower" offset="0x7030" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER518_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER518_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER518_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER518_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER518_upper" offset="0x7034" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER519_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER519_lower" offset="0x7038" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER519_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER519_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER519_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER519_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER519_upper" offset="0x703C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER520_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER520_lower" offset="0x7040" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER520_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER520_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER520_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER520_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER520_upper" offset="0x7044" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER521_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER521_lower" offset="0x7048" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER521_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER521_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER521_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER521_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER521_upper" offset="0x704C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER522_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER522_lower" offset="0x7050" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER522_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER522_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER522_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER522_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER522_upper" offset="0x7054" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER523_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER523_lower" offset="0x7058" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER523_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER523_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER523_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER523_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER523_upper" offset="0x705C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER524_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER524_lower" offset="0x7060" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER524_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER524_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER524_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER524_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER524_upper" offset="0x7064" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER525_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER525_lower" offset="0x7068" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER525_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER525_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER525_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER525_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER525_upper" offset="0x706C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER526_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER526_lower" offset="0x7070" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER526_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER526_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER526_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER526_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER526_upper" offset="0x7074" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER527_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER527_lower" offset="0x7078" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER527_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER527_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER527_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER527_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER527_upper" offset="0x707C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER528_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER528_lower" offset="0x7080" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER528_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER528_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER528_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER528_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER528_upper" offset="0x7084" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER529_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER529_lower" offset="0x7088" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER529_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER529_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER529_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER529_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER529_upper" offset="0x708C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER530_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER530_lower" offset="0x7090" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER530_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER530_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER530_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER530_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER530_upper" offset="0x7094" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER531_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER531_lower" offset="0x7098" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER531_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER531_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER531_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER531_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER531_upper" offset="0x709C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER532_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER532_lower" offset="0x70A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER532_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER532_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER532_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER532_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER532_upper" offset="0x70A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER533_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER533_lower" offset="0x70A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER533_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER533_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER533_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER533_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER533_upper" offset="0x70AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER534_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER534_lower" offset="0x70B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER534_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER534_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER534_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER534_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER534_upper" offset="0x70B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER535_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER535_lower" offset="0x70B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER535_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER535_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER535_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER535_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER535_upper" offset="0x70BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER536_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER536_lower" offset="0x70C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER536_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER536_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER536_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER536_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER536_upper" offset="0x70C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER537_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER537_lower" offset="0x70C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER537_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER537_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER537_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER537_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER537_upper" offset="0x70CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER538_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER538_lower" offset="0x70D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER538_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER538_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER538_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER538_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER538_upper" offset="0x70D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER539_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER539_lower" offset="0x70D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER539_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER539_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER539_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER539_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER539_upper" offset="0x70DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER540_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER540_lower" offset="0x70E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER540_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER540_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER540_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER540_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER540_upper" offset="0x70E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER541_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER541_lower" offset="0x70E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER541_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER541_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER541_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER541_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER541_upper" offset="0x70EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER542_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER542_lower" offset="0x70F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER542_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER542_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER542_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER542_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER542_upper" offset="0x70F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER543_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER543_lower" offset="0x70F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER543_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER543_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER543_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER543_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER543_upper" offset="0x70FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER544_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER544_lower" offset="0x7100" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER544_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER544_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER544_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER544_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER544_upper" offset="0x7104" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER545_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER545_lower" offset="0x7108" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER545_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER545_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER545_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER545_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER545_upper" offset="0x710C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER546_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER546_lower" offset="0x7110" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER546_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER546_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER546_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER546_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER546_upper" offset="0x7114" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER547_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER547_lower" offset="0x7118" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER547_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER547_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER547_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER547_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER547_upper" offset="0x711C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER548_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER548_lower" offset="0x7120" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER548_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER548_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER548_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER548_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER548_upper" offset="0x7124" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER549_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER549_lower" offset="0x7128" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER549_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER549_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER549_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER549_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER549_upper" offset="0x712C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER550_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER550_lower" offset="0x7130" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER550_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER550_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER550_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER550_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER550_upper" offset="0x7134" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER551_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER551_lower" offset="0x7138" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER551_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER551_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER551_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER551_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER551_upper" offset="0x713C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER552_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER552_lower" offset="0x7140" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER552_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER552_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER552_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER552_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER552_upper" offset="0x7144" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER553_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER553_lower" offset="0x7148" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER553_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER553_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER553_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER553_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER553_upper" offset="0x714C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER554_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER554_lower" offset="0x7150" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER554_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER554_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER554_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER554_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER554_upper" offset="0x7154" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER555_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER555_lower" offset="0x7158" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER555_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER555_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER555_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER555_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER555_upper" offset="0x715C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER556_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER556_lower" offset="0x7160" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER556_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER556_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER556_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER556_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER556_upper" offset="0x7164" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER557_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER557_lower" offset="0x7168" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER557_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER557_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER557_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER557_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER557_upper" offset="0x716C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER558_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER558_lower" offset="0x7170" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER558_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER558_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER558_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER558_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER558_upper" offset="0x7174" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER559_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER559_lower" offset="0x7178" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER559_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER559_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER559_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER559_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER559_upper" offset="0x717C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER560_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER560_lower" offset="0x7180" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER560_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER560_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER560_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER560_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER560_upper" offset="0x7184" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER561_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER561_lower" offset="0x7188" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER561_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER561_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER561_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER561_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER561_upper" offset="0x718C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER562_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER562_lower" offset="0x7190" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER562_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER562_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER562_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER562_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER562_upper" offset="0x7194" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER563_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER563_lower" offset="0x7198" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER563_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER563_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER563_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER563_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER563_upper" offset="0x719C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER564_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER564_lower" offset="0x71A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER564_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER564_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER564_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER564_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER564_upper" offset="0x71A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER565_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER565_lower" offset="0x71A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER565_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER565_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER565_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER565_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER565_upper" offset="0x71AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER566_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER566_lower" offset="0x71B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER566_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER566_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER566_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER566_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER566_upper" offset="0x71B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER567_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER567_lower" offset="0x71B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER567_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER567_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER567_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER567_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER567_upper" offset="0x71BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER568_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER568_lower" offset="0x71C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER568_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER568_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER568_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER568_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER568_upper" offset="0x71C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER569_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER569_lower" offset="0x71C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER569_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER569_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER569_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER569_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER569_upper" offset="0x71CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER570_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER570_lower" offset="0x71D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER570_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER570_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER570_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER570_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER570_upper" offset="0x71D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER571_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER571_lower" offset="0x71D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER571_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER571_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER571_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER571_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER571_upper" offset="0x71DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER572_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER572_lower" offset="0x71E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER572_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER572_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER572_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER572_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER572_upper" offset="0x71E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER573_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER573_lower" offset="0x71E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER573_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER573_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER573_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER573_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER573_upper" offset="0x71EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER574_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER574_lower" offset="0x71F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER574_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER574_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER574_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER574_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER574_upper" offset="0x71F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER575_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER575_lower" offset="0x71F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER575_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER575_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER575_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER575_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER575_upper" offset="0x71FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER576_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER576_lower" offset="0x7200" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER576_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER576_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER576_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER576_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER576_upper" offset="0x7204" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER577_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER577_lower" offset="0x7208" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER577_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER577_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER577_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER577_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER577_upper" offset="0x720C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER578_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER578_lower" offset="0x7210" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER578_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER578_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER578_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER578_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER578_upper" offset="0x7214" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER579_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER579_lower" offset="0x7218" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER579_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER579_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER579_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER579_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER579_upper" offset="0x721C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER580_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER580_lower" offset="0x7220" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER580_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER580_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER580_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER580_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER580_upper" offset="0x7224" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER581_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER581_lower" offset="0x7228" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER581_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER581_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER581_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER581_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER581_upper" offset="0x722C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER582_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER582_lower" offset="0x7230" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER582_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER582_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER582_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER582_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER582_upper" offset="0x7234" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER583_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER583_lower" offset="0x7238" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER583_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER583_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER583_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER583_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER583_upper" offset="0x723C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER584_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER584_lower" offset="0x7240" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER584_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER584_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER584_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER584_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER584_upper" offset="0x7244" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER585_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER585_lower" offset="0x7248" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER585_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER585_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER585_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER585_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER585_upper" offset="0x724C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER586_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER586_lower" offset="0x7250" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER586_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER586_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER586_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER586_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER586_upper" offset="0x7254" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER587_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER587_lower" offset="0x7258" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER587_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER587_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER587_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER587_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER587_upper" offset="0x725C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER588_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER588_lower" offset="0x7260" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER588_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER588_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER588_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER588_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER588_upper" offset="0x7264" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER589_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER589_lower" offset="0x7268" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER589_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER589_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER589_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER589_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER589_upper" offset="0x726C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER590_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER590_lower" offset="0x7270" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER590_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER590_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER590_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER590_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER590_upper" offset="0x7274" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER591_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER591_lower" offset="0x7278" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER591_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER591_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER591_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER591_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER591_upper" offset="0x727C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER592_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER592_lower" offset="0x7280" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER592_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER592_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER592_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER592_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER592_upper" offset="0x7284" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER593_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER593_lower" offset="0x7288" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER593_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER593_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER593_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER593_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER593_upper" offset="0x728C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER594_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER594_lower" offset="0x7290" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER594_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER594_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER594_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER594_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER594_upper" offset="0x7294" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER595_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER595_lower" offset="0x7298" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER595_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER595_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER595_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER595_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER595_upper" offset="0x729C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER596_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER596_lower" offset="0x72A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER596_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER596_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER596_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER596_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER596_upper" offset="0x72A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER597_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER597_lower" offset="0x72A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER597_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER597_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER597_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER597_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER597_upper" offset="0x72AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER598_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER598_lower" offset="0x72B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER598_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER598_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER598_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER598_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER598_upper" offset="0x72B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER599_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER599_lower" offset="0x72B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER599_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER599_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER599_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER599_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER599_upper" offset="0x72BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER600_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER600_lower" offset="0x72C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER600_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER600_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER600_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER600_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER600_upper" offset="0x72C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER601_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER601_lower" offset="0x72C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER601_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER601_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER601_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER601_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER601_upper" offset="0x72CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER602_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER602_lower" offset="0x72D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER602_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER602_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER602_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER602_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER602_upper" offset="0x72D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER603_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER603_lower" offset="0x72D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER603_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER603_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER603_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER603_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER603_upper" offset="0x72DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER604_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER604_lower" offset="0x72E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER604_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER604_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER604_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER604_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER604_upper" offset="0x72E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER605_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER605_lower" offset="0x72E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER605_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER605_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER605_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER605_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER605_upper" offset="0x72EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER606_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER606_lower" offset="0x72F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER606_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER606_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER606_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER606_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER606_upper" offset="0x72F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER607_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER607_lower" offset="0x72F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER607_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER607_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER607_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER607_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER607_upper" offset="0x72FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER608_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER608_lower" offset="0x7300" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER608_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER608_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER608_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER608_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER608_upper" offset="0x7304" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER609_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER609_lower" offset="0x7308" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER609_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER609_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER609_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER609_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER609_upper" offset="0x730C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER610_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER610_lower" offset="0x7310" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER610_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER610_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER610_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER610_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER610_upper" offset="0x7314" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER611_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER611_lower" offset="0x7318" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER611_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER611_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER611_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER611_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER611_upper" offset="0x731C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER612_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER612_lower" offset="0x7320" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER612_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER612_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER612_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER612_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER612_upper" offset="0x7324" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER613_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER613_lower" offset="0x7328" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER613_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER613_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER613_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER613_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER613_upper" offset="0x732C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER614_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER614_lower" offset="0x7330" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER614_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER614_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER614_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER614_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER614_upper" offset="0x7334" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER615_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER615_lower" offset="0x7338" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER615_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER615_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER615_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER615_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER615_upper" offset="0x733C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER616_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER616_lower" offset="0x7340" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER616_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER616_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER616_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER616_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER616_upper" offset="0x7344" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER617_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER617_lower" offset="0x7348" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER617_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER617_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER617_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER617_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER617_upper" offset="0x734C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER618_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER618_lower" offset="0x7350" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER618_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER618_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER618_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER618_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER618_upper" offset="0x7354" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER619_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER619_lower" offset="0x7358" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER619_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER619_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER619_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER619_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER619_upper" offset="0x735C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER620_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER620_lower" offset="0x7360" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER620_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER620_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER620_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER620_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER620_upper" offset="0x7364" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER621_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER621_lower" offset="0x7368" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER621_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER621_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER621_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER621_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER621_upper" offset="0x736C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER622_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER622_lower" offset="0x7370" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER622_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER622_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER622_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER622_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER622_upper" offset="0x7374" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER623_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER623_lower" offset="0x7378" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER623_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER623_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER623_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER623_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER623_upper" offset="0x737C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER624_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER624_lower" offset="0x7380" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER624_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER624_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER624_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER624_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER624_upper" offset="0x7384" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER625_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER625_lower" offset="0x7388" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER625_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER625_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER625_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER625_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER625_upper" offset="0x738C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER626_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER626_lower" offset="0x7390" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER626_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER626_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER626_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER626_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER626_upper" offset="0x7394" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER627_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER627_lower" offset="0x7398" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER627_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER627_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER627_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER627_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER627_upper" offset="0x739C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER628_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER628_lower" offset="0x73A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER628_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER628_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER628_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER628_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER628_upper" offset="0x73A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER629_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER629_lower" offset="0x73A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER629_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER629_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER629_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER629_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER629_upper" offset="0x73AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER630_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER630_lower" offset="0x73B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER630_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER630_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER630_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER630_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER630_upper" offset="0x73B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER631_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER631_lower" offset="0x73B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER631_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER631_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER631_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER631_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER631_upper" offset="0x73BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER632_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER632_lower" offset="0x73C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER632_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER632_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER632_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER632_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER632_upper" offset="0x73C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER633_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER633_lower" offset="0x73C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER633_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER633_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER633_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER633_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER633_upper" offset="0x73CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER634_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER634_lower" offset="0x73D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER634_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER634_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER634_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER634_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER634_upper" offset="0x73D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER635_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER635_lower" offset="0x73D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER635_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER635_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER635_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER635_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER635_upper" offset="0x73DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER636_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER636_lower" offset="0x73E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER636_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER636_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER636_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER636_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER636_upper" offset="0x73E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER637_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER637_lower" offset="0x73E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER637_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER637_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER637_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER637_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER637_upper" offset="0x73EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER638_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER638_lower" offset="0x73F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER638_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER638_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER638_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER638_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER638_upper" offset="0x73F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER639_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER639_lower" offset="0x73F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER639_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER639_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER639_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER639_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER639_upper" offset="0x73FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER640_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER640_lower" offset="0x7400" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER640_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER640_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER640_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER640_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER640_upper" offset="0x7404" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER641_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER641_lower" offset="0x7408" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER641_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER641_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER641_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER641_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER641_upper" offset="0x740C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER642_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER642_lower" offset="0x7410" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER642_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER642_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER642_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER642_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER642_upper" offset="0x7414" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER643_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER643_lower" offset="0x7418" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER643_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER643_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER643_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER643_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER643_upper" offset="0x741C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER644_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER644_lower" offset="0x7420" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER644_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER644_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER644_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER644_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER644_upper" offset="0x7424" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER645_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER645_lower" offset="0x7428" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER645_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER645_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER645_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER645_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER645_upper" offset="0x742C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER646_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER646_lower" offset="0x7430" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER646_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER646_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER646_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER646_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER646_upper" offset="0x7434" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER647_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER647_lower" offset="0x7438" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER647_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER647_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER647_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER647_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER647_upper" offset="0x743C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER648_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER648_lower" offset="0x7440" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER648_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER648_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER648_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER648_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER648_upper" offset="0x7444" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER649_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER649_lower" offset="0x7448" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER649_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER649_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER649_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER649_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER649_upper" offset="0x744C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER650_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER650_lower" offset="0x7450" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER650_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER650_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER650_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER650_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER650_upper" offset="0x7454" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER651_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER651_lower" offset="0x7458" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER651_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER651_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER651_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER651_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER651_upper" offset="0x745C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER652_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER652_lower" offset="0x7460" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER652_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER652_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER652_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER652_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER652_upper" offset="0x7464" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER653_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER653_lower" offset="0x7468" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER653_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER653_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER653_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER653_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER653_upper" offset="0x746C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER654_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER654_lower" offset="0x7470" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER654_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER654_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER654_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER654_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER654_upper" offset="0x7474" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER655_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER655_lower" offset="0x7478" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER655_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER655_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER655_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER655_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER655_upper" offset="0x747C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER656_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER656_lower" offset="0x7480" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER656_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER656_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER656_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER656_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER656_upper" offset="0x7484" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER657_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER657_lower" offset="0x7488" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER657_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER657_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER657_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER657_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER657_upper" offset="0x748C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER658_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER658_lower" offset="0x7490" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER658_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER658_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER658_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER658_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER658_upper" offset="0x7494" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER659_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER659_lower" offset="0x7498" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER659_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER659_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER659_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER659_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER659_upper" offset="0x749C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER660_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER660_lower" offset="0x74A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER660_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER660_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER660_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER660_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER660_upper" offset="0x74A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER661_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER661_lower" offset="0x74A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER661_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER661_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER661_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER661_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER661_upper" offset="0x74AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER662_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER662_lower" offset="0x74B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER662_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER662_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER662_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER662_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER662_upper" offset="0x74B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER663_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER663_lower" offset="0x74B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER663_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER663_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER663_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER663_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER663_upper" offset="0x74BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER664_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER664_lower" offset="0x74C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER664_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER664_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER664_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER664_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER664_upper" offset="0x74C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER665_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER665_lower" offset="0x74C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER665_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER665_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER665_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER665_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER665_upper" offset="0x74CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER666_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER666_lower" offset="0x74D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER666_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER666_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER666_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER666_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER666_upper" offset="0x74D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER667_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER667_lower" offset="0x74D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER667_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER667_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER667_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER667_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER667_upper" offset="0x74DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER668_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER668_lower" offset="0x74E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER668_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER668_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER668_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER668_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER668_upper" offset="0x74E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER669_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER669_lower" offset="0x74E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER669_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER669_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER669_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER669_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER669_upper" offset="0x74EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER670_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER670_lower" offset="0x74F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER670_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER670_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER670_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER670_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER670_upper" offset="0x74F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER671_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER671_lower" offset="0x74F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER671_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER671_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER671_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER671_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER671_upper" offset="0x74FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER672_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER672_lower" offset="0x7500" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER672_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER672_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER672_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER672_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER672_upper" offset="0x7504" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER673_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER673_lower" offset="0x7508" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER673_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER673_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER673_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER673_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER673_upper" offset="0x750C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER674_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER674_lower" offset="0x7510" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER674_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER674_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER674_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER674_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER674_upper" offset="0x7514" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER675_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER675_lower" offset="0x7518" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER675_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER675_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER675_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER675_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER675_upper" offset="0x751C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER676_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER676_lower" offset="0x7520" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER676_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER676_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER676_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER676_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER676_upper" offset="0x7524" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER677_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER677_lower" offset="0x7528" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER677_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER677_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER677_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER677_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER677_upper" offset="0x752C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER678_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER678_lower" offset="0x7530" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER678_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER678_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER678_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER678_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER678_upper" offset="0x7534" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER679_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER679_lower" offset="0x7538" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER679_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER679_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER679_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER679_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER679_upper" offset="0x753C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER680_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER680_lower" offset="0x7540" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER680_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER680_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER680_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER680_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER680_upper" offset="0x7544" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER681_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER681_lower" offset="0x7548" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER681_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER681_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER681_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER681_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER681_upper" offset="0x754C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER682_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER682_lower" offset="0x7550" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER682_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER682_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER682_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER682_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER682_upper" offset="0x7554" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER683_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER683_lower" offset="0x7558" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER683_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER683_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER683_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER683_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER683_upper" offset="0x755C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER684_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER684_lower" offset="0x7560" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER684_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER684_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER684_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER684_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER684_upper" offset="0x7564" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER685_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER685_lower" offset="0x7568" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER685_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER685_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER685_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER685_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER685_upper" offset="0x756C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER686_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER686_lower" offset="0x7570" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER686_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER686_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER686_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER686_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER686_upper" offset="0x7574" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER687_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER687_lower" offset="0x7578" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER687_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER687_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER687_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER687_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER687_upper" offset="0x757C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER688_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER688_lower" offset="0x7580" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER688_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER688_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER688_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER688_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER688_upper" offset="0x7584" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER689_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER689_lower" offset="0x7588" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER689_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER689_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER689_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER689_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER689_upper" offset="0x758C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER690_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER690_lower" offset="0x7590" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER690_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER690_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER690_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER690_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER690_upper" offset="0x7594" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER691_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER691_lower" offset="0x7598" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER691_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER691_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER691_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER691_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER691_upper" offset="0x759C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER692_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER692_lower" offset="0x75A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER692_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER692_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER692_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER692_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER692_upper" offset="0x75A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER693_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER693_lower" offset="0x75A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER693_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER693_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER693_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER693_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER693_upper" offset="0x75AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER694_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER694_lower" offset="0x75B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER694_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER694_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER694_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER694_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER694_upper" offset="0x75B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER695_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER695_lower" offset="0x75B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER695_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER695_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER695_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER695_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER695_upper" offset="0x75BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER696_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER696_lower" offset="0x75C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER696_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER696_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER696_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER696_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER696_upper" offset="0x75C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER697_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER697_lower" offset="0x75C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER697_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER697_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER697_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER697_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER697_upper" offset="0x75CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER698_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER698_lower" offset="0x75D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER698_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER698_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER698_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER698_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER698_upper" offset="0x75D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER699_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER699_lower" offset="0x75D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER699_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER699_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER699_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER699_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER699_upper" offset="0x75DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER700_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER700_lower" offset="0x75E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER700_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER700_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER700_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER700_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER700_upper" offset="0x75E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER701_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER701_lower" offset="0x75E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER701_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER701_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER701_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER701_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER701_upper" offset="0x75EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER702_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER702_lower" offset="0x75F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER702_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER702_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER702_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER702_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER702_upper" offset="0x75F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER703_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER703_lower" offset="0x75F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER703_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER703_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER703_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER703_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER703_upper" offset="0x75FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER704_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER704_lower" offset="0x7600" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER704_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER704_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER704_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER704_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER704_upper" offset="0x7604" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER705_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER705_lower" offset="0x7608" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER705_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER705_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER705_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER705_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER705_upper" offset="0x760C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER706_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER706_lower" offset="0x7610" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER706_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER706_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER706_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER706_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER706_upper" offset="0x7614" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER707_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER707_lower" offset="0x7618" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER707_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER707_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER707_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER707_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER707_upper" offset="0x761C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER708_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER708_lower" offset="0x7620" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER708_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER708_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER708_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER708_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER708_upper" offset="0x7624" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER709_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER709_lower" offset="0x7628" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER709_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER709_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER709_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER709_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER709_upper" offset="0x762C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER710_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER710_lower" offset="0x7630" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER710_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER710_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER710_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER710_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER710_upper" offset="0x7634" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER711_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER711_lower" offset="0x7638" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER711_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER711_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER711_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER711_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER711_upper" offset="0x763C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER712_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER712_lower" offset="0x7640" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER712_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER712_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER712_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER712_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER712_upper" offset="0x7644" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER713_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER713_lower" offset="0x7648" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER713_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER713_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER713_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER713_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER713_upper" offset="0x764C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER714_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER714_lower" offset="0x7650" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER714_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER714_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER714_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER714_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER714_upper" offset="0x7654" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER715_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER715_lower" offset="0x7658" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER715_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER715_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER715_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER715_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER715_upper" offset="0x765C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER716_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER716_lower" offset="0x7660" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER716_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER716_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER716_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER716_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER716_upper" offset="0x7664" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER717_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER717_lower" offset="0x7668" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER717_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER717_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER717_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER717_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER717_upper" offset="0x766C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER718_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER718_lower" offset="0x7670" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER718_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER718_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER718_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER718_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER718_upper" offset="0x7674" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER719_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER719_lower" offset="0x7678" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER719_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER719_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER719_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER719_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER719_upper" offset="0x767C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER720_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER720_lower" offset="0x7680" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER720_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER720_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER720_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER720_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER720_upper" offset="0x7684" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER721_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER721_lower" offset="0x7688" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER721_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER721_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER721_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER721_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER721_upper" offset="0x768C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER722_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER722_lower" offset="0x7690" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER722_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER722_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER722_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER722_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER722_upper" offset="0x7694" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER723_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER723_lower" offset="0x7698" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER723_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER723_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER723_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER723_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER723_upper" offset="0x769C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER724_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER724_lower" offset="0x76A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER724_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER724_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER724_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER724_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER724_upper" offset="0x76A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER725_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER725_lower" offset="0x76A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER725_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER725_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER725_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER725_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER725_upper" offset="0x76AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER726_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER726_lower" offset="0x76B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER726_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER726_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER726_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER726_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER726_upper" offset="0x76B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER727_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER727_lower" offset="0x76B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER727_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER727_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER727_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER727_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER727_upper" offset="0x76BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER728_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER728_lower" offset="0x76C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER728_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER728_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER728_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER728_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER728_upper" offset="0x76C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER729_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER729_lower" offset="0x76C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER729_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER729_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER729_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER729_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER729_upper" offset="0x76CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER730_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER730_lower" offset="0x76D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER730_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER730_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER730_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER730_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER730_upper" offset="0x76D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER731_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER731_lower" offset="0x76D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER731_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER731_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER731_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER731_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER731_upper" offset="0x76DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER732_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER732_lower" offset="0x76E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER732_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER732_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER732_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER732_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER732_upper" offset="0x76E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER733_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER733_lower" offset="0x76E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER733_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER733_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER733_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER733_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER733_upper" offset="0x76EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER734_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER734_lower" offset="0x76F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER734_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER734_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER734_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER734_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER734_upper" offset="0x76F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER735_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER735_lower" offset="0x76F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER735_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER735_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER735_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER735_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER735_upper" offset="0x76FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER736_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER736_lower" offset="0x7700" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER736_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER736_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER736_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER736_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER736_upper" offset="0x7704" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER737_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER737_lower" offset="0x7708" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER737_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER737_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER737_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER737_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER737_upper" offset="0x770C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER738_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER738_lower" offset="0x7710" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER738_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER738_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER738_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER738_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER738_upper" offset="0x7714" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER739_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER739_lower" offset="0x7718" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER739_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER739_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER739_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER739_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER739_upper" offset="0x771C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER740_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER740_lower" offset="0x7720" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER740_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER740_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER740_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER740_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER740_upper" offset="0x7724" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER741_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER741_lower" offset="0x7728" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER741_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER741_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER741_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER741_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER741_upper" offset="0x772C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER742_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER742_lower" offset="0x7730" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER742_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER742_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER742_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER742_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER742_upper" offset="0x7734" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER743_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER743_lower" offset="0x7738" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER743_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER743_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER743_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER743_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER743_upper" offset="0x773C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER744_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER744_lower" offset="0x7740" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER744_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER744_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER744_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER744_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER744_upper" offset="0x7744" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER745_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER745_lower" offset="0x7748" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER745_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER745_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER745_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER745_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER745_upper" offset="0x774C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER746_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER746_lower" offset="0x7750" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER746_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER746_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER746_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER746_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER746_upper" offset="0x7754" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER747_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER747_lower" offset="0x7758" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER747_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER747_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER747_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER747_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER747_upper" offset="0x775C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER748_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER748_lower" offset="0x7760" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER748_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER748_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER748_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER748_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER748_upper" offset="0x7764" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER749_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER749_lower" offset="0x7768" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER749_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER749_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER749_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER749_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER749_upper" offset="0x776C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER750_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER750_lower" offset="0x7770" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER750_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER750_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER750_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER750_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER750_upper" offset="0x7774" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER751_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER751_lower" offset="0x7778" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER751_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER751_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER751_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER751_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER751_upper" offset="0x777C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER752_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER752_lower" offset="0x7780" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER752_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER752_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER752_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER752_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER752_upper" offset="0x7784" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER753_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER753_lower" offset="0x7788" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER753_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER753_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER753_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER753_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER753_upper" offset="0x778C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER754_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER754_lower" offset="0x7790" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER754_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER754_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER754_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER754_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER754_upper" offset="0x7794" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER755_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER755_lower" offset="0x7798" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER755_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER755_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER755_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER755_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER755_upper" offset="0x779C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER756_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER756_lower" offset="0x77A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER756_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER756_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER756_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER756_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER756_upper" offset="0x77A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER757_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER757_lower" offset="0x77A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER757_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER757_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER757_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER757_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER757_upper" offset="0x77AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER758_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER758_lower" offset="0x77B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER758_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER758_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER758_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER758_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER758_upper" offset="0x77B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER759_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER759_lower" offset="0x77B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER759_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER759_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER759_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER759_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER759_upper" offset="0x77BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER760_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER760_lower" offset="0x77C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER760_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER760_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER760_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER760_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER760_upper" offset="0x77C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER761_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER761_lower" offset="0x77C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER761_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER761_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER761_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER761_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER761_upper" offset="0x77CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER762_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER762_lower" offset="0x77D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER762_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER762_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER762_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER762_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER762_upper" offset="0x77D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER763_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER763_lower" offset="0x77D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER763_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER763_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER763_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER763_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER763_upper" offset="0x77DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER764_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER764_lower" offset="0x77E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER764_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER764_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER764_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER764_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER764_upper" offset="0x77E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER765_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER765_lower" offset="0x77E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER765_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER765_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER765_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER765_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER765_upper" offset="0x77EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER766_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER766_lower" offset="0x77F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER766_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER766_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER766_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER766_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER766_upper" offset="0x77F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER767_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER767_lower" offset="0x77F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER767_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER767_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER767_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER767_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER767_upper" offset="0x77FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER768_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER768_lower" offset="0x7800" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER768_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER768_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER768_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER768_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER768_upper" offset="0x7804" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER769_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER769_lower" offset="0x7808" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER769_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER769_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER769_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER769_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER769_upper" offset="0x780C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER770_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER770_lower" offset="0x7810" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER770_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER770_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER770_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER770_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER770_upper" offset="0x7814" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER771_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER771_lower" offset="0x7818" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER771_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER771_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER771_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER771_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER771_upper" offset="0x781C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER772_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER772_lower" offset="0x7820" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER772_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER772_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER772_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER772_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER772_upper" offset="0x7824" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER773_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER773_lower" offset="0x7828" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER773_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER773_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER773_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER773_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER773_upper" offset="0x782C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER774_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER774_lower" offset="0x7830" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER774_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER774_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER774_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER774_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER774_upper" offset="0x7834" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER775_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER775_lower" offset="0x7838" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER775_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER775_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER775_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER775_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER775_upper" offset="0x783C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER776_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER776_lower" offset="0x7840" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER776_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER776_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER776_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER776_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER776_upper" offset="0x7844" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER777_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER777_lower" offset="0x7848" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER777_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER777_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER777_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER777_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER777_upper" offset="0x784C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER778_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER778_lower" offset="0x7850" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER778_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER778_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER778_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER778_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER778_upper" offset="0x7854" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER779_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER779_lower" offset="0x7858" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER779_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER779_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER779_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER779_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER779_upper" offset="0x785C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER780_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER780_lower" offset="0x7860" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER780_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER780_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER780_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER780_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER780_upper" offset="0x7864" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER781_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER781_lower" offset="0x7868" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER781_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER781_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER781_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER781_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER781_upper" offset="0x786C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER782_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER782_lower" offset="0x7870" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER782_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER782_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER782_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER782_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER782_upper" offset="0x7874" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER783_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER783_lower" offset="0x7878" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER783_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER783_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER783_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER783_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER783_upper" offset="0x787C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER784_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER784_lower" offset="0x7880" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER784_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER784_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER784_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER784_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER784_upper" offset="0x7884" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER785_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER785_lower" offset="0x7888" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER785_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER785_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER785_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER785_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER785_upper" offset="0x788C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER786_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER786_lower" offset="0x7890" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER786_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER786_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER786_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER786_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER786_upper" offset="0x7894" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER787_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER787_lower" offset="0x7898" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER787_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER787_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER787_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER787_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER787_upper" offset="0x789C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER788_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER788_lower" offset="0x78A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER788_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER788_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER788_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER788_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER788_upper" offset="0x78A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER789_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER789_lower" offset="0x78A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER789_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER789_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER789_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER789_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER789_upper" offset="0x78AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER790_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER790_lower" offset="0x78B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER790_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER790_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER790_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER790_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER790_upper" offset="0x78B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER791_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER791_lower" offset="0x78B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER791_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER791_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER791_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER791_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER791_upper" offset="0x78BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER792_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER792_lower" offset="0x78C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER792_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER792_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER792_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER792_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER792_upper" offset="0x78C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER793_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER793_lower" offset="0x78C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER793_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER793_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER793_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER793_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER793_upper" offset="0x78CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER794_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER794_lower" offset="0x78D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER794_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER794_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER794_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER794_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER794_upper" offset="0x78D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER795_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER795_lower" offset="0x78D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER795_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER795_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER795_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER795_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER795_upper" offset="0x78DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER796_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER796_lower" offset="0x78E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER796_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER796_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER796_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER796_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER796_upper" offset="0x78E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER797_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER797_lower" offset="0x78E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER797_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER797_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER797_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER797_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER797_upper" offset="0x78EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER798_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER798_lower" offset="0x78F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER798_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER798_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER798_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER798_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER798_upper" offset="0x78F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER799_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER799_lower" offset="0x78F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER799_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER799_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER799_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER799_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER799_upper" offset="0x78FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER800_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER800_lower" offset="0x7900" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER800_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER800_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER800_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER800_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER800_upper" offset="0x7904" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER801_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER801_lower" offset="0x7908" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER801_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER801_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER801_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER801_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER801_upper" offset="0x790C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER802_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER802_lower" offset="0x7910" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER802_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER802_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER802_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER802_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER802_upper" offset="0x7914" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER803_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER803_lower" offset="0x7918" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER803_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER803_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER803_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER803_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER803_upper" offset="0x791C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER804_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER804_lower" offset="0x7920" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER804_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER804_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER804_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER804_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER804_upper" offset="0x7924" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER805_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER805_lower" offset="0x7928" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER805_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER805_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER805_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER805_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER805_upper" offset="0x792C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER806_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER806_lower" offset="0x7930" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER806_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER806_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER806_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER806_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER806_upper" offset="0x7934" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER807_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER807_lower" offset="0x7938" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER807_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER807_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER807_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER807_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER807_upper" offset="0x793C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER808_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER808_lower" offset="0x7940" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER808_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER808_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER808_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER808_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER808_upper" offset="0x7944" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER809_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER809_lower" offset="0x7948" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER809_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER809_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER809_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER809_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER809_upper" offset="0x794C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER810_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER810_lower" offset="0x7950" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER810_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER810_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER810_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER810_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER810_upper" offset="0x7954" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER811_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER811_lower" offset="0x7958" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER811_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER811_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER811_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER811_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER811_upper" offset="0x795C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER812_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER812_lower" offset="0x7960" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER812_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER812_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER812_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER812_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER812_upper" offset="0x7964" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER813_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER813_lower" offset="0x7968" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER813_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER813_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER813_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER813_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER813_upper" offset="0x796C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER814_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER814_lower" offset="0x7970" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER814_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER814_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER814_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER814_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER814_upper" offset="0x7974" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER815_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER815_lower" offset="0x7978" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER815_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER815_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER815_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER815_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER815_upper" offset="0x797C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER816_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER816_lower" offset="0x7980" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER816_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER816_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER816_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER816_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER816_upper" offset="0x7984" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER817_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER817_lower" offset="0x7988" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER817_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER817_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER817_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER817_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER817_upper" offset="0x798C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER818_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER818_lower" offset="0x7990" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER818_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER818_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER818_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER818_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER818_upper" offset="0x7994" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER819_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER819_lower" offset="0x7998" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER819_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER819_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER819_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER819_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER819_upper" offset="0x799C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER820_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER820_lower" offset="0x79A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER820_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER820_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER820_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER820_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER820_upper" offset="0x79A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER821_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER821_lower" offset="0x79A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER821_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER821_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER821_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER821_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER821_upper" offset="0x79AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER822_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER822_lower" offset="0x79B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER822_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER822_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER822_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER822_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER822_upper" offset="0x79B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER823_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER823_lower" offset="0x79B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER823_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER823_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER823_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER823_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER823_upper" offset="0x79BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER824_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER824_lower" offset="0x79C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER824_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER824_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER824_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER824_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER824_upper" offset="0x79C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER825_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER825_lower" offset="0x79C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER825_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER825_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER825_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER825_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER825_upper" offset="0x79CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER826_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER826_lower" offset="0x79D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER826_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER826_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER826_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER826_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER826_upper" offset="0x79D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER827_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER827_lower" offset="0x79D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER827_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER827_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER827_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER827_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER827_upper" offset="0x79DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER828_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER828_lower" offset="0x79E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER828_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER828_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER828_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER828_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER828_upper" offset="0x79E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER829_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER829_lower" offset="0x79E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER829_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER829_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER829_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER829_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER829_upper" offset="0x79EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER830_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER830_lower" offset="0x79F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER830_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER830_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER830_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER830_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER830_upper" offset="0x79F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER831_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER831_lower" offset="0x79F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER831_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER831_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER831_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER831_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER831_upper" offset="0x79FC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER832_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER832_lower" offset="0x7A00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER832_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER832_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER832_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER832_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER832_upper" offset="0x7A04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER833_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER833_lower" offset="0x7A08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER833_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER833_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER833_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER833_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER833_upper" offset="0x7A0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER834_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER834_lower" offset="0x7A10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER834_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER834_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER834_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER834_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER834_upper" offset="0x7A14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER835_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER835_lower" offset="0x7A18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER835_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER835_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER835_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER835_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER835_upper" offset="0x7A1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER836_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER836_lower" offset="0x7A20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER836_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER836_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER836_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER836_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER836_upper" offset="0x7A24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER837_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER837_lower" offset="0x7A28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER837_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER837_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER837_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER837_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER837_upper" offset="0x7A2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER838_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER838_lower" offset="0x7A30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER838_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER838_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER838_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER838_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER838_upper" offset="0x7A34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER839_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER839_lower" offset="0x7A38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER839_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER839_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER839_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER839_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER839_upper" offset="0x7A3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER840_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER840_lower" offset="0x7A40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER840_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER840_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER840_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER840_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER840_upper" offset="0x7A44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER841_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER841_lower" offset="0x7A48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER841_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER841_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER841_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER841_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER841_upper" offset="0x7A4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER842_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER842_lower" offset="0x7A50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER842_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER842_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER842_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER842_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER842_upper" offset="0x7A54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER843_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER843_lower" offset="0x7A58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER843_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER843_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER843_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER843_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER843_upper" offset="0x7A5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER844_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER844_lower" offset="0x7A60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER844_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER844_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER844_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER844_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER844_upper" offset="0x7A64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER845_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER845_lower" offset="0x7A68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER845_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER845_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER845_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER845_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER845_upper" offset="0x7A6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER846_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER846_lower" offset="0x7A70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER846_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER846_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER846_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER846_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER846_upper" offset="0x7A74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER847_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER847_lower" offset="0x7A78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER847_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER847_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER847_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER847_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER847_upper" offset="0x7A7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER848_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER848_lower" offset="0x7A80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER848_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER848_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER848_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER848_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER848_upper" offset="0x7A84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER849_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER849_lower" offset="0x7A88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER849_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER849_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER849_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER849_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER849_upper" offset="0x7A8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER850_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER850_lower" offset="0x7A90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER850_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER850_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER850_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER850_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER850_upper" offset="0x7A94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER851_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER851_lower" offset="0x7A98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER851_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER851_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER851_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER851_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER851_upper" offset="0x7A9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER852_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER852_lower" offset="0x7AA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER852_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER852_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER852_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER852_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER852_upper" offset="0x7AA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER853_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER853_lower" offset="0x7AA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER853_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER853_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER853_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER853_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER853_upper" offset="0x7AAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER854_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER854_lower" offset="0x7AB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER854_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER854_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER854_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER854_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER854_upper" offset="0x7AB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER855_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER855_lower" offset="0x7AB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER855_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER855_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER855_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER855_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER855_upper" offset="0x7ABC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER856_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER856_lower" offset="0x7AC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER856_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER856_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER856_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER856_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER856_upper" offset="0x7AC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER857_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER857_lower" offset="0x7AC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER857_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER857_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER857_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER857_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER857_upper" offset="0x7ACC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER858_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER858_lower" offset="0x7AD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER858_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER858_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER858_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER858_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER858_upper" offset="0x7AD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER859_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER859_lower" offset="0x7AD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER859_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER859_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER859_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER859_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER859_upper" offset="0x7ADC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER860_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER860_lower" offset="0x7AE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER860_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER860_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER860_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER860_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER860_upper" offset="0x7AE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER861_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER861_lower" offset="0x7AE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER861_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER861_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER861_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER861_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER861_upper" offset="0x7AEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER862_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER862_lower" offset="0x7AF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER862_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER862_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER862_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER862_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER862_upper" offset="0x7AF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER863_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER863_lower" offset="0x7AF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER863_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER863_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER863_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER863_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER863_upper" offset="0x7AFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER864_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER864_lower" offset="0x7B00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER864_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER864_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER864_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER864_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER864_upper" offset="0x7B04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER865_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER865_lower" offset="0x7B08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER865_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER865_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER865_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER865_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER865_upper" offset="0x7B0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER866_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER866_lower" offset="0x7B10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER866_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER866_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER866_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER866_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER866_upper" offset="0x7B14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER867_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER867_lower" offset="0x7B18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER867_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER867_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER867_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER867_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER867_upper" offset="0x7B1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER868_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER868_lower" offset="0x7B20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER868_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER868_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER868_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER868_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER868_upper" offset="0x7B24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER869_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER869_lower" offset="0x7B28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER869_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER869_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER869_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER869_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER869_upper" offset="0x7B2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER870_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER870_lower" offset="0x7B30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER870_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER870_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER870_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER870_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER870_upper" offset="0x7B34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER871_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER871_lower" offset="0x7B38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER871_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER871_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER871_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER871_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER871_upper" offset="0x7B3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER872_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER872_lower" offset="0x7B40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER872_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER872_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER872_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER872_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER872_upper" offset="0x7B44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER873_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER873_lower" offset="0x7B48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER873_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER873_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER873_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER873_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER873_upper" offset="0x7B4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER874_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER874_lower" offset="0x7B50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER874_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER874_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER874_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER874_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER874_upper" offset="0x7B54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER875_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER875_lower" offset="0x7B58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER875_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER875_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER875_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER875_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER875_upper" offset="0x7B5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER876_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER876_lower" offset="0x7B60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER876_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER876_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER876_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER876_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER876_upper" offset="0x7B64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER877_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER877_lower" offset="0x7B68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER877_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER877_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER877_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER877_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER877_upper" offset="0x7B6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER878_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER878_lower" offset="0x7B70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER878_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER878_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER878_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER878_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER878_upper" offset="0x7B74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER879_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER879_lower" offset="0x7B78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER879_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER879_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER879_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER879_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER879_upper" offset="0x7B7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER880_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER880_lower" offset="0x7B80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER880_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER880_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER880_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER880_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER880_upper" offset="0x7B84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER881_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER881_lower" offset="0x7B88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER881_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER881_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER881_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER881_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER881_upper" offset="0x7B8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER882_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER882_lower" offset="0x7B90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER882_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER882_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER882_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER882_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER882_upper" offset="0x7B94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER883_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER883_lower" offset="0x7B98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER883_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER883_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER883_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER883_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER883_upper" offset="0x7B9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER884_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER884_lower" offset="0x7BA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER884_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER884_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER884_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER884_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER884_upper" offset="0x7BA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER885_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER885_lower" offset="0x7BA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER885_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER885_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER885_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER885_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER885_upper" offset="0x7BAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER886_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER886_lower" offset="0x7BB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER886_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER886_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER886_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER886_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER886_upper" offset="0x7BB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER887_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER887_lower" offset="0x7BB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER887_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER887_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER887_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER887_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER887_upper" offset="0x7BBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER888_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER888_lower" offset="0x7BC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER888_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER888_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER888_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER888_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER888_upper" offset="0x7BC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER889_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER889_lower" offset="0x7BC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER889_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER889_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER889_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER889_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER889_upper" offset="0x7BCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER890_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER890_lower" offset="0x7BD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER890_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER890_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER890_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER890_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER890_upper" offset="0x7BD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER891_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER891_lower" offset="0x7BD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER891_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER891_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER891_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER891_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER891_upper" offset="0x7BDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER892_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER892_lower" offset="0x7BE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER892_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER892_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER892_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER892_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER892_upper" offset="0x7BE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER893_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER893_lower" offset="0x7BE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER893_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER893_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER893_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER893_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER893_upper" offset="0x7BEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER894_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER894_lower" offset="0x7BF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER894_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER894_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER894_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER894_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER894_upper" offset="0x7BF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER895_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER895_lower" offset="0x7BF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER895_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER895_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER895_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER895_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER895_upper" offset="0x7BFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER896_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER896_lower" offset="0x7C00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER896_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER896_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER896_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER896_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER896_upper" offset="0x7C04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER897_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER897_lower" offset="0x7C08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER897_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER897_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER897_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER897_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER897_upper" offset="0x7C0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER898_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER898_lower" offset="0x7C10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER898_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER898_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER898_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER898_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER898_upper" offset="0x7C14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER899_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER899_lower" offset="0x7C18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER899_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER899_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER899_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER899_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER899_upper" offset="0x7C1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER900_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER900_lower" offset="0x7C20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER900_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER900_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER900_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER900_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER900_upper" offset="0x7C24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER901_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER901_lower" offset="0x7C28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER901_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER901_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER901_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER901_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER901_upper" offset="0x7C2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER902_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER902_lower" offset="0x7C30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER902_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER902_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER902_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER902_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER902_upper" offset="0x7C34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER903_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER903_lower" offset="0x7C38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER903_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER903_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER903_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER903_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER903_upper" offset="0x7C3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER904_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER904_lower" offset="0x7C40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER904_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER904_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER904_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER904_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER904_upper" offset="0x7C44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER905_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER905_lower" offset="0x7C48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER905_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER905_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER905_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER905_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER905_upper" offset="0x7C4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER906_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER906_lower" offset="0x7C50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER906_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER906_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER906_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER906_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER906_upper" offset="0x7C54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER907_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER907_lower" offset="0x7C58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER907_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER907_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER907_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER907_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER907_upper" offset="0x7C5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER908_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER908_lower" offset="0x7C60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER908_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER908_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER908_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER908_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER908_upper" offset="0x7C64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER909_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER909_lower" offset="0x7C68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER909_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER909_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER909_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER909_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER909_upper" offset="0x7C6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER910_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER910_lower" offset="0x7C70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER910_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER910_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER910_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER910_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER910_upper" offset="0x7C74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER911_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER911_lower" offset="0x7C78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER911_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER911_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER911_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER911_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER911_upper" offset="0x7C7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER912_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER912_lower" offset="0x7C80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER912_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER912_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER912_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER912_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER912_upper" offset="0x7C84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER913_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER913_lower" offset="0x7C88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER913_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER913_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER913_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER913_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER913_upper" offset="0x7C8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER914_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER914_lower" offset="0x7C90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER914_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER914_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER914_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER914_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER914_upper" offset="0x7C94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER915_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER915_lower" offset="0x7C98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER915_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER915_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER915_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER915_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER915_upper" offset="0x7C9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER916_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER916_lower" offset="0x7CA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER916_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER916_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER916_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER916_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER916_upper" offset="0x7CA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER917_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER917_lower" offset="0x7CA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER917_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER917_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER917_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER917_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER917_upper" offset="0x7CAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER918_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER918_lower" offset="0x7CB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER918_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER918_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER918_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER918_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER918_upper" offset="0x7CB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER919_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER919_lower" offset="0x7CB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER919_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER919_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER919_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER919_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER919_upper" offset="0x7CBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER920_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER920_lower" offset="0x7CC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER920_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER920_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER920_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER920_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER920_upper" offset="0x7CC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER921_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER921_lower" offset="0x7CC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER921_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER921_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER921_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER921_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER921_upper" offset="0x7CCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER922_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER922_lower" offset="0x7CD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER922_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER922_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER922_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER922_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER922_upper" offset="0x7CD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER923_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER923_lower" offset="0x7CD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER923_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER923_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER923_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER923_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER923_upper" offset="0x7CDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER924_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER924_lower" offset="0x7CE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER924_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER924_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER924_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER924_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER924_upper" offset="0x7CE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER925_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER925_lower" offset="0x7CE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER925_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER925_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER925_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER925_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER925_upper" offset="0x7CEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER926_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER926_lower" offset="0x7CF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER926_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER926_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER926_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER926_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER926_upper" offset="0x7CF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER927_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER927_lower" offset="0x7CF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER927_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER927_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER927_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER927_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER927_upper" offset="0x7CFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER928_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER928_lower" offset="0x7D00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER928_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER928_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER928_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER928_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER928_upper" offset="0x7D04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER929_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER929_lower" offset="0x7D08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER929_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER929_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER929_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER929_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER929_upper" offset="0x7D0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER930_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER930_lower" offset="0x7D10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER930_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER930_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER930_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER930_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER930_upper" offset="0x7D14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER931_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER931_lower" offset="0x7D18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER931_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER931_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER931_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER931_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER931_upper" offset="0x7D1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER932_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER932_lower" offset="0x7D20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER932_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER932_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER932_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER932_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER932_upper" offset="0x7D24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER933_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER933_lower" offset="0x7D28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER933_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER933_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER933_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER933_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER933_upper" offset="0x7D2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER934_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER934_lower" offset="0x7D30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER934_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER934_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER934_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER934_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER934_upper" offset="0x7D34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER935_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER935_lower" offset="0x7D38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER935_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER935_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER935_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER935_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER935_upper" offset="0x7D3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER936_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER936_lower" offset="0x7D40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER936_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER936_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER936_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER936_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER936_upper" offset="0x7D44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER937_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER937_lower" offset="0x7D48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER937_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER937_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER937_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER937_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER937_upper" offset="0x7D4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER938_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER938_lower" offset="0x7D50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER938_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER938_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER938_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER938_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER938_upper" offset="0x7D54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER939_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER939_lower" offset="0x7D58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER939_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER939_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER939_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER939_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER939_upper" offset="0x7D5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER940_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER940_lower" offset="0x7D60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER940_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER940_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER940_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER940_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER940_upper" offset="0x7D64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER941_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER941_lower" offset="0x7D68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER941_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER941_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER941_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER941_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER941_upper" offset="0x7D6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER942_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER942_lower" offset="0x7D70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER942_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER942_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER942_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER942_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER942_upper" offset="0x7D74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER943_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER943_lower" offset="0x7D78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER943_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER943_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER943_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER943_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER943_upper" offset="0x7D7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER944_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER944_lower" offset="0x7D80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER944_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER944_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER944_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER944_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER944_upper" offset="0x7D84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER945_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER945_lower" offset="0x7D88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER945_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER945_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER945_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER945_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER945_upper" offset="0x7D8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER946_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER946_lower" offset="0x7D90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER946_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER946_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER946_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER946_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER946_upper" offset="0x7D94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER947_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER947_lower" offset="0x7D98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER947_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER947_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER947_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER947_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER947_upper" offset="0x7D9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER948_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER948_lower" offset="0x7DA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER948_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER948_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER948_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER948_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER948_upper" offset="0x7DA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER949_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER949_lower" offset="0x7DA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER949_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER949_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER949_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER949_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER949_upper" offset="0x7DAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER950_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER950_lower" offset="0x7DB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER950_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER950_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER950_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER950_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER950_upper" offset="0x7DB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER951_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER951_lower" offset="0x7DB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER951_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER951_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER951_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER951_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER951_upper" offset="0x7DBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER952_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER952_lower" offset="0x7DC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER952_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER952_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER952_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER952_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER952_upper" offset="0x7DC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER953_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER953_lower" offset="0x7DC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER953_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER953_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER953_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER953_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER953_upper" offset="0x7DCC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER954_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER954_lower" offset="0x7DD0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER954_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER954_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER954_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER954_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER954_upper" offset="0x7DD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER955_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER955_lower" offset="0x7DD8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER955_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER955_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER955_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER955_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER955_upper" offset="0x7DDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER956_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER956_lower" offset="0x7DE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER956_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER956_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER956_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER956_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER956_upper" offset="0x7DE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER957_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER957_lower" offset="0x7DE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER957_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER957_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER957_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER957_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER957_upper" offset="0x7DEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER958_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER958_lower" offset="0x7DF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER958_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER958_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER958_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER958_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER958_upper" offset="0x7DF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER959_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER959_lower" offset="0x7DF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER959_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER959_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER959_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER959_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER959_upper" offset="0x7DFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER960_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER960_lower" offset="0x7E00" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER960_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER960_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER960_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER960_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER960_upper" offset="0x7E04" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER961_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER961_lower" offset="0x7E08" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER961_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER961_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER961_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER961_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER961_upper" offset="0x7E0C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER962_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER962_lower" offset="0x7E10" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER962_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER962_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER962_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER962_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER962_upper" offset="0x7E14" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER963_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER963_lower" offset="0x7E18" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER963_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER963_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER963_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER963_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER963_upper" offset="0x7E1C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER964_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER964_lower" offset="0x7E20" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER964_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER964_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER964_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER964_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER964_upper" offset="0x7E24" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER965_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER965_lower" offset="0x7E28" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER965_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER965_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER965_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER965_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER965_upper" offset="0x7E2C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER966_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER966_lower" offset="0x7E30" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER966_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER966_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER966_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER966_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER966_upper" offset="0x7E34" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER967_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER967_lower" offset="0x7E38" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER967_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER967_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER967_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER967_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER967_upper" offset="0x7E3C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER968_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER968_lower" offset="0x7E40" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER968_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER968_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER968_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER968_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER968_upper" offset="0x7E44" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER969_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER969_lower" offset="0x7E48" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER969_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER969_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER969_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER969_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER969_upper" offset="0x7E4C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER970_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER970_lower" offset="0x7E50" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER970_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER970_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER970_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER970_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER970_upper" offset="0x7E54" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER971_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER971_lower" offset="0x7E58" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER971_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER971_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER971_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER971_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER971_upper" offset="0x7E5C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER972_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER972_lower" offset="0x7E60" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER972_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER972_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER972_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER972_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER972_upper" offset="0x7E64" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER973_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER973_lower" offset="0x7E68" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER973_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER973_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER973_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER973_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER973_upper" offset="0x7E6C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER974_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER974_lower" offset="0x7E70" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER974_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER974_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER974_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER974_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER974_upper" offset="0x7E74" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER975_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER975_lower" offset="0x7E78" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER975_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER975_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER975_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER975_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER975_upper" offset="0x7E7C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER976_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER976_lower" offset="0x7E80" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER976_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER976_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER976_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER976_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER976_upper" offset="0x7E84" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER977_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER977_lower" offset="0x7E88" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER977_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER977_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER977_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER977_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER977_upper" offset="0x7E8C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER978_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER978_lower" offset="0x7E90" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER978_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER978_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER978_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER978_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER978_upper" offset="0x7E94" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER979_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER979_lower" offset="0x7E98" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER979_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER979_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER979_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER979_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER979_upper" offset="0x7E9C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER980_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER980_lower" offset="0x7EA0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER980_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER980_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER980_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER980_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER980_upper" offset="0x7EA4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER981_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER981_lower" offset="0x7EA8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER981_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER981_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER981_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER981_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER981_upper" offset="0x7EAC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER982_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER982_lower" offset="0x7EB0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER982_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER982_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER982_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER982_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER982_upper" offset="0x7EB4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER983_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER983_lower" offset="0x7EB8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER983_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER983_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER983_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER983_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER983_upper" offset="0x7EBC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER984_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER984_lower" offset="0x7EC0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER984_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER984_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER984_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER984_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER984_upper" offset="0x7EC4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER985_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER985_lower" offset="0x7EC8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER985_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER985_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER985_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER985_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER985_upper" offset="0x7ECC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER986_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER986_lower" offset="0x7ED0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER986_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER986_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER986_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER986_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER986_upper" offset="0x7ED4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER987_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER987_lower" offset="0x7ED8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER987_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER987_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER987_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER987_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER987_upper" offset="0x7EDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER988_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER988_lower" offset="0x7EE0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER988_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER988_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER988_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER988_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER988_upper" offset="0x7EE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER989_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER989_lower" offset="0x7EE8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER989_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER989_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER989_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER989_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER989_upper" offset="0x7EEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER990_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER990_lower" offset="0x7EF0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER990_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER990_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER990_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER990_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER990_upper" offset="0x7EF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER991_lower" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER991_lower" offset="0x7EF8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER991_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER991_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER991_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER991_upper" acronym="GIC_DISTRIBUTOR_Distributor__37_GICD_IROUTER991_upper" offset="0x7EFC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__38_GICD_ESTATUSR" acronym="GIC_DISTRIBUTOR_Distributor__38_GICD_ESTATUSR" offset="0xC000" width="32" description="">
		<bitfield id="DISTRIBUTOR__38_GICD_ESTATUSR__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__39_GICD_ERRTESTR" acronym="GIC_DISTRIBUTOR_Distributor__39_GICD_ERRTESTR" offset="0xC004" width="32" description="">
		<bitfield id="DISTRIBUTOR__39_GICD_ERRTESTR__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__39_GICD_ERRTESTR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR0" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR0" offset="0xC084" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR1" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR1" offset="0xC088" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR2" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR2" offset="0xC08C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR3" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR3" offset="0xC090" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR4" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR4" offset="0xC094" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR5" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR5" offset="0xC098" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR6" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR6" offset="0xC09C" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR7" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR7" offset="0xC0A0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR8" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR8" offset="0xC0A4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR9" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR9" offset="0xC0A8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR10" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR10" offset="0xC0AC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR11" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR11" offset="0xC0B0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR12" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR12" offset="0xC0B4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR13" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR13" offset="0xC0B8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR14" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR14" offset="0xC0BC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR15" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR15" offset="0xC0C0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR16" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR16" offset="0xC0C4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR17" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR17" offset="0xC0C8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR18" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR18" offset="0xC0CC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR19" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR19" offset="0xC0D0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR20" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR20" offset="0xC0D4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR21" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR21" offset="0xC0D8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR22" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR22" offset="0xC0DC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR23" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR23" offset="0xC0E0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR24" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR24" offset="0xC0E4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR25" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR25" offset="0xC0E8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR26" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR26" offset="0xC0EC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR27" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR27" offset="0xC0F0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR28" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR28" offset="0xC0F4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR29" acronym="GIC_DISTRIBUTOR_Distributor__40_GICD_SPISR29" offset="0xC0F8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__41_GICD_PIDR4" acronym="GIC_DISTRIBUTOR_Distributor__41_GICD_PIDR4" offset="0xFFD0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__42_GICD_PIDR5" acronym="GIC_DISTRIBUTOR_Distributor__42_GICD_PIDR5" offset="0xFFD4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__43_GICD_PIDR6" acronym="GIC_DISTRIBUTOR_Distributor__43_GICD_PIDR6" offset="0xFFD8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__44_GICD_PIDR7" acronym="GIC_DISTRIBUTOR_Distributor__44_GICD_PIDR7" offset="0xFFDC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__45_GICD_PIDR0" acronym="GIC_DISTRIBUTOR_Distributor__45_GICD_PIDR0" offset="0xFFE0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__46_GICD_PIDR1" acronym="GIC_DISTRIBUTOR_Distributor__46_GICD_PIDR1" offset="0xFFE4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__47_GICD_PIDR2" acronym="GIC_DISTRIBUTOR_Distributor__47_GICD_PIDR2" offset="0xFFE8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__48_GICD_PIDR3" acronym="GIC_DISTRIBUTOR_Distributor__48_GICD_PIDR3" offset="0xFFEC" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__49_GICD_CIDR0" acronym="GIC_DISTRIBUTOR_Distributor__49_GICD_CIDR0" offset="0xFFF0" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__50_GICD_CIDR1" acronym="GIC_DISTRIBUTOR_Distributor__50_GICD_CIDR1" offset="0xFFF4" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__51_GICD_CIDR2" acronym="GIC_DISTRIBUTOR_Distributor__51_GICD_CIDR2" offset="0xFFF8" width="32" description="">
		
	</register>
	<register id="GIC_DISTRIBUTOR_Distributor__52_GICD_CIDR3" acronym="GIC_DISTRIBUTOR_Distributor__52_GICD_CIDR3" offset="0xFFFC" width="32" description="">
		
	</register>
</module>