blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
RAM_16K.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/RAM_16K/sim/RAM_16K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
