###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:29:00 2015
#  Design:            DacCtrl
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   P[3]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.626
= Slack Time                   15.274
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.274 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.274 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.393 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.393 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.539 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.539 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   18.898 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   18.898 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.176 |   3.800 |   19.074 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   3.800 |   19.074 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.113 |   3.914 |   19.188 | 
     | g1167/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   3.914 |   19.188 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.063 |   3.977 |   19.251 | 
     | g1154/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   3.977 |   19.251 | 
     | g1154/Q  |   ^   | P[3]    | NOR2X3_HV  | 1.639 |   5.617 |   20.890 | 
     | P[3]     |   ^   | P[3]    | DacCtrl    | 0.010 |   5.626 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   P[11]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.618
= Slack Time                   15.282
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.282 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.283 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.401 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.401 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.547 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.547 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   18.906 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   18.906 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.176 |   3.800 |   19.082 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   3.800 |   19.082 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.113 |   3.914 |   19.196 | 
     | g1167/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   3.914 |   19.196 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.063 |   3.977 |   19.259 | 
     | g1156/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   3.977 |   19.259 | 
     | g1156/Q  |   ^   | P[11]   | NOR2X3_HV  | 1.632 |   5.609 |   20.891 | 
     | P[11]    |   ^   | P[11]   | DacCtrl    | 0.009 |   5.618 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   P[5]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.608
= Slack Time                   15.292
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.292 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.293 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.411 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.411 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.557 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.558 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   18.916 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   18.916 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.176 |   3.800 |   19.092 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   3.800 |   19.092 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.113 |   3.914 |   19.206 | 
     | g1168/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   3.914 |   19.206 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.066 |   3.980 |   19.272 | 
     | g1153/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   3.980 |   19.272 | 
     | g1153/Q  |   ^   | P[5]    | NOR2X3_HV  | 1.618 |   5.598 |   20.890 | 
     | P[5]     |   ^   | P[5]    | DacCtrl    | 0.010 |   5.608 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   P[1]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.583
= Slack Time                   15.316
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.317 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.317 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.435 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.435 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.582 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.582 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.164 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   3.848 |   19.165 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.097 |   3.946 |   19.262 | 
     | g1147/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   3.946 |   19.262 | 
     | g1147/Q  |   ^   | P[1]    | NOR2X3_HV  | 1.629 |   5.574 |   20.891 | 
     | P[1]     |   ^   | P[1]    | DacCtrl    | 0.009 |   5.583 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   P[13]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.582
= Slack Time                   15.318
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.318 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.318 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.436 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.437 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.583 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.583 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   18.942 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   18.942 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.176 |   3.800 |   19.118 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   3.800 |   19.118 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.113 |   3.914 |   19.231 | 
     | g1168/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   3.914 |   19.232 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.066 |   3.980 |   19.298 | 
     | g1155/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   3.980 |   19.298 | 
     | g1155/Q  |   ^   | P[13]   | NOR2X3_HV  | 1.596 |   5.576 |   20.894 | 
     | P[13]    |   ^   | P[13]   | DacCtrl    | 0.006 |   5.582 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   P[9]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.576
= Slack Time                   15.324
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.324 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.325 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.443 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.443 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.590 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.590 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.172 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   3.848 |   19.173 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.097 |   3.946 |   19.270 | 
     | g1148/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   3.946 |   19.270 | 
     | g1148/Q  |   ^   | P[9]    | NOR2X3_HV  | 1.622 |   5.568 |   20.892 | 
     | P[9]     |   ^   | P[9]    | DacCtrl    | 0.008 |   5.576 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   P[10]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.543
= Slack Time                   15.357
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.357 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.358 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.476 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.476 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.622 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.622 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.205 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   3.848 |   19.205 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.079 |   3.927 |   19.284 | 
     | g1157/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   3.928 |   19.285 | 
     | g1157/Q  |   ^   | P[10]   | OAI22X3_HV | 1.609 |   5.537 |   20.894 | 
     | P[10]    |   ^   | P[10]   | DacCtrl    | 0.006 |   5.543 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   P[7]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.542
= Slack Time                   15.358
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.358 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.359 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.477 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.477 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.624 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.624 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.206 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.848 |   19.206 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.080 |   3.928 |   19.286 | 
     | g1151/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   3.928 |   19.286 | 
     | g1151/Q  |   ^   | P[7]    | NOR2X3_HV  | 1.607 |   5.535 |   20.893 | 
     | P[7]     |   ^   | P[7]    | DacCtrl    | 0.007 |   5.542 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   P[2]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.536
= Slack Time                   15.364
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.364 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.365 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.483 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.483 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.630 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.630 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.212 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   3.848 |   19.213 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.079 |   3.927 |   19.292 | 
     | g1158/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   3.928 |   19.292 | 
     | g1158/Q  |   ^   | P[2]    | OAI22X3_HV | 1.604 |   5.531 |   20.896 | 
     | P[2]     |   ^   | P[2]    | DacCtrl    | 0.004 |   5.536 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   P[15]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.531
= Slack Time                   15.369
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.369 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.370 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.488 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.488 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   18.635 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.266 |   18.635 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.582 |   3.848 |   19.217 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   3.848 |   19.217 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.080 |   3.928 |   19.297 | 
     | g1152/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   3.928 |   19.297 | 
     | g1152/Q  |   ^   | P[15]   | NOR2X3_HV  | 1.597 |   5.525 |   20.894 | 
     | P[15]    |   ^   | P[15]   | DacCtrl    | 0.006 |   5.531 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   P[16]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.483
= Slack Time                   15.417
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.417 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.418 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.536 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.536 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.266 |   18.683 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.683 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   19.041 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   19.041 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.124 |   3.749 |   19.166 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.749 |   19.166 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.116 |   3.865 |   19.282 | 
     | g1164/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   3.865 |   19.282 | 
     | g1164/Q  |   ^   | P[16]   | OAI22X3_HV | 1.610 |   5.475 |   20.892 | 
     | P[16]    |   ^   | P[16]   | DacCtrl    | 0.008 |   5.483 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   P[8]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.474
= Slack Time                   15.426
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.426 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.427 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.545 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.545 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.266 |   18.691 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.692 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   19.050 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   19.050 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.124 |   3.749 |   19.174 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.749 |   19.175 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.116 |   3.865 |   19.291 | 
     | g1163/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   3.865 |   19.291 | 
     | g1163/Q  |   ^   | P[8]    | OAI22X3_HV | 1.603 |   5.468 |   20.894 | 
     | P[8]     |   ^   | P[8]    | DacCtrl    | 0.006 |   5.474 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   P[4]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.467
= Slack Time                   15.433
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.433 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.434 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.552 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.552 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.266 |   18.698 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.698 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   19.057 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   19.057 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.124 |   3.749 |   19.181 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.749 |   19.181 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.097 |   3.846 |   19.279 | 
     | g1165/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   3.846 |   19.279 | 
     | g1165/Q  |   ^   | P[4]    | OAI22X3_HV | 1.611 |   5.457 |   20.890 | 
     | P[4]     |   ^   | P[4]    | DacCtrl    | 0.010 |   5.467 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   P[12]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.456
= Slack Time                   15.444
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.444 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.444 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   18.563 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   18.563 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.266 |   18.709 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.266 |   18.709 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.359 |   3.624 |   19.068 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   3.624 |   19.068 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.124 |   3.749 |   19.192 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   3.749 |   19.192 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.097 |   3.846 |   19.290 | 
     | g1166/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   3.846 |   19.290 | 
     | g1166/Q  |   ^   | P[12]   | OAI22X3_HV | 1.603 |   5.449 |   20.893 | 
     | P[12]    |   ^   | P[12]   | DacCtrl    | 0.007 |   5.456 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   IP      (v) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.707
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   19.193 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   19.194 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 0.969 |   3.970 |   20.163 | 
     | g1192/A |   ^   | IN      | INVX3_HV  | 0.002 |   3.972 |   20.165 | 
     | g1192/Q |   v   | IP      | INVX3_HV  | 0.730 |   4.701 |   20.895 | 
     | IP      |   v   | IP      | DacCtrl   | 0.005 |   4.707 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   P[6]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.356
= Slack Time                   16.544
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.544 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.545 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   19.663 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   19.663 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   19.809 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.266 |   19.810 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.165 |   3.430 |   19.974 | 
     | g1160/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.431 |   19.975 | 
     | g1160/Q  |   ^   | P[6]    | AO22X3_HV  | 0.919 |   4.349 |   20.893 | 
     | P[6]     |   ^   | P[6]    | DacCtrl    | 0.007 |   4.356 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   P[14]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.349
= Slack Time                   16.551
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   19.551 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   19.551 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.118 |   3.119 |   19.669 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.119 |   19.670 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.147 |   3.265 |   19.816 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.266 |   19.816 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.165 |   3.430 |   19.981 | 
     | g1159/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.431 |   19.981 | 
     | g1159/Q  |   ^   | P[14]   | AO22X3_HV  | 0.915 |   4.345 |   20.896 | 
     | P[14]    |   ^   | P[14]   | DacCtrl    | 0.004 |   4.349 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   P[0]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.193
= Slack Time                   16.707
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   ^   | StepNum |            |       |   3.000 |   19.707 | 
     | g1190/A2 |   ^   | StepNum | AOI21X3_HV | 0.001 |   3.001 |   19.708 | 
     | g1190/Q  |   v   | n_4     | AOI21X3_HV | 0.037 |   3.038 |   19.745 | 
     | g1171/A1 |   v   | n_4     | OAI31X6_HV | 0.000 |   3.038 |   19.745 | 
     | g1171/Q  |   ^   | P[0]    | OAI31X6_HV | 1.146 |   4.184 |   20.891 | 
     | P[0]     |   ^   | P[0]    | DacCtrl    | 0.009 |   4.193 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   IN      (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  3.975
= Slack Time                   16.925
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   19.925 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   19.926 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 0.969 |   3.970 |   20.895 | 
     | IN      |   ^   | IN      | DacCtrl   | 0.005 |   3.975 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- Recovery                     -0.084
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.984
- Arrival Time                  3.001
= Slack Time                   21.983
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   24.983 | 
     | count_reg[4]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   24.984 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -21.983 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -21.983 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- Recovery                     -0.084
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.984
- Arrival Time                  3.001
= Slack Time                   21.983
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   24.983 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   24.984 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -21.983 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -21.983 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- Recovery                     -0.095
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.995
- Arrival Time                  3.001
= Slack Time                   21.994
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.994 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.995 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.994 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.994 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- Recovery                     -0.095
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.995
- Arrival Time                  3.001
= Slack Time                   21.994
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.994 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.995 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.994 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.994 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_typ
Other End Arrival Time          0.000
- Recovery                     -0.095
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.995
- Arrival Time                  3.001
= Slack Time                   21.994
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   24.994 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   24.995 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -21.994 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -21.994 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.195
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.705
- Arrival Time                  1.413
= Slack Time                   23.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.292 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.293 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.373 |   0.373 |   23.666 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.374 |   23.666 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.263 |   0.637 |   23.929 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.637 |   23.930 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.582 |   1.219 |   24.512 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   1.219 |   24.512 | 
     | g1162/CO        |   ^   | n_34     | HAX3_HV   | 0.193 |   1.413 |   24.705 | 
     | count_reg[4]/SE |   ^   | n_34     | DFCSX2_HV | 0.000 |   1.413 |   24.705 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.292 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.292 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.115
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.786
- Arrival Time                  1.458
= Slack Time                   23.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.327 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.328 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.373 |   0.373 |   23.701 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.374 |   23.701 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.263 |   0.637 |   23.964 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.637 |   23.965 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.582 |   1.219 |   24.547 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   1.220 |   24.547 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV   | 0.239 |   1.458 |   24.786 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV  | 0.000 |   1.458 |   24.786 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.327 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.327 | 
     +-------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.238
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.662
- Arrival Time                  0.905
= Slack Time                   23.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   23.758 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   23.758 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFCX1_HV   | 0.446 |   0.446 |   24.204 | 
     | g1202/B         |   ^   | count[0] | NAND2XL_HV | 0.001 |   0.447 |   24.205 | 
     | g1202/Q         |   v   | n_1      | NAND2XL_HV | 0.091 |   0.538 |   24.296 | 
     | g1201/A         |   v   | n_1      | INVXL_HV   | 0.000 |   0.538 |   24.296 | 
     | g1201/Q         |   ^   | n_38     | INVXL_HV   | 0.366 |   0.904 |   24.662 | 
     | count_reg[2]/SE |   ^   | n_38     | DFCSX2_HV  | 0.000 |   0.905 |   24.662 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.758 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.758 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.136
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.764
- Arrival Time                  0.910
= Slack Time                   23.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.854 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   23.854 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV  | 0.354 |   0.355 |   24.208 | 
     | g1204/B         |   v   | count[0] | NOR2XL_HV | 0.000 |   0.355 |   24.209 | 
     | g1204/Q         |   ^   | n_9      | NOR2XL_HV | 0.431 |   0.786 |   24.639 | 
     | g1191/B1        |   ^   | n_9      | AO21X3_HV | 0.000 |   0.786 |   24.639 | 
     | g1191/Q         |   ^   | n_10     | AO21X3_HV | 0.125 |   0.910 |   24.764 | 
     | count_reg[1]/D  |   ^   | n_10     | DFCX1_HV  | 0.000 |   0.910 |   24.764 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.854 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.853 | 
     +-------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.245
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.655
- Arrival Time                  0.796
= Slack Time                   23.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.859 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.859 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.305 |   0.305 |   24.164 | 
     | g1205/A         |   v   | count[2] | INVXL_HV  | 0.000 |   0.305 |   24.164 | 
     | g1205/Q         |   ^   | n_6      | INVXL_HV  | 0.491 |   0.796 |   24.655 | 
     | count_reg[2]/SI |   ^   | n_6      | DFCSX2_HV | 0.000 |   0.796 |   24.655 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.859 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.859 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.313
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.587
- Arrival Time                  0.675
= Slack Time                   23.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.912 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.912 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.498 |   0.498 |   24.410 | 
     | g1208/A         |   ^   | count[4] | INVX3_HV  | 0.001 |   0.500 |   24.411 | 
     | g1208/Q         |   v   | n_54     | INVX3_HV  | 0.174 |   0.673 |   24.585 | 
     | count_reg[4]/SI |   v   | n_54     | DFCSX2_HV | 0.002 |   0.675 |   24.587 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.912 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.911 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.254
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.646
- Arrival Time                  0.500
= Slack Time                   24.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.147 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.147 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.498 |   0.498 |   24.645 | 
     | count_reg[4]/D  |   ^   | count[4] | DFCSX2_HV | 0.001 |   0.500 |   24.646 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.147 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.146 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.233
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.667
- Arrival Time                  0.374
= Slack Time                   24.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.293 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.294 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.373 |   0.373 |   24.667 | 
     | count_reg[2]/D  |   ^   | count[2] | DFCSX2_HV | 0.000 |   0.374 |   24.667 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.293 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.293 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_typ
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.738
- Arrival Time                  0.386
= Slack Time                   24.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   24.352 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   24.352 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV | 0.386 |   0.386 |   24.738 | 
     | count_reg[0]/D  |   ^   | n_17  | DFCX1_HV | 0.000 |   0.386 |   24.738 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.352 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.351 | 
     +-------------------------------------------------------------------------+ 

