// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/29/2018 15:23:38"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	clk,
	op,
	ula_op,
	hab_esc_mem,
	hab_le_mem,
	beq,
	sel_mux_ula_mem,
	sel_mux_rt_imm,
	sel_MUX_rt_rd,
	sel_mux_jump,
	hab_esc_reg,
	saidaROM,
	saidaULA,
	saidaRAM,
	saidaPC,
	saidaTeste1,
	saidaTeste2);
input 	clk;
output 	[5:0] op;
output 	[1:0] ula_op;
output 	hab_esc_mem;
output 	hab_le_mem;
output 	beq;
output 	sel_mux_ula_mem;
output 	sel_mux_rt_imm;
output 	sel_MUX_rt_rd;
output 	sel_mux_jump;
output 	hab_esc_reg;
output 	[31:0] saidaROM;
output 	[31:0] saidaULA;
output 	[31:0] saidaRAM;
output 	[31:0] saidaPC;
output 	[31:0] saidaTeste1;
output 	[31:0] saidaTeste2;

// Design Ports Information
// op[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[1]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[2]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_op[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_op[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_esc_mem	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_le_mem	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// beq	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_ula_mem	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_rt_imm	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_MUX_rt_rd	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_jump	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_esc_reg	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[5]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[6]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[7]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[8]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[9]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[10]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[11]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[12]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[13]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[14]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[17]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[18]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[19]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[20]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[21]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[22]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[23]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[24]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[25]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[27]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[28]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[29]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[30]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[31]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[9]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[12]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[14]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[17]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[18]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[19]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[20]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[21]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[22]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[23]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[24]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[25]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[26]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[27]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[28]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[31]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[1]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[2]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[3]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[5]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[6]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[7]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[8]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[9]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[13]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[15]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[16]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[17]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[18]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[19]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[20]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[21]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[22]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[24]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[25]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[26]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[27]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[28]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[29]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[30]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[31]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[0]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[1]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[2]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[5]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[8]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[9]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[10]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[11]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[12]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[13]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[14]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[15]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[16]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[17]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[18]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[19]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[20]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[21]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[22]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[23]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[24]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[25]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[26]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[27]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[28]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[29]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[30]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaPC[31]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[0]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[4]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[5]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[6]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[8]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[11]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[12]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[14]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[15]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[16]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[17]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[18]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[19]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[20]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[21]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[22]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[23]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[24]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[25]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[26]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[27]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[28]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[29]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[30]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[31]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[2]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[4]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[7]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[9]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[12]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[13]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[14]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[15]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[16]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[18]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[19]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[20]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[21]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[22]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[24]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[26]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[27]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[28]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[29]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[30]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[31]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_v.sdo");
// synopsys translate_on

wire \op[0]~output_o ;
wire \op[1]~output_o ;
wire \op[2]~output_o ;
wire \op[3]~output_o ;
wire \op[4]~output_o ;
wire \op[5]~output_o ;
wire \ula_op[0]~output_o ;
wire \ula_op[1]~output_o ;
wire \hab_esc_mem~output_o ;
wire \hab_le_mem~output_o ;
wire \beq~output_o ;
wire \sel_mux_ula_mem~output_o ;
wire \sel_mux_rt_imm~output_o ;
wire \sel_MUX_rt_rd~output_o ;
wire \sel_mux_jump~output_o ;
wire \hab_esc_reg~output_o ;
wire \saidaROM[0]~output_o ;
wire \saidaROM[1]~output_o ;
wire \saidaROM[2]~output_o ;
wire \saidaROM[3]~output_o ;
wire \saidaROM[4]~output_o ;
wire \saidaROM[5]~output_o ;
wire \saidaROM[6]~output_o ;
wire \saidaROM[7]~output_o ;
wire \saidaROM[8]~output_o ;
wire \saidaROM[9]~output_o ;
wire \saidaROM[10]~output_o ;
wire \saidaROM[11]~output_o ;
wire \saidaROM[12]~output_o ;
wire \saidaROM[13]~output_o ;
wire \saidaROM[14]~output_o ;
wire \saidaROM[15]~output_o ;
wire \saidaROM[16]~output_o ;
wire \saidaROM[17]~output_o ;
wire \saidaROM[18]~output_o ;
wire \saidaROM[19]~output_o ;
wire \saidaROM[20]~output_o ;
wire \saidaROM[21]~output_o ;
wire \saidaROM[22]~output_o ;
wire \saidaROM[23]~output_o ;
wire \saidaROM[24]~output_o ;
wire \saidaROM[25]~output_o ;
wire \saidaROM[26]~output_o ;
wire \saidaROM[27]~output_o ;
wire \saidaROM[28]~output_o ;
wire \saidaROM[29]~output_o ;
wire \saidaROM[30]~output_o ;
wire \saidaROM[31]~output_o ;
wire \saidaULA[0]~output_o ;
wire \saidaULA[1]~output_o ;
wire \saidaULA[2]~output_o ;
wire \saidaULA[3]~output_o ;
wire \saidaULA[4]~output_o ;
wire \saidaULA[5]~output_o ;
wire \saidaULA[6]~output_o ;
wire \saidaULA[7]~output_o ;
wire \saidaULA[8]~output_o ;
wire \saidaULA[9]~output_o ;
wire \saidaULA[10]~output_o ;
wire \saidaULA[11]~output_o ;
wire \saidaULA[12]~output_o ;
wire \saidaULA[13]~output_o ;
wire \saidaULA[14]~output_o ;
wire \saidaULA[15]~output_o ;
wire \saidaULA[16]~output_o ;
wire \saidaULA[17]~output_o ;
wire \saidaULA[18]~output_o ;
wire \saidaULA[19]~output_o ;
wire \saidaULA[20]~output_o ;
wire \saidaULA[21]~output_o ;
wire \saidaULA[22]~output_o ;
wire \saidaULA[23]~output_o ;
wire \saidaULA[24]~output_o ;
wire \saidaULA[25]~output_o ;
wire \saidaULA[26]~output_o ;
wire \saidaULA[27]~output_o ;
wire \saidaULA[28]~output_o ;
wire \saidaULA[29]~output_o ;
wire \saidaULA[30]~output_o ;
wire \saidaULA[31]~output_o ;
wire \saidaRAM[0]~output_o ;
wire \saidaRAM[1]~output_o ;
wire \saidaRAM[2]~output_o ;
wire \saidaRAM[3]~output_o ;
wire \saidaRAM[4]~output_o ;
wire \saidaRAM[5]~output_o ;
wire \saidaRAM[6]~output_o ;
wire \saidaRAM[7]~output_o ;
wire \saidaRAM[8]~output_o ;
wire \saidaRAM[9]~output_o ;
wire \saidaRAM[10]~output_o ;
wire \saidaRAM[11]~output_o ;
wire \saidaRAM[12]~output_o ;
wire \saidaRAM[13]~output_o ;
wire \saidaRAM[14]~output_o ;
wire \saidaRAM[15]~output_o ;
wire \saidaRAM[16]~output_o ;
wire \saidaRAM[17]~output_o ;
wire \saidaRAM[18]~output_o ;
wire \saidaRAM[19]~output_o ;
wire \saidaRAM[20]~output_o ;
wire \saidaRAM[21]~output_o ;
wire \saidaRAM[22]~output_o ;
wire \saidaRAM[23]~output_o ;
wire \saidaRAM[24]~output_o ;
wire \saidaRAM[25]~output_o ;
wire \saidaRAM[26]~output_o ;
wire \saidaRAM[27]~output_o ;
wire \saidaRAM[28]~output_o ;
wire \saidaRAM[29]~output_o ;
wire \saidaRAM[30]~output_o ;
wire \saidaRAM[31]~output_o ;
wire \saidaPC[0]~output_o ;
wire \saidaPC[1]~output_o ;
wire \saidaPC[2]~output_o ;
wire \saidaPC[3]~output_o ;
wire \saidaPC[4]~output_o ;
wire \saidaPC[5]~output_o ;
wire \saidaPC[6]~output_o ;
wire \saidaPC[7]~output_o ;
wire \saidaPC[8]~output_o ;
wire \saidaPC[9]~output_o ;
wire \saidaPC[10]~output_o ;
wire \saidaPC[11]~output_o ;
wire \saidaPC[12]~output_o ;
wire \saidaPC[13]~output_o ;
wire \saidaPC[14]~output_o ;
wire \saidaPC[15]~output_o ;
wire \saidaPC[16]~output_o ;
wire \saidaPC[17]~output_o ;
wire \saidaPC[18]~output_o ;
wire \saidaPC[19]~output_o ;
wire \saidaPC[20]~output_o ;
wire \saidaPC[21]~output_o ;
wire \saidaPC[22]~output_o ;
wire \saidaPC[23]~output_o ;
wire \saidaPC[24]~output_o ;
wire \saidaPC[25]~output_o ;
wire \saidaPC[26]~output_o ;
wire \saidaPC[27]~output_o ;
wire \saidaPC[28]~output_o ;
wire \saidaPC[29]~output_o ;
wire \saidaPC[30]~output_o ;
wire \saidaPC[31]~output_o ;
wire \saidaTeste1[0]~output_o ;
wire \saidaTeste1[1]~output_o ;
wire \saidaTeste1[2]~output_o ;
wire \saidaTeste1[3]~output_o ;
wire \saidaTeste1[4]~output_o ;
wire \saidaTeste1[5]~output_o ;
wire \saidaTeste1[6]~output_o ;
wire \saidaTeste1[7]~output_o ;
wire \saidaTeste1[8]~output_o ;
wire \saidaTeste1[9]~output_o ;
wire \saidaTeste1[10]~output_o ;
wire \saidaTeste1[11]~output_o ;
wire \saidaTeste1[12]~output_o ;
wire \saidaTeste1[13]~output_o ;
wire \saidaTeste1[14]~output_o ;
wire \saidaTeste1[15]~output_o ;
wire \saidaTeste1[16]~output_o ;
wire \saidaTeste1[17]~output_o ;
wire \saidaTeste1[18]~output_o ;
wire \saidaTeste1[19]~output_o ;
wire \saidaTeste1[20]~output_o ;
wire \saidaTeste1[21]~output_o ;
wire \saidaTeste1[22]~output_o ;
wire \saidaTeste1[23]~output_o ;
wire \saidaTeste1[24]~output_o ;
wire \saidaTeste1[25]~output_o ;
wire \saidaTeste1[26]~output_o ;
wire \saidaTeste1[27]~output_o ;
wire \saidaTeste1[28]~output_o ;
wire \saidaTeste1[29]~output_o ;
wire \saidaTeste1[30]~output_o ;
wire \saidaTeste1[31]~output_o ;
wire \saidaTeste2[0]~output_o ;
wire \saidaTeste2[1]~output_o ;
wire \saidaTeste2[2]~output_o ;
wire \saidaTeste2[3]~output_o ;
wire \saidaTeste2[4]~output_o ;
wire \saidaTeste2[5]~output_o ;
wire \saidaTeste2[6]~output_o ;
wire \saidaTeste2[7]~output_o ;
wire \saidaTeste2[8]~output_o ;
wire \saidaTeste2[9]~output_o ;
wire \saidaTeste2[10]~output_o ;
wire \saidaTeste2[11]~output_o ;
wire \saidaTeste2[12]~output_o ;
wire \saidaTeste2[13]~output_o ;
wire \saidaTeste2[14]~output_o ;
wire \saidaTeste2[15]~output_o ;
wire \saidaTeste2[16]~output_o ;
wire \saidaTeste2[17]~output_o ;
wire \saidaTeste2[18]~output_o ;
wire \saidaTeste2[19]~output_o ;
wire \saidaTeste2[20]~output_o ;
wire \saidaTeste2[21]~output_o ;
wire \saidaTeste2[22]~output_o ;
wire \saidaTeste2[23]~output_o ;
wire \saidaTeste2[24]~output_o ;
wire \saidaTeste2[25]~output_o ;
wire \saidaTeste2[26]~output_o ;
wire \saidaTeste2[27]~output_o ;
wire \saidaTeste2[28]~output_o ;
wire \saidaTeste2[29]~output_o ;
wire \saidaTeste2[30]~output_o ;
wire \saidaTeste2[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \FD|PC|DOUT[0]~32_combout ;
wire \FD|PC|DOUT[1]~0_combout ;
wire \FD|PC|DOUT[2]~1_combout ;
wire \FD|PC|DOUT[3]~2_combout ;
wire \FD|PC|DOUT[4]~3_combout ;
wire \FD|PC|DOUT[5]~4_combout ;
wire \FD|PC|DOUT[6]~5_combout ;
wire \FD|PC|DOUT[7]~6_combout ;
wire \FD|PC|DOUT[8]~7_combout ;
wire \FD|MEM_INST|content~0_combout ;
wire \FD|MEM_INST|content~1_combout ;
wire \FD|MEM_INST|content~2_combout ;
wire \FD|MEM_INST|content~3_combout ;
wire \FD|MEM_INST|content~4_combout ;
wire \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder_combout ;
wire \FD|BANCO_REG|Decoder0~1_combout ;
wire \FD|BANCO_REG|Decoder0~0_combout ;
wire \FD|BANCO_REG|Mux63~0_combout ;
wire \FD|BANCO_REG|Mux63~1_combout ;
wire \FD|BANCO_REG|Equal1~0_combout ;
wire \FD|ULA|MUX|Mux30~0_combout ;
wire \FD|ULA|MUX|Mux5~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 ;
wire \FD|BANCO_REG|saidaB[12]~12_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 ;
wire \FD|BANCO_REG|saidaB[13]~13_combout ;
wire \FD|BANCO_REG|saidaB[14]~14_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ;
wire \FD|BANCO_REG|saidaB[15]~15_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ;
wire \FD|BANCO_REG|saidaB[16]~16_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ;
wire \FD|BANCO_REG|saidaB[17]~17_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10 ;
wire \FD|ULA|MUX|Mux21~0_combout ;
wire \FD|MUX_ULA_MEM|q[10]~10_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 ;
wire \FD|BANCO_REG|saidaB[11]~11_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11 ;
wire \FD|ULA|MUX|Mux20~0_combout ;
wire \FD|MUX_ULA_MEM|q[11]~11_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ;
wire \FD|BANCO_REG|saidaB[10]~10_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 ;
wire \FD|ULA|MUX|Mux22~0_combout ;
wire \FD|MUX_ULA_MEM|q[9]~9_combout ;
wire \FD|BANCO_REG|saidaB[9]~9_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8 ;
wire \FD|MUX_ULA_MEM|q[8]~8_combout ;
wire \FD|BANCO_REG|saidaB[8]~8_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7 ;
wire \FD|MUX_ULA_MEM|q[7]~7_combout ;
wire \FD|BANCO_REG|saidaB[7]~7_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12 ;
wire \FD|ULA|MUX|Mux19~0_combout ;
wire \FD|MUX_ULA_MEM|q[12]~12_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ;
wire \FD|BANCO_REG|saidaB[6]~6_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13 ;
wire \FD|ULA|MUX|Mux18~0_combout ;
wire \FD|MUX_ULA_MEM|q[13]~13_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ;
wire \FD|ULA|MUX|Mux17~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14 ;
wire \FD|MUX_ULA_MEM|q[14]~14_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 ;
wire \FD|BANCO_REG|saidaB[5]~5_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4 ;
wire \FD|MUX_ULA_MEM|q[4]~4_combout ;
wire \FD|BANCO_REG|saidaB[4]~4_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15 ;
wire \FD|ULA|MUX|Mux16~0_combout ;
wire \FD|MUX_ULA_MEM|q[15]~15_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 ;
wire \FD|BANCO_REG|saidaB[3]~3_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16 ;
wire \FD|ULA|MUX|Mux15~0_combout ;
wire \FD|MUX_ULA_MEM|q[16]~16_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 ;
wire \FD|BANCO_REG|saidaB[1]~2_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17 ;
wire \FD|ULA|MUX|Mux14~0_combout ;
wire \FD|MUX_ULA_MEM|q[17]~17_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ;
wire \FD|BANCO_REG|saidaB[29]~29_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ;
wire \FD|BANCO_REG|saidaB[30]~30_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ;
wire \FD|BANCO_REG|saidaB[31]~31_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23 ;
wire \FD|ULA|MUX|Mux8~0_combout ;
wire \FD|MUX_ULA_MEM|q[23]~23_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ;
wire \FD|BANCO_REG|saidaB[28]~28_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25 ;
wire \FD|ULA|MUX|Mux6~0_combout ;
wire \FD|MUX_ULA_MEM|q[25]~25_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ;
wire \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder_combout ;
wire \FD|BANCO_REG|saidaB[27]~27_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26 ;
wire \FD|MUX_ULA_MEM|q[26]~26_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ;
wire \FD|BANCO_REG|saidaB[26]~26_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27 ;
wire \FD|ULA|MUX|Mux4~0_combout ;
wire \FD|MUX_ULA_MEM|q[27]~27_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ;
wire \FD|BANCO_REG|saidaB[25]~25_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ;
wire \FD|ULA|MUX|Mux7~0_combout ;
wire \FD|MUX_ULA_MEM|q[24]~24_combout ;
wire \FD|BANCO_REG|saidaB[24]~24_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28 ;
wire \FD|ULA|MUX|Mux3~0_combout ;
wire \FD|MUX_ULA_MEM|q[28]~28_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ;
wire \FD|BANCO_REG|saidaB[23]~23_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ;
wire \FD|ULA|MUX|Mux9~0_combout ;
wire \FD|MUX_ULA_MEM|q[22]~22_combout ;
wire \FD|BANCO_REG|saidaB[22]~22_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ;
wire \FD|ULA|MUX|Mux10~0_combout ;
wire \FD|MUX_ULA_MEM|q[21]~21_combout ;
wire \FD|BANCO_REG|saidaB[21]~21_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ;
wire \FD|ULA|MUX|Mux11~0_combout ;
wire \FD|MUX_ULA_MEM|q[20]~20_combout ;
wire \FD|BANCO_REG|saidaB[20]~20_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19 ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ;
wire \FD|ULA|MUX|Mux12~0_combout ;
wire \FD|MUX_ULA_MEM|q[19]~19_combout ;
wire \FD|BANCO_REG|saidaB[19]~19_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29 ;
wire \FD|ULA|MUX|Mux2~0_combout ;
wire \FD|MUX_ULA_MEM|q[29]~29_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ;
wire \FD|ULA|MUX|Mux23~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30 ;
wire \FD|ULA|MUX|Mux1~0_combout ;
wire \FD|MUX_ULA_MEM|q[30]~30_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ;
wire \FD|ULA|MUX|Mux24~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6 ;
wire \FD|MUX_ULA_MEM|q[6]~6_combout ;
wire \FD|ULA|MUX|Mux25~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5 ;
wire \FD|MUX_ULA_MEM|q[5]~5_combout ;
wire \FD|ULA|MUX|Mux26~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ;
wire \FD|ULA|MUX|Mux13~0_combout ;
wire \FD|MUX_ULA_MEM|q[18]~18_combout ;
wire \FD|BANCO_REG|saidaB[18]~18_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31 ;
wire \FD|ULA|MUX|Mux0~0_combout ;
wire \FD|MUX_ULA_MEM|q[31]~31_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ;
wire \FD|ULA|MUX|Mux27~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3 ;
wire \FD|MUX_ULA_MEM|q[3]~3_combout ;
wire \FD|ULA|MUX|Mux28~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2 ;
wire \FD|MUX_ULA_MEM|q[2]~2_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 ;
wire \FD|BANCO_REG|saidaB[2]~1_combout ;
wire \FD|ULA|MUX|Mux29~0_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1 ;
wire \FD|MUX_ULA_MEM|q[1]~1_combout ;
wire \FD|ULA|MUX|Mux30~1_combout ;
wire \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \FD|MUX_ULA_MEM|q[0]~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \FD|BANCO_REG|saidaB[0]~0_combout ;
wire \FD|ULA|MUX|Mux31~0_combout ;
wire \FD|PC|DOUT[9]~8_combout ;
wire \FD|SOMA_PC|OUT_AND2[9]~0_combout ;
wire \FD|PC|DOUT[10]~9_combout ;
wire \FD|PC|DOUT[11]~10_combout ;
wire \FD|PC|DOUT[12]~11_combout ;
wire \FD|PC|DOUT[13]~12_combout ;
wire \FD|PC|DOUT[14]~13_combout ;
wire \FD|PC|DOUT[15]~14_combout ;
wire \FD|PC|DOUT[16]~15_combout ;
wire \FD|PC|DOUT[17]~16_combout ;
wire \FD|PC|DOUT[18]~17_combout ;
wire \FD|PC|DOUT[19]~18_combout ;
wire \FD|PC|DOUT[20]~19_combout ;
wire \FD|PC|DOUT[21]~20_combout ;
wire \FD|PC|DOUT[22]~21_combout ;
wire \FD|PC|DOUT[23]~22_combout ;
wire \FD|PC|DOUT[24]~23_combout ;
wire \FD|PC|DOUT[25]~24_combout ;
wire \FD|PC|DOUT[26]~25_combout ;
wire \FD|PC|DOUT[27]~26_combout ;
wire \FD|PC|DOUT[28]~27_combout ;
wire \FD|PC|DOUT[29]~28_combout ;
wire \FD|PC|DOUT[30]~29_combout ;
wire \FD|PC|DOUT[31]~30_combout ;
wire \FD|PC|DOUT[31]~31_combout ;
wire \FD|BANCO_REG|registrador[1][0]~feeder_combout ;
wire \FD|BANCO_REG|Decoder0~2_combout ;
wire \FD|BANCO_REG|registrador[1][0]~q ;
wire \FD|BANCO_REG|registrador[1][1]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][1]~q ;
wire \FD|BANCO_REG|registrador[1][2]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][2]~q ;
wire \FD|BANCO_REG|registrador[1][3]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][3]~q ;
wire \FD|BANCO_REG|registrador[1][4]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][4]~q ;
wire \FD|BANCO_REG|registrador[1][5]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][5]~q ;
wire \FD|BANCO_REG|registrador[1][6]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][6]~q ;
wire \FD|BANCO_REG|registrador[1][7]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][7]~q ;
wire \FD|BANCO_REG|registrador[1][8]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][8]~q ;
wire \FD|BANCO_REG|registrador[1][9]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][9]~q ;
wire \FD|BANCO_REG|registrador[1][10]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][10]~q ;
wire \FD|BANCO_REG|registrador[1][11]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][11]~q ;
wire \FD|BANCO_REG|registrador[1][12]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][12]~q ;
wire \FD|BANCO_REG|registrador[1][13]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][13]~q ;
wire \FD|BANCO_REG|registrador[1][14]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][14]~q ;
wire \FD|BANCO_REG|registrador[1][15]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][15]~q ;
wire \FD|BANCO_REG|registrador[1][16]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][16]~q ;
wire \FD|BANCO_REG|registrador[1][17]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][17]~q ;
wire \FD|BANCO_REG|registrador[1][18]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][18]~q ;
wire \FD|BANCO_REG|registrador[1][19]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][19]~q ;
wire \FD|BANCO_REG|registrador[1][20]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][20]~q ;
wire \FD|BANCO_REG|registrador[1][21]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][21]~q ;
wire \FD|BANCO_REG|registrador[1][22]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][22]~q ;
wire \FD|BANCO_REG|registrador[1][23]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][23]~q ;
wire \FD|BANCO_REG|registrador[1][24]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][24]~q ;
wire \FD|BANCO_REG|registrador[1][25]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][25]~q ;
wire \FD|BANCO_REG|registrador[1][26]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][26]~q ;
wire \FD|BANCO_REG|registrador[1][27]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][27]~q ;
wire \FD|BANCO_REG|registrador[1][28]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][28]~q ;
wire \FD|BANCO_REG|registrador[1][29]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][29]~q ;
wire \FD|BANCO_REG|registrador[1][30]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][30]~q ;
wire \FD|BANCO_REG|registrador[1][31]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][31]~q ;
wire \FD|BANCO_REG|Decoder0~3_combout ;
wire \FD|BANCO_REG|registrador[2][0]~q ;
wire \FD|BANCO_REG|registrador[2][1]~q ;
wire \FD|BANCO_REG|registrador[2][2]~q ;
wire \FD|BANCO_REG|registrador[2][3]~q ;
wire \FD|BANCO_REG|registrador[2][4]~q ;
wire \FD|BANCO_REG|registrador[2][5]~q ;
wire \FD|BANCO_REG|registrador[2][6]~q ;
wire \FD|BANCO_REG|registrador[2][7]~q ;
wire \FD|BANCO_REG|registrador[2][8]~q ;
wire \FD|BANCO_REG|registrador[2][9]~q ;
wire \FD|BANCO_REG|registrador[2][10]~q ;
wire \FD|BANCO_REG|registrador[2][11]~q ;
wire \FD|BANCO_REG|registrador[2][12]~q ;
wire \FD|BANCO_REG|registrador[2][13]~q ;
wire \FD|BANCO_REG|registrador[2][14]~q ;
wire \FD|BANCO_REG|registrador[2][15]~q ;
wire \FD|BANCO_REG|registrador[2][16]~q ;
wire \FD|BANCO_REG|registrador[2][17]~q ;
wire \FD|BANCO_REG|registrador[2][18]~q ;
wire \FD|BANCO_REG|registrador[2][19]~q ;
wire \FD|BANCO_REG|registrador[2][20]~q ;
wire \FD|BANCO_REG|registrador[2][21]~q ;
wire \FD|BANCO_REG|registrador[2][22]~q ;
wire \FD|BANCO_REG|registrador[2][23]~q ;
wire \FD|BANCO_REG|registrador[2][24]~q ;
wire \FD|BANCO_REG|registrador[2][25]~q ;
wire \FD|BANCO_REG|registrador[2][26]~q ;
wire \FD|BANCO_REG|registrador[2][27]~q ;
wire \FD|BANCO_REG|registrador[2][28]~q ;
wire \FD|BANCO_REG|registrador[2][29]~q ;
wire \FD|BANCO_REG|registrador[2][30]~q ;
wire \FD|BANCO_REG|registrador[2][31]~q ;
wire [31:0] \FD|SOMA_PC|OUT_AND2 ;
wire [31:0] \FD|PC|DOUT ;
wire [0:42] \FD|BANCO_REG|registrador_rtl_1_bypass ;
wire [31:0] \FD|MEM_INST|q ;

wire [35:0] \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;

assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [9];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [10];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [11];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [12];
assign \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31  = \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [13];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \op[0]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[0]~output .bus_hold = "false";
defparam \op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \op[1]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[1]~output .bus_hold = "false";
defparam \op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \op[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[2]~output .bus_hold = "false";
defparam \op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \op[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[3]~output .bus_hold = "false";
defparam \op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \op[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[4]~output .bus_hold = "false";
defparam \op[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \op[5]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[5]~output .bus_hold = "false";
defparam \op[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \ula_op[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_op[0]~output .bus_hold = "false";
defparam \ula_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ula_op[1]~output (
	.i(!\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_op[1]~output .bus_hold = "false";
defparam \ula_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \hab_esc_mem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_esc_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_esc_mem~output .bus_hold = "false";
defparam \hab_esc_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \hab_le_mem~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_le_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_le_mem~output .bus_hold = "false";
defparam \hab_le_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \beq~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\beq~output_o ),
	.obar());
// synopsys translate_off
defparam \beq~output .bus_hold = "false";
defparam \beq~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \sel_mux_ula_mem~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_ula_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_ula_mem~output .bus_hold = "false";
defparam \sel_mux_ula_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \sel_mux_rt_imm~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_rt_imm~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_rt_imm~output .bus_hold = "false";
defparam \sel_mux_rt_imm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \sel_MUX_rt_rd~output (
	.i(!\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_MUX_rt_rd~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_MUX_rt_rd~output .bus_hold = "false";
defparam \sel_MUX_rt_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \sel_mux_jump~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_jump~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_jump~output .bus_hold = "false";
defparam \sel_mux_jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \hab_esc_reg~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_esc_reg~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_esc_reg~output .bus_hold = "false";
defparam \hab_esc_reg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \saidaROM[0]~output (
	.i(\FD|MEM_INST|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[0]~output .bus_hold = "false";
defparam \saidaROM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \saidaROM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[1]~output .bus_hold = "false";
defparam \saidaROM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \saidaROM[2]~output (
	.i(\FD|MEM_INST|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[2]~output .bus_hold = "false";
defparam \saidaROM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \saidaROM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[3]~output .bus_hold = "false";
defparam \saidaROM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \saidaROM[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[4]~output .bus_hold = "false";
defparam \saidaROM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \saidaROM[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[5]~output .bus_hold = "false";
defparam \saidaROM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \saidaROM[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[6]~output .bus_hold = "false";
defparam \saidaROM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \saidaROM[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[7]~output .bus_hold = "false";
defparam \saidaROM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \saidaROM[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[8]~output .bus_hold = "false";
defparam \saidaROM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \saidaROM[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[9]~output .bus_hold = "false";
defparam \saidaROM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \saidaROM[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[10]~output .bus_hold = "false";
defparam \saidaROM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \saidaROM[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[11]~output .bus_hold = "false";
defparam \saidaROM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \saidaROM[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[12]~output .bus_hold = "false";
defparam \saidaROM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \saidaROM[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[13]~output .bus_hold = "false";
defparam \saidaROM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \saidaROM[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[14]~output .bus_hold = "false";
defparam \saidaROM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \saidaROM[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[15]~output .bus_hold = "false";
defparam \saidaROM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \saidaROM[16]~output (
	.i(\FD|MEM_INST|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[16]~output .bus_hold = "false";
defparam \saidaROM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \saidaROM[17]~output (
	.i(\FD|MEM_INST|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[17]~output .bus_hold = "false";
defparam \saidaROM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \saidaROM[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[18]~output .bus_hold = "false";
defparam \saidaROM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \saidaROM[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[19]~output .bus_hold = "false";
defparam \saidaROM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \saidaROM[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[20]~output .bus_hold = "false";
defparam \saidaROM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \saidaROM[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[21]~output .bus_hold = "false";
defparam \saidaROM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \saidaROM[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[22]~output .bus_hold = "false";
defparam \saidaROM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \saidaROM[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[23]~output .bus_hold = "false";
defparam \saidaROM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \saidaROM[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[24]~output .bus_hold = "false";
defparam \saidaROM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \saidaROM[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[25]~output .bus_hold = "false";
defparam \saidaROM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \saidaROM[26]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[26]~output .bus_hold = "false";
defparam \saidaROM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \saidaROM[27]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[27]~output .bus_hold = "false";
defparam \saidaROM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \saidaROM[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[28]~output .bus_hold = "false";
defparam \saidaROM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \saidaROM[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[29]~output .bus_hold = "false";
defparam \saidaROM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \saidaROM[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[30]~output .bus_hold = "false";
defparam \saidaROM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \saidaROM[31]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[31]~output .bus_hold = "false";
defparam \saidaROM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \saidaULA[0]~output (
	.i(\FD|ULA|MUX|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[0]~output .bus_hold = "false";
defparam \saidaULA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \saidaULA[1]~output (
	.i(\FD|ULA|MUX|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[1]~output .bus_hold = "false";
defparam \saidaULA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \saidaULA[2]~output (
	.i(\FD|ULA|MUX|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[2]~output .bus_hold = "false";
defparam \saidaULA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \saidaULA[3]~output (
	.i(\FD|ULA|MUX|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[3]~output .bus_hold = "false";
defparam \saidaULA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \saidaULA[4]~output (
	.i(\FD|ULA|MUX|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[4]~output .bus_hold = "false";
defparam \saidaULA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \saidaULA[5]~output (
	.i(\FD|ULA|MUX|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[5]~output .bus_hold = "false";
defparam \saidaULA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \saidaULA[6]~output (
	.i(\FD|ULA|MUX|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[6]~output .bus_hold = "false";
defparam \saidaULA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \saidaULA[7]~output (
	.i(\FD|ULA|MUX|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[7]~output .bus_hold = "false";
defparam \saidaULA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \saidaULA[8]~output (
	.i(\FD|ULA|MUX|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[8]~output .bus_hold = "false";
defparam \saidaULA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \saidaULA[9]~output (
	.i(\FD|ULA|MUX|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[9]~output .bus_hold = "false";
defparam \saidaULA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \saidaULA[10]~output (
	.i(\FD|ULA|MUX|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[10]~output .bus_hold = "false";
defparam \saidaULA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \saidaULA[11]~output (
	.i(\FD|ULA|MUX|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[11]~output .bus_hold = "false";
defparam \saidaULA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \saidaULA[12]~output (
	.i(\FD|ULA|MUX|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[12]~output .bus_hold = "false";
defparam \saidaULA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \saidaULA[13]~output (
	.i(\FD|ULA|MUX|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[13]~output .bus_hold = "false";
defparam \saidaULA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \saidaULA[14]~output (
	.i(\FD|ULA|MUX|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[14]~output .bus_hold = "false";
defparam \saidaULA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \saidaULA[15]~output (
	.i(\FD|ULA|MUX|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[15]~output .bus_hold = "false";
defparam \saidaULA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \saidaULA[16]~output (
	.i(\FD|ULA|MUX|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[16]~output .bus_hold = "false";
defparam \saidaULA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \saidaULA[17]~output (
	.i(\FD|ULA|MUX|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[17]~output .bus_hold = "false";
defparam \saidaULA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \saidaULA[18]~output (
	.i(\FD|ULA|MUX|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[18]~output .bus_hold = "false";
defparam \saidaULA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \saidaULA[19]~output (
	.i(\FD|ULA|MUX|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[19]~output .bus_hold = "false";
defparam \saidaULA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \saidaULA[20]~output (
	.i(\FD|ULA|MUX|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[20]~output .bus_hold = "false";
defparam \saidaULA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \saidaULA[21]~output (
	.i(\FD|ULA|MUX|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[21]~output .bus_hold = "false";
defparam \saidaULA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \saidaULA[22]~output (
	.i(\FD|ULA|MUX|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[22]~output .bus_hold = "false";
defparam \saidaULA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \saidaULA[23]~output (
	.i(\FD|ULA|MUX|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[23]~output .bus_hold = "false";
defparam \saidaULA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \saidaULA[24]~output (
	.i(\FD|ULA|MUX|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[24]~output .bus_hold = "false";
defparam \saidaULA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \saidaULA[25]~output (
	.i(\FD|ULA|MUX|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[25]~output .bus_hold = "false";
defparam \saidaULA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \saidaULA[26]~output (
	.i(\FD|ULA|MUX|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[26]~output .bus_hold = "false";
defparam \saidaULA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \saidaULA[27]~output (
	.i(\FD|ULA|MUX|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[27]~output .bus_hold = "false";
defparam \saidaULA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \saidaULA[28]~output (
	.i(\FD|ULA|MUX|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[28]~output .bus_hold = "false";
defparam \saidaULA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \saidaULA[29]~output (
	.i(\FD|ULA|MUX|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[29]~output .bus_hold = "false";
defparam \saidaULA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \saidaULA[30]~output (
	.i(\FD|ULA|MUX|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[30]~output .bus_hold = "false";
defparam \saidaULA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \saidaULA[31]~output (
	.i(\FD|ULA|MUX|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[31]~output .bus_hold = "false";
defparam \saidaULA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \saidaRAM[0]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[0]~output .bus_hold = "false";
defparam \saidaRAM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \saidaRAM[1]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[1]~output .bus_hold = "false";
defparam \saidaRAM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \saidaRAM[2]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[2]~output .bus_hold = "false";
defparam \saidaRAM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \saidaRAM[3]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[3]~output .bus_hold = "false";
defparam \saidaRAM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \saidaRAM[4]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[4]~output .bus_hold = "false";
defparam \saidaRAM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \saidaRAM[5]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[5]~output .bus_hold = "false";
defparam \saidaRAM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \saidaRAM[6]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[6]~output .bus_hold = "false";
defparam \saidaRAM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \saidaRAM[7]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[7]~output .bus_hold = "false";
defparam \saidaRAM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \saidaRAM[8]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[8]~output .bus_hold = "false";
defparam \saidaRAM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \saidaRAM[9]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[9]~output .bus_hold = "false";
defparam \saidaRAM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \saidaRAM[10]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[10]~output .bus_hold = "false";
defparam \saidaRAM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \saidaRAM[11]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[11]~output .bus_hold = "false";
defparam \saidaRAM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \saidaRAM[12]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[12]~output .bus_hold = "false";
defparam \saidaRAM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \saidaRAM[13]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[13]~output .bus_hold = "false";
defparam \saidaRAM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \saidaRAM[14]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[14]~output .bus_hold = "false";
defparam \saidaRAM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \saidaRAM[15]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[15]~output .bus_hold = "false";
defparam \saidaRAM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \saidaRAM[16]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[16]~output .bus_hold = "false";
defparam \saidaRAM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \saidaRAM[17]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[17]~output .bus_hold = "false";
defparam \saidaRAM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \saidaRAM[18]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[18]~output .bus_hold = "false";
defparam \saidaRAM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \saidaRAM[19]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[19]~output .bus_hold = "false";
defparam \saidaRAM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \saidaRAM[20]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[20]~output .bus_hold = "false";
defparam \saidaRAM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \saidaRAM[21]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[21]~output .bus_hold = "false";
defparam \saidaRAM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \saidaRAM[22]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[22]~output .bus_hold = "false";
defparam \saidaRAM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \saidaRAM[23]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[23]~output .bus_hold = "false";
defparam \saidaRAM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \saidaRAM[24]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[24]~output .bus_hold = "false";
defparam \saidaRAM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \saidaRAM[25]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[25]~output .bus_hold = "false";
defparam \saidaRAM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \saidaRAM[26]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[26]~output .bus_hold = "false";
defparam \saidaRAM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \saidaRAM[27]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[27]~output .bus_hold = "false";
defparam \saidaRAM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \saidaRAM[28]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[28]~output .bus_hold = "false";
defparam \saidaRAM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \saidaRAM[29]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[29]~output .bus_hold = "false";
defparam \saidaRAM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \saidaRAM[30]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[30]~output .bus_hold = "false";
defparam \saidaRAM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \saidaRAM[31]~output (
	.i(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[31]~output .bus_hold = "false";
defparam \saidaRAM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \saidaPC[0]~output (
	.i(\FD|PC|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[0]~output .bus_hold = "false";
defparam \saidaPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \saidaPC[1]~output (
	.i(\FD|PC|DOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[1]~output .bus_hold = "false";
defparam \saidaPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \saidaPC[2]~output (
	.i(\FD|PC|DOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[2]~output .bus_hold = "false";
defparam \saidaPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \saidaPC[3]~output (
	.i(\FD|PC|DOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[3]~output .bus_hold = "false";
defparam \saidaPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \saidaPC[4]~output (
	.i(\FD|PC|DOUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[4]~output .bus_hold = "false";
defparam \saidaPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \saidaPC[5]~output (
	.i(\FD|PC|DOUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[5]~output .bus_hold = "false";
defparam \saidaPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \saidaPC[6]~output (
	.i(\FD|PC|DOUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[6]~output .bus_hold = "false";
defparam \saidaPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \saidaPC[7]~output (
	.i(\FD|PC|DOUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[7]~output .bus_hold = "false";
defparam \saidaPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \saidaPC[8]~output (
	.i(\FD|PC|DOUT [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[8]~output .bus_hold = "false";
defparam \saidaPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \saidaPC[9]~output (
	.i(\FD|PC|DOUT [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[9]~output .bus_hold = "false";
defparam \saidaPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \saidaPC[10]~output (
	.i(\FD|PC|DOUT [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[10]~output .bus_hold = "false";
defparam \saidaPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \saidaPC[11]~output (
	.i(\FD|PC|DOUT [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[11]~output .bus_hold = "false";
defparam \saidaPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \saidaPC[12]~output (
	.i(\FD|PC|DOUT [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[12]~output .bus_hold = "false";
defparam \saidaPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \saidaPC[13]~output (
	.i(\FD|PC|DOUT [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[13]~output .bus_hold = "false";
defparam \saidaPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \saidaPC[14]~output (
	.i(\FD|PC|DOUT [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[14]~output .bus_hold = "false";
defparam \saidaPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \saidaPC[15]~output (
	.i(\FD|PC|DOUT [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[15]~output .bus_hold = "false";
defparam \saidaPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \saidaPC[16]~output (
	.i(\FD|PC|DOUT [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[16]~output .bus_hold = "false";
defparam \saidaPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \saidaPC[17]~output (
	.i(\FD|PC|DOUT [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[17]~output .bus_hold = "false";
defparam \saidaPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \saidaPC[18]~output (
	.i(\FD|PC|DOUT [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[18]~output .bus_hold = "false";
defparam \saidaPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \saidaPC[19]~output (
	.i(\FD|PC|DOUT [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[19]~output .bus_hold = "false";
defparam \saidaPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \saidaPC[20]~output (
	.i(\FD|PC|DOUT [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[20]~output .bus_hold = "false";
defparam \saidaPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \saidaPC[21]~output (
	.i(\FD|PC|DOUT [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[21]~output .bus_hold = "false";
defparam \saidaPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \saidaPC[22]~output (
	.i(\FD|PC|DOUT [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[22]~output .bus_hold = "false";
defparam \saidaPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \saidaPC[23]~output (
	.i(\FD|PC|DOUT [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[23]~output .bus_hold = "false";
defparam \saidaPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \saidaPC[24]~output (
	.i(\FD|PC|DOUT [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[24]~output .bus_hold = "false";
defparam \saidaPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \saidaPC[25]~output (
	.i(\FD|PC|DOUT [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[25]~output .bus_hold = "false";
defparam \saidaPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \saidaPC[26]~output (
	.i(\FD|PC|DOUT [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[26]~output .bus_hold = "false";
defparam \saidaPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \saidaPC[27]~output (
	.i(\FD|PC|DOUT [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[27]~output .bus_hold = "false";
defparam \saidaPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \saidaPC[28]~output (
	.i(\FD|PC|DOUT [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[28]~output .bus_hold = "false";
defparam \saidaPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \saidaPC[29]~output (
	.i(\FD|PC|DOUT [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[29]~output .bus_hold = "false";
defparam \saidaPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \saidaPC[30]~output (
	.i(\FD|PC|DOUT [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[30]~output .bus_hold = "false";
defparam \saidaPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \saidaPC[31]~output (
	.i(\FD|PC|DOUT [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaPC[31]~output .bus_hold = "false";
defparam \saidaPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \saidaTeste1[0]~output (
	.i(\FD|BANCO_REG|registrador[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[0]~output .bus_hold = "false";
defparam \saidaTeste1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \saidaTeste1[1]~output (
	.i(\FD|BANCO_REG|registrador[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[1]~output .bus_hold = "false";
defparam \saidaTeste1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \saidaTeste1[2]~output (
	.i(\FD|BANCO_REG|registrador[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[2]~output .bus_hold = "false";
defparam \saidaTeste1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \saidaTeste1[3]~output (
	.i(\FD|BANCO_REG|registrador[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[3]~output .bus_hold = "false";
defparam \saidaTeste1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \saidaTeste1[4]~output (
	.i(\FD|BANCO_REG|registrador[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[4]~output .bus_hold = "false";
defparam \saidaTeste1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \saidaTeste1[5]~output (
	.i(\FD|BANCO_REG|registrador[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[5]~output .bus_hold = "false";
defparam \saidaTeste1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \saidaTeste1[6]~output (
	.i(\FD|BANCO_REG|registrador[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[6]~output .bus_hold = "false";
defparam \saidaTeste1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \saidaTeste1[7]~output (
	.i(\FD|BANCO_REG|registrador[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[7]~output .bus_hold = "false";
defparam \saidaTeste1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \saidaTeste1[8]~output (
	.i(\FD|BANCO_REG|registrador[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[8]~output .bus_hold = "false";
defparam \saidaTeste1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \saidaTeste1[9]~output (
	.i(\FD|BANCO_REG|registrador[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[9]~output .bus_hold = "false";
defparam \saidaTeste1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \saidaTeste1[10]~output (
	.i(\FD|BANCO_REG|registrador[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[10]~output .bus_hold = "false";
defparam \saidaTeste1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \saidaTeste1[11]~output (
	.i(\FD|BANCO_REG|registrador[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[11]~output .bus_hold = "false";
defparam \saidaTeste1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \saidaTeste1[12]~output (
	.i(\FD|BANCO_REG|registrador[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[12]~output .bus_hold = "false";
defparam \saidaTeste1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \saidaTeste1[13]~output (
	.i(\FD|BANCO_REG|registrador[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[13]~output .bus_hold = "false";
defparam \saidaTeste1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \saidaTeste1[14]~output (
	.i(\FD|BANCO_REG|registrador[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[14]~output .bus_hold = "false";
defparam \saidaTeste1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \saidaTeste1[15]~output (
	.i(\FD|BANCO_REG|registrador[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[15]~output .bus_hold = "false";
defparam \saidaTeste1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \saidaTeste1[16]~output (
	.i(\FD|BANCO_REG|registrador[1][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[16]~output .bus_hold = "false";
defparam \saidaTeste1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \saidaTeste1[17]~output (
	.i(\FD|BANCO_REG|registrador[1][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[17]~output .bus_hold = "false";
defparam \saidaTeste1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \saidaTeste1[18]~output (
	.i(\FD|BANCO_REG|registrador[1][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[18]~output .bus_hold = "false";
defparam \saidaTeste1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \saidaTeste1[19]~output (
	.i(\FD|BANCO_REG|registrador[1][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[19]~output .bus_hold = "false";
defparam \saidaTeste1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \saidaTeste1[20]~output (
	.i(\FD|BANCO_REG|registrador[1][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[20]~output .bus_hold = "false";
defparam \saidaTeste1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \saidaTeste1[21]~output (
	.i(\FD|BANCO_REG|registrador[1][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[21]~output .bus_hold = "false";
defparam \saidaTeste1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \saidaTeste1[22]~output (
	.i(\FD|BANCO_REG|registrador[1][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[22]~output .bus_hold = "false";
defparam \saidaTeste1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \saidaTeste1[23]~output (
	.i(\FD|BANCO_REG|registrador[1][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[23]~output .bus_hold = "false";
defparam \saidaTeste1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \saidaTeste1[24]~output (
	.i(\FD|BANCO_REG|registrador[1][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[24]~output .bus_hold = "false";
defparam \saidaTeste1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \saidaTeste1[25]~output (
	.i(\FD|BANCO_REG|registrador[1][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[25]~output .bus_hold = "false";
defparam \saidaTeste1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \saidaTeste1[26]~output (
	.i(\FD|BANCO_REG|registrador[1][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[26]~output .bus_hold = "false";
defparam \saidaTeste1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \saidaTeste1[27]~output (
	.i(\FD|BANCO_REG|registrador[1][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[27]~output .bus_hold = "false";
defparam \saidaTeste1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \saidaTeste1[28]~output (
	.i(\FD|BANCO_REG|registrador[1][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[28]~output .bus_hold = "false";
defparam \saidaTeste1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \saidaTeste1[29]~output (
	.i(\FD|BANCO_REG|registrador[1][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[29]~output .bus_hold = "false";
defparam \saidaTeste1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \saidaTeste1[30]~output (
	.i(\FD|BANCO_REG|registrador[1][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[30]~output .bus_hold = "false";
defparam \saidaTeste1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \saidaTeste1[31]~output (
	.i(\FD|BANCO_REG|registrador[1][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[31]~output .bus_hold = "false";
defparam \saidaTeste1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \saidaTeste2[0]~output (
	.i(\FD|BANCO_REG|registrador[2][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[0]~output .bus_hold = "false";
defparam \saidaTeste2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \saidaTeste2[1]~output (
	.i(\FD|BANCO_REG|registrador[2][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[1]~output .bus_hold = "false";
defparam \saidaTeste2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \saidaTeste2[2]~output (
	.i(\FD|BANCO_REG|registrador[2][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[2]~output .bus_hold = "false";
defparam \saidaTeste2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \saidaTeste2[3]~output (
	.i(\FD|BANCO_REG|registrador[2][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[3]~output .bus_hold = "false";
defparam \saidaTeste2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \saidaTeste2[4]~output (
	.i(\FD|BANCO_REG|registrador[2][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[4]~output .bus_hold = "false";
defparam \saidaTeste2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \saidaTeste2[5]~output (
	.i(\FD|BANCO_REG|registrador[2][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[5]~output .bus_hold = "false";
defparam \saidaTeste2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \saidaTeste2[6]~output (
	.i(\FD|BANCO_REG|registrador[2][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[6]~output .bus_hold = "false";
defparam \saidaTeste2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \saidaTeste2[7]~output (
	.i(\FD|BANCO_REG|registrador[2][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[7]~output .bus_hold = "false";
defparam \saidaTeste2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \saidaTeste2[8]~output (
	.i(\FD|BANCO_REG|registrador[2][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[8]~output .bus_hold = "false";
defparam \saidaTeste2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \saidaTeste2[9]~output (
	.i(\FD|BANCO_REG|registrador[2][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[9]~output .bus_hold = "false";
defparam \saidaTeste2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \saidaTeste2[10]~output (
	.i(\FD|BANCO_REG|registrador[2][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[10]~output .bus_hold = "false";
defparam \saidaTeste2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \saidaTeste2[11]~output (
	.i(\FD|BANCO_REG|registrador[2][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[11]~output .bus_hold = "false";
defparam \saidaTeste2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \saidaTeste2[12]~output (
	.i(\FD|BANCO_REG|registrador[2][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[12]~output .bus_hold = "false";
defparam \saidaTeste2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \saidaTeste2[13]~output (
	.i(\FD|BANCO_REG|registrador[2][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[13]~output .bus_hold = "false";
defparam \saidaTeste2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \saidaTeste2[14]~output (
	.i(\FD|BANCO_REG|registrador[2][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[14]~output .bus_hold = "false";
defparam \saidaTeste2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \saidaTeste2[15]~output (
	.i(\FD|BANCO_REG|registrador[2][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[15]~output .bus_hold = "false";
defparam \saidaTeste2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \saidaTeste2[16]~output (
	.i(\FD|BANCO_REG|registrador[2][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[16]~output .bus_hold = "false";
defparam \saidaTeste2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \saidaTeste2[17]~output (
	.i(\FD|BANCO_REG|registrador[2][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[17]~output .bus_hold = "false";
defparam \saidaTeste2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \saidaTeste2[18]~output (
	.i(\FD|BANCO_REG|registrador[2][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[18]~output .bus_hold = "false";
defparam \saidaTeste2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \saidaTeste2[19]~output (
	.i(\FD|BANCO_REG|registrador[2][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[19]~output .bus_hold = "false";
defparam \saidaTeste2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \saidaTeste2[20]~output (
	.i(\FD|BANCO_REG|registrador[2][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[20]~output .bus_hold = "false";
defparam \saidaTeste2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \saidaTeste2[21]~output (
	.i(\FD|BANCO_REG|registrador[2][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[21]~output .bus_hold = "false";
defparam \saidaTeste2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \saidaTeste2[22]~output (
	.i(\FD|BANCO_REG|registrador[2][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[22]~output .bus_hold = "false";
defparam \saidaTeste2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \saidaTeste2[23]~output (
	.i(\FD|BANCO_REG|registrador[2][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[23]~output .bus_hold = "false";
defparam \saidaTeste2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \saidaTeste2[24]~output (
	.i(\FD|BANCO_REG|registrador[2][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[24]~output .bus_hold = "false";
defparam \saidaTeste2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \saidaTeste2[25]~output (
	.i(\FD|BANCO_REG|registrador[2][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[25]~output .bus_hold = "false";
defparam \saidaTeste2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \saidaTeste2[26]~output (
	.i(\FD|BANCO_REG|registrador[2][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[26]~output .bus_hold = "false";
defparam \saidaTeste2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \saidaTeste2[27]~output (
	.i(\FD|BANCO_REG|registrador[2][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[27]~output .bus_hold = "false";
defparam \saidaTeste2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \saidaTeste2[28]~output (
	.i(\FD|BANCO_REG|registrador[2][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[28]~output .bus_hold = "false";
defparam \saidaTeste2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \saidaTeste2[29]~output (
	.i(\FD|BANCO_REG|registrador[2][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[29]~output .bus_hold = "false";
defparam \saidaTeste2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \saidaTeste2[30]~output (
	.i(\FD|BANCO_REG|registrador[2][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[30]~output .bus_hold = "false";
defparam \saidaTeste2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \saidaTeste2[31]~output (
	.i(\FD|BANCO_REG|registrador[2][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[31]~output .bus_hold = "false";
defparam \saidaTeste2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
cycloneive_lcell_comb \FD|PC|DOUT[0]~32 (
// Equation(s):
// \FD|PC|DOUT[0]~32_combout  = !\FD|PC|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|PC|DOUT[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[0]~32 .lut_mask = 16'h0F0F;
defparam \FD|PC|DOUT[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \FD|PC|DOUT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[0] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N30
cycloneive_lcell_comb \FD|PC|DOUT[1]~0 (
// Equation(s):
// \FD|PC|DOUT[1]~0_combout  = \FD|PC|DOUT [1] $ (\FD|PC|DOUT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [1]),
	.datad(\FD|PC|DOUT [0]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[1]~0 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \FD|PC|DOUT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[1] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
cycloneive_lcell_comb \FD|PC|DOUT[2]~1 (
// Equation(s):
// \FD|PC|DOUT[2]~1_combout  = \FD|PC|DOUT [2] $ (((\FD|PC|DOUT [1] & \FD|PC|DOUT [0])))

	.dataa(\FD|PC|DOUT [1]),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [0]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[2]~1 .lut_mask = 16'h5AF0;
defparam \FD|PC|DOUT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \FD|PC|DOUT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
cycloneive_lcell_comb \FD|PC|DOUT[3]~2 (
// Equation(s):
// \FD|PC|DOUT[3]~2_combout  = \FD|PC|DOUT [3] $ (((\FD|PC|DOUT [1] & (\FD|PC|DOUT [0] & \FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [1]),
	.datab(\FD|PC|DOUT [0]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[3]~2 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N27
dffeas \FD|PC|DOUT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[3] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [3] = (\FD|PC|DOUT [1] & (\FD|PC|DOUT [0] & (\FD|PC|DOUT [3] & \FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [1]),
	.datab(\FD|PC|DOUT [0]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [3]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[3] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N4
cycloneive_lcell_comb \FD|PC|DOUT[4]~3 (
// Equation(s):
// \FD|PC|DOUT[4]~3_combout  = \FD|PC|DOUT [4] $ (\FD|SOMA_PC|OUT_AND2 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|SOMA_PC|OUT_AND2 [3]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[4]~3 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \FD|PC|DOUT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N6
cycloneive_lcell_comb \FD|PC|DOUT[5]~4 (
// Equation(s):
// \FD|PC|DOUT[5]~4_combout  = \FD|PC|DOUT [5] $ (((\FD|SOMA_PC|OUT_AND2 [3] & \FD|PC|DOUT [4])))

	.dataa(\FD|SOMA_PC|OUT_AND2 [3]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|PC|DOUT[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[5]~4 .lut_mask = 16'h7878;
defparam \FD|PC|DOUT[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \FD|PC|DOUT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
cycloneive_lcell_comb \FD|PC|DOUT[6]~5 (
// Equation(s):
// \FD|PC|DOUT[6]~5_combout  = \FD|PC|DOUT [6] $ (((\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] & \FD|SOMA_PC|OUT_AND2 [3]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|SOMA_PC|OUT_AND2 [3]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[6]~5 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N21
dffeas \FD|PC|DOUT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[6] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[6] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [6] = (\FD|PC|DOUT [5] & (\FD|PC|DOUT [6] & (\FD|PC|DOUT [4] & \FD|SOMA_PC|OUT_AND2 [3])))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [6]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|SOMA_PC|OUT_AND2 [3]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [6]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[6] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
cycloneive_lcell_comb \FD|PC|DOUT[7]~6 (
// Equation(s):
// \FD|PC|DOUT[7]~6_combout  = \FD|PC|DOUT [7] $ (\FD|SOMA_PC|OUT_AND2 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [7]),
	.datad(\FD|SOMA_PC|OUT_AND2 [6]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[7]~6 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \FD|PC|DOUT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[7] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
cycloneive_lcell_comb \FD|PC|DOUT[8]~7 (
// Equation(s):
// \FD|PC|DOUT[8]~7_combout  = \FD|PC|DOUT [8] $ (((\FD|PC|DOUT [7] & \FD|SOMA_PC|OUT_AND2 [6])))

	.dataa(\FD|PC|DOUT [7]),
	.datab(gnd),
	.datac(\FD|PC|DOUT [8]),
	.datad(\FD|SOMA_PC|OUT_AND2 [6]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[8]~7 .lut_mask = 16'h5AF0;
defparam \FD|PC|DOUT[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \FD|PC|DOUT[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[8] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N24
cycloneive_lcell_comb \FD|MEM_INST|content~0 (
// Equation(s):
// \FD|MEM_INST|content~0_combout  = (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & (!\FD|PC|DOUT [5] & !\FD|PC|DOUT [8])))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [6]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [8]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~0 .lut_mask = 16'h0001;
defparam \FD|MEM_INST|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
cycloneive_lcell_comb \FD|MEM_INST|content~1 (
// Equation(s):
// \FD|MEM_INST|content~1_combout  = (!\FD|PC|DOUT [3] & (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [1] & !\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [1]),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~1 .lut_mask = 16'h0001;
defparam \FD|MEM_INST|content~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N16
cycloneive_lcell_comb \FD|MEM_INST|content~2 (
// Equation(s):
// \FD|MEM_INST|content~2_combout  = (\FD|MEM_INST|content~0_combout  & \FD|MEM_INST|content~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|content~0_combout ),
	.datad(\FD|MEM_INST|content~1_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~2 .lut_mask = 16'hF000;
defparam \FD|MEM_INST|content~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \FD|MEM_INST|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MEM_INST|content~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[26] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N26
cycloneive_lcell_comb \FD|MEM_INST|content~3 (
// Equation(s):
// \FD|MEM_INST|content~3_combout  = (!\FD|PC|DOUT [0] & (\FD|MEM_INST|content~0_combout  & \FD|MEM_INST|content~1_combout ))

	.dataa(\FD|PC|DOUT [0]),
	.datab(\FD|MEM_INST|content~0_combout ),
	.datac(gnd),
	.datad(\FD|MEM_INST|content~1_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~3 .lut_mask = 16'h4400;
defparam \FD|MEM_INST|content~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N21
dffeas \FD|MEM_INST|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[0] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N14
cycloneive_lcell_comb \FD|MEM_INST|content~4 (
// Equation(s):
// \FD|MEM_INST|content~4_combout  = (\FD|PC|DOUT [0] & (\FD|MEM_INST|content~0_combout  & \FD|MEM_INST|content~1_combout ))

	.dataa(\FD|PC|DOUT [0]),
	.datab(\FD|MEM_INST|content~0_combout ),
	.datac(gnd),
	.datad(\FD|MEM_INST|content~1_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~4 .lut_mask = 16'h8800;
defparam \FD|MEM_INST|content~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N15
dffeas \FD|MEM_INST|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MEM_INST|content~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[2] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder .lut_mask = 16'hFFFF;
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N8
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~1 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~1_combout  = (\FD|MEM_INST|q [26] & \FD|MEM_INST|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|MEM_INST|q [0]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~1 .lut_mask = 16'hF000;
defparam \FD|BANCO_REG|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N9
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N10
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~0 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~0_combout  = (\FD|MEM_INST|q [26] & \FD|MEM_INST|q [2])

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~0 .lut_mask = 16'hCC00;
defparam \FD|BANCO_REG|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N28
cycloneive_lcell_comb \FD|BANCO_REG|Mux63~0 (
// Equation(s):
// \FD|BANCO_REG|Mux63~0_combout  = (\FD|BANCO_REG|registrador_rtl_1_bypass [2] & (\FD|BANCO_REG|registrador_rtl_1_bypass [1] & (\FD|BANCO_REG|registrador_rtl_1_bypass [3] $ (!\FD|BANCO_REG|registrador_rtl_1_bypass [4])))) # 
// (!\FD|BANCO_REG|registrador_rtl_1_bypass [2] & (!\FD|BANCO_REG|registrador_rtl_1_bypass [1] & (\FD|BANCO_REG|registrador_rtl_1_bypass [3] $ (!\FD|BANCO_REG|registrador_rtl_1_bypass [4]))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [2]),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [3]),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [4]),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux63~0 .lut_mask = 16'h8241;
defparam \FD|BANCO_REG|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N20
cycloneive_lcell_comb \FD|BANCO_REG|Mux63~1 (
// Equation(s):
// \FD|BANCO_REG|Mux63~1_combout  = (\FD|BANCO_REG|registrador_rtl_1_bypass [0] & \FD|BANCO_REG|Mux63~0_combout )

	.dataa(gnd),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [0]),
	.datac(gnd),
	.datad(\FD|BANCO_REG|Mux63~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux63~1 .lut_mask = 16'hCC00;
defparam \FD|BANCO_REG|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N20
cycloneive_lcell_comb \FD|BANCO_REG|Equal1~0 (
// Equation(s):
// \FD|BANCO_REG|Equal1~0_combout  = (\FD|MEM_INST|q [0]) # (\FD|MEM_INST|q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [0]),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Equal1~0 .lut_mask = 16'hFFF0;
defparam \FD|BANCO_REG|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux30~0 (
// Equation(s):
// \FD|ULA|MUX|Mux30~0_combout  = (\FD|MEM_INST|q [0] & (!\FD|MEM_INST|q [26] & \FD|MEM_INST|q [2]))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [0]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux30~0 .lut_mask = 16'h0C00;
defparam \FD|ULA|MUX|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N7
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N6
cycloneive_lcell_comb \FD|ULA|MUX|Mux5~0 (
// Equation(s):
// \FD|ULA|MUX|Mux5~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [17])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux5~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|MUX_ULA_MEM|q[1]~1_combout ,\FD|MUX_ULA_MEM|q[2]~2_combout ,\FD|MUX_ULA_MEM|q[3]~3_combout ,\FD|MUX_ULA_MEM|q[4]~4_combout ,\FD|MUX_ULA_MEM|q[5]~5_combout ,\FD|MUX_ULA_MEM|q[6]~6_combout ,\FD|MUX_ULA_MEM|q[7]~7_combout ,
\FD|MUX_ULA_MEM|q[8]~8_combout ,\FD|MUX_ULA_MEM|q[9]~9_combout ,\FD|MUX_ULA_MEM|q[10]~10_combout ,\FD|MUX_ULA_MEM|q[11]~11_combout ,\FD|MUX_ULA_MEM|q[12]~12_combout ,\FD|MUX_ULA_MEM|q[13]~13_combout ,\FD|MUX_ULA_MEM|q[14]~14_combout ,
\FD|MUX_ULA_MEM|q[15]~15_combout ,\FD|MUX_ULA_MEM|q[16]~16_combout ,\FD|MUX_ULA_MEM|q[17]~17_combout ,\FD|MUX_ULA_MEM|q[18]~18_combout ,\FD|MUX_ULA_MEM|q[19]~19_combout ,\FD|MUX_ULA_MEM|q[20]~20_combout ,\FD|MUX_ULA_MEM|q[21]~21_combout ,
\FD|MUX_ULA_MEM|q[22]~22_combout ,\FD|MUX_ULA_MEM|q[23]~23_combout ,\FD|MUX_ULA_MEM|q[24]~24_combout ,\FD|MUX_ULA_MEM|q[25]~25_combout ,\FD|MUX_ULA_MEM|q[26]~26_combout ,\FD|MUX_ULA_MEM|q[27]~27_combout ,\FD|MUX_ULA_MEM|q[28]~28_combout ,
\FD|MUX_ULA_MEM|q[29]~29_combout ,\FD|MUX_ULA_MEM|q[30]~30_combout ,\FD|MUX_ULA_MEM|q[31]~31_combout ,\FD|MUX_ULA_MEM|q[0]~0_combout }),
	.portaaddr({\FD|BANCO_REG|Decoder0~1_combout ,\FD|BANCO_REG|Decoder0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FD|MEM_INST|content~3_combout ,\FD|MEM_INST|content~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[12]~12 (
// Equation(s):
// \FD|BANCO_REG|saidaB[12]~12_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [31])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [31]),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[12]~12 .lut_mask = 16'hB080;
defparam \FD|BANCO_REG|saidaB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N29
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N28
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[13]~13 (
// Equation(s):
// \FD|BANCO_REG|saidaB[13]~13_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [30])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [30]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[13]~13 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[14]~14 (
// Equation(s):
// \FD|BANCO_REG|saidaB[14]~14_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [29])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[14]~14 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N13
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N22
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[15]~15 (
// Equation(s):
// \FD|BANCO_REG|saidaB[15]~15_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [28])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[15]~15 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[16]~16 (
// Equation(s):
// \FD|BANCO_REG|saidaB[16]~16_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [27])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[16]~16 .lut_mask = 16'h88A0;
defparam \FD|BANCO_REG|saidaB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[17]~17 (
// Equation(s):
// \FD|BANCO_REG|saidaB[17]~17_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [26])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[17]~17 .lut_mask = 16'h88A0;
defparam \FD|BANCO_REG|saidaB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\FD|MEM_INST|q [26]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FD|BANCO_REG|saidaB[17]~17_combout ,\FD|BANCO_REG|saidaB[16]~16_combout ,\FD|BANCO_REG|saidaB[15]~15_combout ,\FD|BANCO_REG|saidaB[14]~14_combout ,\FD|BANCO_REG|saidaB[13]~13_combout ,\FD|BANCO_REG|saidaB[12]~12_combout ,\FD|BANCO_REG|saidaB[11]~11_combout ,
\FD|BANCO_REG|saidaB[10]~10_combout ,\FD|BANCO_REG|saidaB[9]~9_combout ,\FD|BANCO_REG|saidaB[8]~8_combout ,\FD|BANCO_REG|saidaB[7]~7_combout ,\FD|BANCO_REG|saidaB[6]~6_combout ,\FD|BANCO_REG|saidaB[5]~5_combout ,\FD|BANCO_REG|saidaB[4]~4_combout ,
\FD|BANCO_REG|saidaB[3]~3_combout ,\FD|BANCO_REG|saidaB[2]~1_combout ,\FD|BANCO_REG|saidaB[1]~2_combout ,\FD|BANCO_REG|saidaB[0]~0_combout }),
	.portaaddr({\FD|ULA|MUX|Mux23~0_combout ,\FD|ULA|MUX|Mux24~0_combout ,\FD|ULA|MUX|Mux25~0_combout ,\FD|ULA|MUX|Mux26~0_combout ,\FD|ULA|MUX|Mux27~0_combout ,\FD|ULA|MUX|Mux28~0_combout ,\FD|ULA|MUX|Mux29~0_combout ,\FD|ULA|MUX|Mux30~1_combout ,\FD|ULA|MUX|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\FD|ULA|MUX|Mux23~0_combout ,\FD|ULA|MUX|Mux24~0_combout ,\FD|ULA|MUX|Mux25~0_combout ,\FD|ULA|MUX|Mux26~0_combout ,\FD|ULA|MUX|Mux27~0_combout ,\FD|ULA|MUX|Mux28~0_combout ,\FD|ULA|MUX|Mux29~0_combout ,\FD|ULA|MUX|Mux30~1_combout ,\FD|ULA|MUX|Mux31~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file = "ram_t.mif";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated|ALTSYNCRAM";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000C0002000040000;
// synopsys translate_on

// Location: FF_X63_Y3_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux21~0 (
// Equation(s):
// \FD|ULA|MUX|Mux21~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [33])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 )))))

	.dataa(\FD|ULA|MUX|Mux30~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux21~0 .lut_mask = 16'hA280;
defparam \FD|ULA|MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[10]~10 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[10]~10_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux21~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\FD|ULA|MUX|Mux21~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[10]~10 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N28
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[11]~11 (
// Equation(s):
// \FD|BANCO_REG|saidaB[11]~11_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [32])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [32]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[11]~11 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux20~0 (
// Equation(s):
// \FD|ULA|MUX|Mux20~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [32])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [32]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux20~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[11]~11 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[11]~11_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux20~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\FD|ULA|MUX|Mux20~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[11]~11 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[10]~10 (
// Equation(s):
// \FD|BANCO_REG|saidaB[10]~10_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [33]))) # (!\FD|BANCO_REG|Mux63~1_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\FD|BANCO_REG|Mux63~1_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[10]~10 .lut_mask = 16'hA808;
defparam \FD|BANCO_REG|saidaB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux22~0 (
// Equation(s):
// \FD|ULA|MUX|Mux22~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [34])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\FD|ULA|MUX|Mux30~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [34]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux22~0 .lut_mask = 16'hA280;
defparam \FD|ULA|MUX|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[9]~9 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[9]~9_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux22~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\FD|ULA|MUX|Mux22~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[9]~9 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y3_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[9]~9 (
// Equation(s):
// \FD|BANCO_REG|saidaB[9]~9_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [34])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [34]),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[9]~9 .lut_mask = 16'hB080;
defparam \FD|BANCO_REG|saidaB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[8]~8 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[8]~8_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux23~0_combout )))

	.dataa(gnd),
	.datab(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|ULA|MUX|Mux23~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[8]~8 .lut_mask = 16'hCFC0;
defparam \FD|MUX_ULA_MEM|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[8]~8 (
// Equation(s):
// \FD|BANCO_REG|saidaB[8]~8_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [35])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[8]~8 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N14
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[7]~7 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[7]~7_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux24~0_combout )))

	.dataa(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux24~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[7]~7 .lut_mask = 16'hBB88;
defparam \FD|MUX_ULA_MEM|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[7]~7 (
// Equation(s):
// \FD|BANCO_REG|saidaB[7]~7_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [36])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[7]~7 .lut_mask = 16'h88C0;
defparam \FD|BANCO_REG|saidaB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux19~0 (
// Equation(s):
// \FD|ULA|MUX|Mux19~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [31])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 )))))

	.dataa(\FD|ULA|MUX|Mux30~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [31]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux19~0 .lut_mask = 16'hA280;
defparam \FD|ULA|MUX|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N0
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[12]~12 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[12]~12_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux19~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\FD|ULA|MUX|Mux19~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[12]~12 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[6]~6 (
// Equation(s):
// \FD|BANCO_REG|saidaB[6]~6_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [37])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[6]~6 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux18~0 (
// Equation(s):
// \FD|ULA|MUX|Mux18~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [30])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [30]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux18~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[13]~13 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[13]~13_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux18~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\FD|ULA|MUX|Mux18~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[13]~13 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux17~0 (
// Equation(s):
// \FD|ULA|MUX|Mux17~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [29])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux17~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N24
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[14]~14 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[14]~14_combout  = (\FD|MEM_INST|q [26] & ((\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14 ))) # (!\FD|MEM_INST|q [26] & (\FD|ULA|MUX|Mux17~0_combout ))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|ULA|MUX|Mux17~0_combout ),
	.datad(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[14]~14 .lut_mask = 16'hFC30;
defparam \FD|MUX_ULA_MEM|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[5]~5 (
// Equation(s):
// \FD|BANCO_REG|saidaB[5]~5_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [38])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [38]),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[5]~5 .lut_mask = 16'hB080;
defparam \FD|BANCO_REG|saidaB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N24
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[4]~4 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[4]~4_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux27~0_combout )))

	.dataa(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux27~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[4]~4 .lut_mask = 16'hBB88;
defparam \FD|MUX_ULA_MEM|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N11
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N28
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[4]~4 (
// Equation(s):
// \FD|BANCO_REG|saidaB[4]~4_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [39])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[4]~4 .lut_mask = 16'hD800;
defparam \FD|BANCO_REG|saidaB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N12
cycloneive_lcell_comb \FD|ULA|MUX|Mux16~0 (
// Equation(s):
// \FD|ULA|MUX|Mux16~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [28])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux16~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N6
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[15]~15 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[15]~15_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux16~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\FD|ULA|MUX|Mux16~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[15]~15 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[3]~3 (
// Equation(s):
// \FD|BANCO_REG|saidaB[3]~3_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [40])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [40]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[3]~3 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux15~0 (
// Equation(s):
// \FD|ULA|MUX|Mux15~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [27])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux15~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N6
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[16]~16 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[16]~16_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux15~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|ULA|MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[16]~16 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[1]~2 (
// Equation(s):
// \FD|BANCO_REG|saidaB[1]~2_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [42]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 
// ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [42]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[1]~2 .lut_mask = 16'hA820;
defparam \FD|BANCO_REG|saidaB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux14~0 (
// Equation(s):
// \FD|ULA|MUX|Mux14~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [26]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.datad(\FD|ULA|MUX|Mux30~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux14~0 .lut_mask = 16'hE400;
defparam \FD|ULA|MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N12
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[17]~17 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[17]~17_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux14~0_combout )))

	.dataa(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|ULA|MUX|Mux14~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[17]~17 .lut_mask = 16'hAFA0;
defparam \FD|MUX_ULA_MEM|q[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N22
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[29]~29 (
// Equation(s):
// \FD|BANCO_REG|saidaB[29]~29_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [14]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[29]~29 .lut_mask = 16'hC0A0;
defparam \FD|BANCO_REG|saidaB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N4
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[30]~30 (
// Equation(s):
// \FD|BANCO_REG|saidaB[30]~30_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [13])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[30]~30 .lut_mask = 16'hD080;
defparam \FD|BANCO_REG|saidaB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N1
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[31]~31 (
// Equation(s):
// \FD|BANCO_REG|saidaB[31]~31_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [12])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[31]~31 .lut_mask = 16'hD080;
defparam \FD|BANCO_REG|saidaB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(\FD|MEM_INST|q [26]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|BANCO_REG|saidaB[31]~31_combout ,\FD|BANCO_REG|saidaB[30]~30_combout ,\FD|BANCO_REG|saidaB[29]~29_combout ,\FD|BANCO_REG|saidaB[28]~28_combout ,\FD|BANCO_REG|saidaB[27]~27_combout ,\FD|BANCO_REG|saidaB[26]~26_combout ,
\FD|BANCO_REG|saidaB[25]~25_combout ,\FD|BANCO_REG|saidaB[24]~24_combout ,\FD|BANCO_REG|saidaB[23]~23_combout ,\FD|BANCO_REG|saidaB[22]~22_combout ,\FD|BANCO_REG|saidaB[21]~21_combout ,\FD|BANCO_REG|saidaB[20]~20_combout ,\FD|BANCO_REG|saidaB[19]~19_combout ,
\FD|BANCO_REG|saidaB[18]~18_combout }),
	.portaaddr({\FD|ULA|MUX|Mux23~0_combout ,\FD|ULA|MUX|Mux24~0_combout ,\FD|ULA|MUX|Mux25~0_combout ,\FD|ULA|MUX|Mux26~0_combout ,\FD|ULA|MUX|Mux27~0_combout ,\FD|ULA|MUX|Mux28~0_combout ,\FD|ULA|MUX|Mux29~0_combout ,\FD|ULA|MUX|Mux30~1_combout ,\FD|ULA|MUX|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\FD|ULA|MUX|Mux23~0_combout ,\FD|ULA|MUX|Mux24~0_combout ,\FD|ULA|MUX|Mux25~0_combout ,\FD|ULA|MUX|Mux26~0_combout ,\FD|ULA|MUX|Mux27~0_combout ,\FD|ULA|MUX|Mux28~0_combout ,\FD|ULA|MUX|Mux29~0_combout ,\FD|ULA|MUX|Mux30~1_combout ,\FD|ULA|MUX|Mux31~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .init_file = "ram_t.mif";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated|ALTSYNCRAM";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X60_Y4_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux8~0 (
// Equation(s):
// \FD|ULA|MUX|Mux8~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [20])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux8~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N8
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[23]~23 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[23]~23_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux8~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|ULA|MUX|Mux8~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[23]~23 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N2
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[28]~28 (
// Equation(s):
// \FD|BANCO_REG|saidaB[28]~28_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [15])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[28]~28 .lut_mask = 16'hD800;
defparam \FD|BANCO_REG|saidaB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N1
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux6~0 (
// Equation(s):
// \FD|ULA|MUX|Mux6~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [18])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux6~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N18
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[25]~25 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[25]~25_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux6~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\FD|ULA|MUX|Mux6~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[25]~25 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[27]~27_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N31
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[27]~27 (
// Equation(s):
// \FD|BANCO_REG|saidaB[27]~27_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [16]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[27]~27 .lut_mask = 16'hC0A0;
defparam \FD|BANCO_REG|saidaB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N8
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[26]~26 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[26]~26_combout  = (\FD|MEM_INST|q [26] & ((\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26 ))) # (!\FD|MEM_INST|q [26] & (\FD|ULA|MUX|Mux5~0_combout ))

	.dataa(\FD|ULA|MUX|Mux5~0_combout ),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[26]~26 .lut_mask = 16'hEE22;
defparam \FD|MUX_ULA_MEM|q[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[26]~26 (
// Equation(s):
// \FD|BANCO_REG|saidaB[26]~26_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [17]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 
// ))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[26]~26 .lut_mask = 16'hC840;
defparam \FD|BANCO_REG|saidaB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux4~0 (
// Equation(s):
// \FD|ULA|MUX|Mux4~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [16])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux4~0 .lut_mask = 16'h88C0;
defparam \FD|ULA|MUX|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[27]~27 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[27]~27_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux4~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\FD|ULA|MUX|Mux4~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[27]~27 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N22
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[25]~25 (
// Equation(s):
// \FD|BANCO_REG|saidaB[25]~25_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [18]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.datac(\FD|BANCO_REG|Mux63~1_combout ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[25]~25 .lut_mask = 16'hCA00;
defparam \FD|BANCO_REG|saidaB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux7~0 (
// Equation(s):
// \FD|ULA|MUX|Mux7~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [19])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux7~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[24]~24 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[24]~24_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux7~0_combout )))

	.dataa(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux7~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[24]~24 .lut_mask = 16'hBB88;
defparam \FD|MUX_ULA_MEM|q[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[24]~24 (
// Equation(s):
// \FD|BANCO_REG|saidaB[24]~24_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [19])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~1_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[24]~24 .lut_mask = 16'h8C80;
defparam \FD|BANCO_REG|saidaB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux3~0 (
// Equation(s):
// \FD|ULA|MUX|Mux3~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [15])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux3~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[28]~28 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[28]~28_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux3~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\FD|ULA|MUX|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[28]~28 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[23]~23 (
// Equation(s):
// \FD|BANCO_REG|saidaB[23]~23_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [20]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[23]~23 .lut_mask = 16'hC0A0;
defparam \FD|BANCO_REG|saidaB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux9~0 (
// Equation(s):
// \FD|ULA|MUX|Mux9~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [21])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 )))))

	.dataa(\FD|ULA|MUX|Mux30~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux9~0 .lut_mask = 16'hA280;
defparam \FD|ULA|MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N12
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[22]~22 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[22]~22_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux9~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|ULA|MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[22]~22 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y3_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[22]~22 (
// Equation(s):
// \FD|BANCO_REG|saidaB[22]~22_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [21])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[22]~22 .lut_mask = 16'hD800;
defparam \FD|BANCO_REG|saidaB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux10~0 (
// Equation(s):
// \FD|ULA|MUX|Mux10~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [22])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 )))))

	.dataa(\FD|ULA|MUX|Mux30~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux10~0 .lut_mask = 16'hA280;
defparam \FD|ULA|MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[21]~21 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[21]~21_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux10~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|ULA|MUX|Mux10~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[21]~21 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y3_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[21]~21 (
// Equation(s):
// \FD|BANCO_REG|saidaB[21]~21_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [22])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[21]~21 .lut_mask = 16'hD800;
defparam \FD|BANCO_REG|saidaB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux11~0 (
// Equation(s):
// \FD|ULA|MUX|Mux11~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [23])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux11~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[20]~20 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[20]~20_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux11~0_combout )))

	.dataa(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|MEM_INST|q [26]),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux11~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[20]~20 .lut_mask = 16'hBB88;
defparam \FD|MUX_ULA_MEM|q[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[20]~20 (
// Equation(s):
// \FD|BANCO_REG|saidaB[20]~20_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [23])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[20]~20 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux12~0 (
// Equation(s):
// \FD|ULA|MUX|Mux12~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [24]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux12~0 .lut_mask = 16'hC088;
defparam \FD|ULA|MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N8
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[19]~19 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[19]~19_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux12~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|ULA|MUX|Mux12~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[19]~19 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[19]~19 (
// Equation(s):
// \FD|BANCO_REG|saidaB[19]~19_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [24])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[19]~19 .lut_mask = 16'hD080;
defparam \FD|BANCO_REG|saidaB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N24
cycloneive_lcell_comb \FD|ULA|MUX|Mux2~0 (
// Equation(s):
// \FD|ULA|MUX|Mux2~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [14])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux2~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[29]~29 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[29]~29_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux2~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\FD|ULA|MUX|Mux2~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[29]~29 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux23~0 (
// Equation(s):
// \FD|ULA|MUX|Mux23~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [35]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.datad(\FD|ULA|MUX|Mux30~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux23~0 .lut_mask = 16'hE400;
defparam \FD|ULA|MUX|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux1~0 (
// Equation(s):
// \FD|ULA|MUX|Mux1~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [13])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux1~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[30]~30 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[30]~30_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux1~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\FD|ULA|MUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[30]~30 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux24~0 (
// Equation(s):
// \FD|ULA|MUX|Mux24~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [36]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.datad(\FD|BANCO_REG|Mux63~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux24~0 .lut_mask = 16'hC088;
defparam \FD|ULA|MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[6]~6 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[6]~6_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux25~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\FD|ULA|MUX|Mux25~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[6]~6 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux25~0 (
// Equation(s):
// \FD|ULA|MUX|Mux25~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [37])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux25~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N28
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[5]~5 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[5]~5_combout  = (\FD|MEM_INST|q [26] & ((\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5 ))) # (!\FD|MEM_INST|q [26] & (\FD|ULA|MUX|Mux26~0_combout ))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|ULA|MUX|Mux26~0_combout ),
	.datad(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[5]~5 .lut_mask = 16'hFA50;
defparam \FD|MUX_ULA_MEM|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N4
cycloneive_lcell_comb \FD|ULA|MUX|Mux26~0 (
// Equation(s):
// \FD|ULA|MUX|Mux26~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [38])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [38]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux26~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux13~0 (
// Equation(s):
// \FD|ULA|MUX|Mux13~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [25])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux13~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N8
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[18]~18 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[18]~18_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux13~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\FD|ULA|MUX|Mux13~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[18]~18 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[18]~18 (
// Equation(s):
// \FD|BANCO_REG|saidaB[18]~18_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [25])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~1_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[18]~18 .lut_mask = 16'h8C80;
defparam \FD|BANCO_REG|saidaB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux0~0 (
// Equation(s):
// \FD|ULA|MUX|Mux0~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [12]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.datad(\FD|ULA|MUX|Mux30~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux0~0 .lut_mask = 16'hE400;
defparam \FD|ULA|MUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[31]~31 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[31]~31_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux0~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\FD|ULA|MUX|Mux0~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[31]~31 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux27~0 (
// Equation(s):
// \FD|ULA|MUX|Mux27~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [39]))) # (!\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.datad(\FD|ULA|MUX|Mux30~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux27~0 .lut_mask = 16'hE400;
defparam \FD|ULA|MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[3]~3 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[3]~3_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux28~0_combout )))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\FD|ULA|MUX|Mux28~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[3]~3 .lut_mask = 16'hF3C0;
defparam \FD|MUX_ULA_MEM|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N13
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N12
cycloneive_lcell_comb \FD|ULA|MUX|Mux28~0 (
// Equation(s):
// \FD|ULA|MUX|Mux28~0_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [40])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [40]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux28~0 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[2]~2 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[2]~2_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2 )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux29~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\FD|ULA|MUX|Mux29~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[2]~2 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y3_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[2]~1 (
// Equation(s):
// \FD|BANCO_REG|saidaB[2]~1_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [41])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [41]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[2]~1 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N6
cycloneive_lcell_comb \FD|ULA|MUX|Mux29~0 (
// Equation(s):
// \FD|ULA|MUX|Mux29~0_combout  = (\FD|MEM_INST|q [26] & (((\FD|MEM_INST|q [2])))) # (!\FD|MEM_INST|q [26] & (\FD|BANCO_REG|saidaB[2]~1_combout  & (\FD|MEM_INST|q [0] $ (!\FD|MEM_INST|q [2]))))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(\FD|MEM_INST|q [0]),
	.datac(\FD|MEM_INST|q [2]),
	.datad(\FD|BANCO_REG|saidaB[2]~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux29~0 .lut_mask = 16'hE1A0;
defparam \FD|ULA|MUX|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N14
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[1]~1 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[1]~1_combout  = (\FD|MEM_INST|q [26] & ((\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1 ))) # (!\FD|MEM_INST|q [26] & (\FD|ULA|MUX|Mux30~1_combout ))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[1]~1 .lut_mask = 16'hFA50;
defparam \FD|MUX_ULA_MEM|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N26
cycloneive_lcell_comb \FD|ULA|MUX|Mux30~1 (
// Equation(s):
// \FD|ULA|MUX|Mux30~1_combout  = (\FD|ULA|MUX|Mux30~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [42])) # (!\FD|BANCO_REG|Mux63~1_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [42]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux30~1 .lut_mask = 16'hC480;
defparam \FD|ULA|MUX|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N24
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[0]~0 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[0]~0_combout  = (\FD|MEM_INST|q [26] & (\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\FD|MEM_INST|q [26] & ((\FD|ULA|MUX|Mux31~0_combout )))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(gnd),
	.datac(\FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\FD|ULA|MUX|Mux31~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[0]~0 .lut_mask = 16'hF5A0;
defparam \FD|MUX_ULA_MEM|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N11
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[0]~0 (
// Equation(s):
// \FD|BANCO_REG|saidaB[0]~0_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~1_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [11])) # (!\FD|BANCO_REG|Mux63~1_combout  & 
// ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\FD|BANCO_REG|Mux63~1_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [11]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[0]~0 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N6
cycloneive_lcell_comb \FD|ULA|MUX|Mux31~0 (
// Equation(s):
// \FD|ULA|MUX|Mux31~0_combout  = (\FD|MEM_INST|q [26] & (((\FD|MEM_INST|q [0])))) # (!\FD|MEM_INST|q [26] & (\FD|BANCO_REG|saidaB[0]~0_combout  & (\FD|MEM_INST|q [2] $ (!\FD|MEM_INST|q [0]))))

	.dataa(\FD|MEM_INST|q [2]),
	.datab(\FD|MEM_INST|q [0]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux31~0 .lut_mask = 16'hC9C0;
defparam \FD|ULA|MUX|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N2
cycloneive_lcell_comb \FD|PC|DOUT[9]~8 (
// Equation(s):
// \FD|PC|DOUT[9]~8_combout  = \FD|PC|DOUT [9] $ (((\FD|PC|DOUT [7] & (\FD|SOMA_PC|OUT_AND2 [6] & \FD|PC|DOUT [8]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|SOMA_PC|OUT_AND2 [6]),
	.datac(\FD|PC|DOUT [9]),
	.datad(\FD|PC|DOUT [8]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[9]~8 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N3
dffeas \FD|PC|DOUT[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[9] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[9]~0 (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2[9]~0_combout  = (\FD|PC|DOUT [7] & (\FD|PC|DOUT [6] & (\FD|PC|DOUT [4] & \FD|PC|DOUT [5])))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [6]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[9]~0 .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[9] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [9] = (\FD|PC|DOUT [9] & (\FD|PC|DOUT [8] & (\FD|SOMA_PC|OUT_AND2[9]~0_combout  & \FD|SOMA_PC|OUT_AND2 [3])))

	.dataa(\FD|PC|DOUT [9]),
	.datab(\FD|PC|DOUT [8]),
	.datac(\FD|SOMA_PC|OUT_AND2[9]~0_combout ),
	.datad(\FD|SOMA_PC|OUT_AND2 [3]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [9]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[9] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N20
cycloneive_lcell_comb \FD|PC|DOUT[10]~9 (
// Equation(s):
// \FD|PC|DOUT[10]~9_combout  = \FD|PC|DOUT [10] $ (\FD|SOMA_PC|OUT_AND2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [10]),
	.datad(\FD|SOMA_PC|OUT_AND2 [9]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[10]~9 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N21
dffeas \FD|PC|DOUT[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[10] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N26
cycloneive_lcell_comb \FD|PC|DOUT[11]~10 (
// Equation(s):
// \FD|PC|DOUT[11]~10_combout  = \FD|PC|DOUT [11] $ (((\FD|PC|DOUT [10] & \FD|SOMA_PC|OUT_AND2 [9])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [10]),
	.datac(\FD|PC|DOUT [11]),
	.datad(\FD|SOMA_PC|OUT_AND2 [9]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[11]~10 .lut_mask = 16'h3CF0;
defparam \FD|PC|DOUT[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N27
dffeas \FD|PC|DOUT[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[11] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N8
cycloneive_lcell_comb \FD|PC|DOUT[12]~11 (
// Equation(s):
// \FD|PC|DOUT[12]~11_combout  = \FD|PC|DOUT [12] $ (((\FD|PC|DOUT [11] & (\FD|PC|DOUT [10] & \FD|SOMA_PC|OUT_AND2 [9]))))

	.dataa(\FD|PC|DOUT [11]),
	.datab(\FD|PC|DOUT [10]),
	.datac(\FD|PC|DOUT [12]),
	.datad(\FD|SOMA_PC|OUT_AND2 [9]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[12]~11 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N9
dffeas \FD|PC|DOUT[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[12] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N12
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[12] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [12] = (\FD|PC|DOUT [11] & (\FD|PC|DOUT [10] & (\FD|PC|DOUT [12] & \FD|SOMA_PC|OUT_AND2 [9])))

	.dataa(\FD|PC|DOUT [11]),
	.datab(\FD|PC|DOUT [10]),
	.datac(\FD|PC|DOUT [12]),
	.datad(\FD|SOMA_PC|OUT_AND2 [9]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [12]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[12] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N6
cycloneive_lcell_comb \FD|PC|DOUT[13]~12 (
// Equation(s):
// \FD|PC|DOUT[13]~12_combout  = \FD|PC|DOUT [13] $ (\FD|SOMA_PC|OUT_AND2 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [13]),
	.datad(\FD|SOMA_PC|OUT_AND2 [12]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[13]~12 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \FD|PC|DOUT[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[13] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N24
cycloneive_lcell_comb \FD|PC|DOUT[14]~13 (
// Equation(s):
// \FD|PC|DOUT[14]~13_combout  = \FD|PC|DOUT [14] $ (((\FD|PC|DOUT [13] & \FD|SOMA_PC|OUT_AND2 [12])))

	.dataa(\FD|PC|DOUT [13]),
	.datab(gnd),
	.datac(\FD|PC|DOUT [14]),
	.datad(\FD|SOMA_PC|OUT_AND2 [12]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[14]~13 .lut_mask = 16'h5AF0;
defparam \FD|PC|DOUT[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \FD|PC|DOUT[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[14] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N14
cycloneive_lcell_comb \FD|PC|DOUT[15]~14 (
// Equation(s):
// \FD|PC|DOUT[15]~14_combout  = \FD|PC|DOUT [15] $ (((\FD|PC|DOUT [13] & (\FD|PC|DOUT [14] & \FD|SOMA_PC|OUT_AND2 [12]))))

	.dataa(\FD|PC|DOUT [13]),
	.datab(\FD|PC|DOUT [14]),
	.datac(\FD|PC|DOUT [15]),
	.datad(\FD|SOMA_PC|OUT_AND2 [12]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[15]~14 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N15
dffeas \FD|PC|DOUT[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[15] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N10
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[15] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [15] = (\FD|PC|DOUT [13] & (\FD|PC|DOUT [14] & (\FD|PC|DOUT [15] & \FD|SOMA_PC|OUT_AND2 [12])))

	.dataa(\FD|PC|DOUT [13]),
	.datab(\FD|PC|DOUT [14]),
	.datac(\FD|PC|DOUT [15]),
	.datad(\FD|SOMA_PC|OUT_AND2 [12]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [15]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[15] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N0
cycloneive_lcell_comb \FD|PC|DOUT[16]~15 (
// Equation(s):
// \FD|PC|DOUT[16]~15_combout  = \FD|PC|DOUT [16] $ (\FD|SOMA_PC|OUT_AND2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [16]),
	.datad(\FD|SOMA_PC|OUT_AND2 [15]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[16]~15 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \FD|PC|DOUT[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[16] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N22
cycloneive_lcell_comb \FD|PC|DOUT[17]~16 (
// Equation(s):
// \FD|PC|DOUT[17]~16_combout  = \FD|PC|DOUT [17] $ (((\FD|PC|DOUT [16] & \FD|SOMA_PC|OUT_AND2 [15])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [16]),
	.datac(\FD|PC|DOUT [17]),
	.datad(\FD|SOMA_PC|OUT_AND2 [15]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[17]~16 .lut_mask = 16'h3CF0;
defparam \FD|PC|DOUT[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N23
dffeas \FD|PC|DOUT[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[17]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[17] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N4
cycloneive_lcell_comb \FD|PC|DOUT[18]~17 (
// Equation(s):
// \FD|PC|DOUT[18]~17_combout  = \FD|PC|DOUT [18] $ (((\FD|PC|DOUT [17] & (\FD|PC|DOUT [16] & \FD|SOMA_PC|OUT_AND2 [15]))))

	.dataa(\FD|PC|DOUT [17]),
	.datab(\FD|PC|DOUT [16]),
	.datac(\FD|PC|DOUT [18]),
	.datad(\FD|SOMA_PC|OUT_AND2 [15]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[18]~17 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \FD|PC|DOUT[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[18]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[18] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N16
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[18] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [18] = (\FD|PC|DOUT [17] & (\FD|PC|DOUT [16] & (\FD|PC|DOUT [18] & \FD|SOMA_PC|OUT_AND2 [15])))

	.dataa(\FD|PC|DOUT [17]),
	.datab(\FD|PC|DOUT [16]),
	.datac(\FD|PC|DOUT [18]),
	.datad(\FD|SOMA_PC|OUT_AND2 [15]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [18]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[18] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N30
cycloneive_lcell_comb \FD|PC|DOUT[19]~18 (
// Equation(s):
// \FD|PC|DOUT[19]~18_combout  = \FD|PC|DOUT [19] $ (\FD|SOMA_PC|OUT_AND2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [19]),
	.datad(\FD|SOMA_PC|OUT_AND2 [18]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[19]~18 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N31
dffeas \FD|PC|DOUT[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[19]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[19] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N28
cycloneive_lcell_comb \FD|PC|DOUT[20]~19 (
// Equation(s):
// \FD|PC|DOUT[20]~19_combout  = \FD|PC|DOUT [20] $ (((\FD|PC|DOUT [19] & \FD|SOMA_PC|OUT_AND2 [18])))

	.dataa(\FD|PC|DOUT [19]),
	.datab(gnd),
	.datac(\FD|PC|DOUT [20]),
	.datad(\FD|SOMA_PC|OUT_AND2 [18]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[20]~19 .lut_mask = 16'h5AF0;
defparam \FD|PC|DOUT[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \FD|PC|DOUT[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[20]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[20] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N18
cycloneive_lcell_comb \FD|PC|DOUT[21]~20 (
// Equation(s):
// \FD|PC|DOUT[21]~20_combout  = \FD|PC|DOUT [21] $ (((\FD|PC|DOUT [19] & (\FD|PC|DOUT [20] & \FD|SOMA_PC|OUT_AND2 [18]))))

	.dataa(\FD|PC|DOUT [19]),
	.datab(\FD|PC|DOUT [20]),
	.datac(\FD|PC|DOUT [21]),
	.datad(\FD|SOMA_PC|OUT_AND2 [18]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[21]~20 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \FD|PC|DOUT[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[21]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[21] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N2
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[21] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [21] = (\FD|PC|DOUT [21] & (\FD|PC|DOUT [20] & (\FD|PC|DOUT [19] & \FD|SOMA_PC|OUT_AND2 [18])))

	.dataa(\FD|PC|DOUT [21]),
	.datab(\FD|PC|DOUT [20]),
	.datac(\FD|PC|DOUT [19]),
	.datad(\FD|SOMA_PC|OUT_AND2 [18]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [21]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[21] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneive_lcell_comb \FD|PC|DOUT[22]~21 (
// Equation(s):
// \FD|PC|DOUT[22]~21_combout  = \FD|PC|DOUT [22] $ (\FD|SOMA_PC|OUT_AND2 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [22]),
	.datad(\FD|SOMA_PC|OUT_AND2 [21]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[22]~21 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N25
dffeas \FD|PC|DOUT[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[22]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[22] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N6
cycloneive_lcell_comb \FD|PC|DOUT[23]~22 (
// Equation(s):
// \FD|PC|DOUT[23]~22_combout  = \FD|PC|DOUT [23] $ (((\FD|PC|DOUT [22] & \FD|SOMA_PC|OUT_AND2 [21])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [22]),
	.datac(\FD|PC|DOUT [23]),
	.datad(\FD|SOMA_PC|OUT_AND2 [21]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[23]~22 .lut_mask = 16'h3CF0;
defparam \FD|PC|DOUT[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N7
dffeas \FD|PC|DOUT[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[23]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[23] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N8
cycloneive_lcell_comb \FD|PC|DOUT[24]~23 (
// Equation(s):
// \FD|PC|DOUT[24]~23_combout  = \FD|PC|DOUT [24] $ (((\FD|PC|DOUT [23] & (\FD|PC|DOUT [22] & \FD|SOMA_PC|OUT_AND2 [21]))))

	.dataa(\FD|PC|DOUT [23]),
	.datab(\FD|PC|DOUT [22]),
	.datac(\FD|PC|DOUT [24]),
	.datad(\FD|SOMA_PC|OUT_AND2 [21]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[24]~23 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N9
dffeas \FD|PC|DOUT[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[24]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[24] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N20
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[24] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [24] = (\FD|PC|DOUT [23] & (\FD|PC|DOUT [22] & (\FD|PC|DOUT [24] & \FD|SOMA_PC|OUT_AND2 [21])))

	.dataa(\FD|PC|DOUT [23]),
	.datab(\FD|PC|DOUT [22]),
	.datac(\FD|PC|DOUT [24]),
	.datad(\FD|SOMA_PC|OUT_AND2 [21]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [24]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[24] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N18
cycloneive_lcell_comb \FD|PC|DOUT[25]~24 (
// Equation(s):
// \FD|PC|DOUT[25]~24_combout  = \FD|PC|DOUT [25] $ (\FD|SOMA_PC|OUT_AND2 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [25]),
	.datad(\FD|SOMA_PC|OUT_AND2 [24]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[25]~24 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N19
dffeas \FD|PC|DOUT[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[25]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[25] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N16
cycloneive_lcell_comb \FD|PC|DOUT[26]~25 (
// Equation(s):
// \FD|PC|DOUT[26]~25_combout  = \FD|PC|DOUT [26] $ (((\FD|PC|DOUT [25] & \FD|SOMA_PC|OUT_AND2 [24])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [25]),
	.datac(\FD|PC|DOUT [26]),
	.datad(\FD|SOMA_PC|OUT_AND2 [24]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[26]~25 .lut_mask = 16'h3CF0;
defparam \FD|PC|DOUT[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N17
dffeas \FD|PC|DOUT[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[26]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[26] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N22
cycloneive_lcell_comb \FD|PC|DOUT[27]~26 (
// Equation(s):
// \FD|PC|DOUT[27]~26_combout  = \FD|PC|DOUT [27] $ (((\FD|PC|DOUT [26] & (\FD|PC|DOUT [25] & \FD|SOMA_PC|OUT_AND2 [24]))))

	.dataa(\FD|PC|DOUT [26]),
	.datab(\FD|PC|DOUT [25]),
	.datac(\FD|PC|DOUT [27]),
	.datad(\FD|SOMA_PC|OUT_AND2 [24]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[27]~26 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N23
dffeas \FD|PC|DOUT[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[27]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[27] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N10
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[27] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [27] = (\FD|PC|DOUT [26] & (\FD|PC|DOUT [25] & (\FD|PC|DOUT [27] & \FD|SOMA_PC|OUT_AND2 [24])))

	.dataa(\FD|PC|DOUT [26]),
	.datab(\FD|PC|DOUT [25]),
	.datac(\FD|PC|DOUT [27]),
	.datad(\FD|SOMA_PC|OUT_AND2 [24]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [27]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[27] .lut_mask = 16'h8000;
defparam \FD|SOMA_PC|OUT_AND2[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N0
cycloneive_lcell_comb \FD|PC|DOUT[28]~27 (
// Equation(s):
// \FD|PC|DOUT[28]~27_combout  = \FD|PC|DOUT [28] $ (\FD|SOMA_PC|OUT_AND2 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [28]),
	.datad(\FD|SOMA_PC|OUT_AND2 [27]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[28]~27 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N1
dffeas \FD|PC|DOUT[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[28]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[28] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N30
cycloneive_lcell_comb \FD|PC|DOUT[29]~28 (
// Equation(s):
// \FD|PC|DOUT[29]~28_combout  = \FD|PC|DOUT [29] $ (((\FD|PC|DOUT [28] & \FD|SOMA_PC|OUT_AND2 [27])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [28]),
	.datac(\FD|PC|DOUT [29]),
	.datad(\FD|SOMA_PC|OUT_AND2 [27]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[29]~28 .lut_mask = 16'h3CF0;
defparam \FD|PC|DOUT[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N31
dffeas \FD|PC|DOUT[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[29]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[29] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N28
cycloneive_lcell_comb \FD|PC|DOUT[30]~29 (
// Equation(s):
// \FD|PC|DOUT[30]~29_combout  = \FD|PC|DOUT [30] $ (((\FD|PC|DOUT [29] & (\FD|PC|DOUT [28] & \FD|SOMA_PC|OUT_AND2 [27]))))

	.dataa(\FD|PC|DOUT [29]),
	.datab(\FD|PC|DOUT [28]),
	.datac(\FD|PC|DOUT [30]),
	.datad(\FD|SOMA_PC|OUT_AND2 [27]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[30]~29 .lut_mask = 16'h78F0;
defparam \FD|PC|DOUT[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N29
dffeas \FD|PC|DOUT[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[30]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[30] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N12
cycloneive_lcell_comb \FD|PC|DOUT[31]~30 (
// Equation(s):
// \FD|PC|DOUT[31]~30_combout  = ((!\FD|PC|DOUT [28]) # (!\FD|PC|DOUT [29])) # (!\FD|PC|DOUT [30])

	.dataa(gnd),
	.datab(\FD|PC|DOUT [30]),
	.datac(\FD|PC|DOUT [29]),
	.datad(\FD|PC|DOUT [28]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[31]~30 .lut_mask = 16'h3FFF;
defparam \FD|PC|DOUT[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N26
cycloneive_lcell_comb \FD|PC|DOUT[31]~31 (
// Equation(s):
// \FD|PC|DOUT[31]~31_combout  = \FD|PC|DOUT [31] $ (((!\FD|PC|DOUT[31]~30_combout  & \FD|SOMA_PC|OUT_AND2 [27])))

	.dataa(\FD|PC|DOUT[31]~30_combout ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [31]),
	.datad(\FD|SOMA_PC|OUT_AND2 [27]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[31]~31 .lut_mask = 16'hA5F0;
defparam \FD|PC|DOUT[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N27
dffeas \FD|PC|DOUT[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[31] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][0]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][0]~feeder_combout  = \FD|MUX_ULA_MEM|q[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[0]~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][0]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N4
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~2 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~2_combout  = (\FD|MEM_INST|q [2] & (!\FD|MEM_INST|q [0] & \FD|MEM_INST|q [26]))

	.dataa(\FD|MEM_INST|q [2]),
	.datab(\FD|MEM_INST|q [0]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~2 .lut_mask = 16'h2020;
defparam \FD|BANCO_REG|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \FD|BANCO_REG|registrador[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][1]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][1]~feeder_combout  = \FD|MUX_ULA_MEM|q[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][1]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N11
dffeas \FD|BANCO_REG|registrador[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][2]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][2]~feeder_combout  = \FD|MUX_ULA_MEM|q[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N21
dffeas \FD|BANCO_REG|registrador[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][3]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][3]~feeder_combout  = \FD|MUX_ULA_MEM|q[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][3]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N21
dffeas \FD|BANCO_REG|registrador[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][4]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][4]~feeder_combout  = \FD|MUX_ULA_MEM|q[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[4]~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][4]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N23
dffeas \FD|BANCO_REG|registrador[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][5]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][5]~feeder_combout  = \FD|MUX_ULA_MEM|q[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N17
dffeas \FD|BANCO_REG|registrador[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][6]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][6]~feeder_combout  = \FD|MUX_ULA_MEM|q[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[6]~6_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][6]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N23
dffeas \FD|BANCO_REG|registrador[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][7]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][7]~feeder_combout  = \FD|MUX_ULA_MEM|q[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[7]~7_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][7]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N9
dffeas \FD|BANCO_REG|registrador[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][8]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][8]~feeder_combout  = \FD|MUX_ULA_MEM|q[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[8]~8_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][8]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N13
dffeas \FD|BANCO_REG|registrador[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][9]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][9]~feeder_combout  = \FD|MUX_ULA_MEM|q[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[9]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][9]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N27
dffeas \FD|BANCO_REG|registrador[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][10]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][10]~feeder_combout  = \FD|MUX_ULA_MEM|q[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[10]~10_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][10]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N21
dffeas \FD|BANCO_REG|registrador[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][11]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][11]~feeder_combout  = \FD|MUX_ULA_MEM|q[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[11]~11_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][11]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N31
dffeas \FD|BANCO_REG|registrador[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][12]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][12]~feeder_combout  = \FD|MUX_ULA_MEM|q[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][12]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N1
dffeas \FD|BANCO_REG|registrador[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][13]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][13]~feeder_combout  = \FD|MUX_ULA_MEM|q[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[13]~13_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][13]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \FD|BANCO_REG|registrador[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][14]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][14]~feeder_combout  = \FD|MUX_ULA_MEM|q[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[14]~14_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][14]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N21
dffeas \FD|BANCO_REG|registrador[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][15]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][15]~feeder_combout  = \FD|MUX_ULA_MEM|q[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[15]~15_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][15]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N9
dffeas \FD|BANCO_REG|registrador[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][16]~feeder_combout  = \FD|MUX_ULA_MEM|q[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[16]~16_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N3
dffeas \FD|BANCO_REG|registrador[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][17]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][17]~feeder_combout  = \FD|MUX_ULA_MEM|q[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[17]~17_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][17]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N19
dffeas \FD|BANCO_REG|registrador[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][18]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][18]~feeder_combout  = \FD|MUX_ULA_MEM|q[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][18]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N13
dffeas \FD|BANCO_REG|registrador[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][19]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][19]~feeder_combout  = \FD|MUX_ULA_MEM|q[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][19]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N29
dffeas \FD|BANCO_REG|registrador[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][20]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][20]~feeder_combout  = \FD|MUX_ULA_MEM|q[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[20]~20_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][20]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N15
dffeas \FD|BANCO_REG|registrador[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][21]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][21]~feeder_combout  = \FD|MUX_ULA_MEM|q[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[21]~21_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][21]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N7
dffeas \FD|BANCO_REG|registrador[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][22]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][22]~feeder_combout  = \FD|MUX_ULA_MEM|q[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[22]~22_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][22]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N29
dffeas \FD|BANCO_REG|registrador[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][23]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][23]~feeder_combout  = \FD|MUX_ULA_MEM|q[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][23]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \FD|BANCO_REG|registrador[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][24]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][24]~feeder_combout  = \FD|MUX_ULA_MEM|q[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][24]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N3
dffeas \FD|BANCO_REG|registrador[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][25]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][25]~feeder_combout  = \FD|MUX_ULA_MEM|q[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[25]~25_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][25]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \FD|BANCO_REG|registrador[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][26]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][26]~feeder_combout  = \FD|MUX_ULA_MEM|q[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[26]~26_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][26]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N27
dffeas \FD|BANCO_REG|registrador[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][27]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][27]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][27]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N7
dffeas \FD|BANCO_REG|registrador[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][28]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][28]~feeder_combout  = \FD|MUX_ULA_MEM|q[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][28]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N13
dffeas \FD|BANCO_REG|registrador[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][29]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][29]~feeder_combout  = \FD|MUX_ULA_MEM|q[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[29]~29_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][29]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N3
dffeas \FD|BANCO_REG|registrador[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][30]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][30]~feeder_combout  = \FD|MUX_ULA_MEM|q[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[30]~30_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][30]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N29
dffeas \FD|BANCO_REG|registrador[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][31]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][31]~feeder_combout  = \FD|MUX_ULA_MEM|q[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[31]~31_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][31]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N25
dffeas \FD|BANCO_REG|registrador[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N14
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~3 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~3_combout  = (!\FD|MEM_INST|q [2] & (\FD|MEM_INST|q [0] & \FD|MEM_INST|q [26]))

	.dataa(\FD|MEM_INST|q [2]),
	.datab(\FD|MEM_INST|q [0]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~3 .lut_mask = 16'h4040;
defparam \FD|BANCO_REG|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N25
dffeas \FD|BANCO_REG|registrador[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N15
dffeas \FD|BANCO_REG|registrador[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N5
dffeas \FD|BANCO_REG|registrador[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N23
dffeas \FD|BANCO_REG|registrador[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N25
dffeas \FD|BANCO_REG|registrador[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N29
dffeas \FD|BANCO_REG|registrador[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \FD|BANCO_REG|registrador[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N15
dffeas \FD|BANCO_REG|registrador[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N23
dffeas \FD|BANCO_REG|registrador[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N23
dffeas \FD|BANCO_REG|registrador[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N31
dffeas \FD|BANCO_REG|registrador[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N5
dffeas \FD|BANCO_REG|registrador[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N1
dffeas \FD|BANCO_REG|registrador[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N27
dffeas \FD|BANCO_REG|registrador[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \FD|BANCO_REG|registrador[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N7
dffeas \FD|BANCO_REG|registrador[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N7
dffeas \FD|BANCO_REG|registrador[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N13
dffeas \FD|BANCO_REG|registrador[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N9
dffeas \FD|BANCO_REG|registrador[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N9
dffeas \FD|BANCO_REG|registrador[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N23
dffeas \FD|BANCO_REG|registrador[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N31
dffeas \FD|BANCO_REG|registrador[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N13
dffeas \FD|BANCO_REG|registrador[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N9
dffeas \FD|BANCO_REG|registrador[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N5
dffeas \FD|BANCO_REG|registrador[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N19
dffeas \FD|BANCO_REG|registrador[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N9
dffeas \FD|BANCO_REG|registrador[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N27
dffeas \FD|BANCO_REG|registrador[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N27
dffeas \FD|BANCO_REG|registrador[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N27
dffeas \FD|BANCO_REG|registrador[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \FD|BANCO_REG|registrador[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \FD|BANCO_REG|registrador[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][31] .power_up = "low";
// synopsys translate_on

assign op[0] = \op[0]~output_o ;

assign op[1] = \op[1]~output_o ;

assign op[2] = \op[2]~output_o ;

assign op[3] = \op[3]~output_o ;

assign op[4] = \op[4]~output_o ;

assign op[5] = \op[5]~output_o ;

assign ula_op[0] = \ula_op[0]~output_o ;

assign ula_op[1] = \ula_op[1]~output_o ;

assign hab_esc_mem = \hab_esc_mem~output_o ;

assign hab_le_mem = \hab_le_mem~output_o ;

assign beq = \beq~output_o ;

assign sel_mux_ula_mem = \sel_mux_ula_mem~output_o ;

assign sel_mux_rt_imm = \sel_mux_rt_imm~output_o ;

assign sel_MUX_rt_rd = \sel_MUX_rt_rd~output_o ;

assign sel_mux_jump = \sel_mux_jump~output_o ;

assign hab_esc_reg = \hab_esc_reg~output_o ;

assign saidaROM[0] = \saidaROM[0]~output_o ;

assign saidaROM[1] = \saidaROM[1]~output_o ;

assign saidaROM[2] = \saidaROM[2]~output_o ;

assign saidaROM[3] = \saidaROM[3]~output_o ;

assign saidaROM[4] = \saidaROM[4]~output_o ;

assign saidaROM[5] = \saidaROM[5]~output_o ;

assign saidaROM[6] = \saidaROM[6]~output_o ;

assign saidaROM[7] = \saidaROM[7]~output_o ;

assign saidaROM[8] = \saidaROM[8]~output_o ;

assign saidaROM[9] = \saidaROM[9]~output_o ;

assign saidaROM[10] = \saidaROM[10]~output_o ;

assign saidaROM[11] = \saidaROM[11]~output_o ;

assign saidaROM[12] = \saidaROM[12]~output_o ;

assign saidaROM[13] = \saidaROM[13]~output_o ;

assign saidaROM[14] = \saidaROM[14]~output_o ;

assign saidaROM[15] = \saidaROM[15]~output_o ;

assign saidaROM[16] = \saidaROM[16]~output_o ;

assign saidaROM[17] = \saidaROM[17]~output_o ;

assign saidaROM[18] = \saidaROM[18]~output_o ;

assign saidaROM[19] = \saidaROM[19]~output_o ;

assign saidaROM[20] = \saidaROM[20]~output_o ;

assign saidaROM[21] = \saidaROM[21]~output_o ;

assign saidaROM[22] = \saidaROM[22]~output_o ;

assign saidaROM[23] = \saidaROM[23]~output_o ;

assign saidaROM[24] = \saidaROM[24]~output_o ;

assign saidaROM[25] = \saidaROM[25]~output_o ;

assign saidaROM[26] = \saidaROM[26]~output_o ;

assign saidaROM[27] = \saidaROM[27]~output_o ;

assign saidaROM[28] = \saidaROM[28]~output_o ;

assign saidaROM[29] = \saidaROM[29]~output_o ;

assign saidaROM[30] = \saidaROM[30]~output_o ;

assign saidaROM[31] = \saidaROM[31]~output_o ;

assign saidaULA[0] = \saidaULA[0]~output_o ;

assign saidaULA[1] = \saidaULA[1]~output_o ;

assign saidaULA[2] = \saidaULA[2]~output_o ;

assign saidaULA[3] = \saidaULA[3]~output_o ;

assign saidaULA[4] = \saidaULA[4]~output_o ;

assign saidaULA[5] = \saidaULA[5]~output_o ;

assign saidaULA[6] = \saidaULA[6]~output_o ;

assign saidaULA[7] = \saidaULA[7]~output_o ;

assign saidaULA[8] = \saidaULA[8]~output_o ;

assign saidaULA[9] = \saidaULA[9]~output_o ;

assign saidaULA[10] = \saidaULA[10]~output_o ;

assign saidaULA[11] = \saidaULA[11]~output_o ;

assign saidaULA[12] = \saidaULA[12]~output_o ;

assign saidaULA[13] = \saidaULA[13]~output_o ;

assign saidaULA[14] = \saidaULA[14]~output_o ;

assign saidaULA[15] = \saidaULA[15]~output_o ;

assign saidaULA[16] = \saidaULA[16]~output_o ;

assign saidaULA[17] = \saidaULA[17]~output_o ;

assign saidaULA[18] = \saidaULA[18]~output_o ;

assign saidaULA[19] = \saidaULA[19]~output_o ;

assign saidaULA[20] = \saidaULA[20]~output_o ;

assign saidaULA[21] = \saidaULA[21]~output_o ;

assign saidaULA[22] = \saidaULA[22]~output_o ;

assign saidaULA[23] = \saidaULA[23]~output_o ;

assign saidaULA[24] = \saidaULA[24]~output_o ;

assign saidaULA[25] = \saidaULA[25]~output_o ;

assign saidaULA[26] = \saidaULA[26]~output_o ;

assign saidaULA[27] = \saidaULA[27]~output_o ;

assign saidaULA[28] = \saidaULA[28]~output_o ;

assign saidaULA[29] = \saidaULA[29]~output_o ;

assign saidaULA[30] = \saidaULA[30]~output_o ;

assign saidaULA[31] = \saidaULA[31]~output_o ;

assign saidaRAM[0] = \saidaRAM[0]~output_o ;

assign saidaRAM[1] = \saidaRAM[1]~output_o ;

assign saidaRAM[2] = \saidaRAM[2]~output_o ;

assign saidaRAM[3] = \saidaRAM[3]~output_o ;

assign saidaRAM[4] = \saidaRAM[4]~output_o ;

assign saidaRAM[5] = \saidaRAM[5]~output_o ;

assign saidaRAM[6] = \saidaRAM[6]~output_o ;

assign saidaRAM[7] = \saidaRAM[7]~output_o ;

assign saidaRAM[8] = \saidaRAM[8]~output_o ;

assign saidaRAM[9] = \saidaRAM[9]~output_o ;

assign saidaRAM[10] = \saidaRAM[10]~output_o ;

assign saidaRAM[11] = \saidaRAM[11]~output_o ;

assign saidaRAM[12] = \saidaRAM[12]~output_o ;

assign saidaRAM[13] = \saidaRAM[13]~output_o ;

assign saidaRAM[14] = \saidaRAM[14]~output_o ;

assign saidaRAM[15] = \saidaRAM[15]~output_o ;

assign saidaRAM[16] = \saidaRAM[16]~output_o ;

assign saidaRAM[17] = \saidaRAM[17]~output_o ;

assign saidaRAM[18] = \saidaRAM[18]~output_o ;

assign saidaRAM[19] = \saidaRAM[19]~output_o ;

assign saidaRAM[20] = \saidaRAM[20]~output_o ;

assign saidaRAM[21] = \saidaRAM[21]~output_o ;

assign saidaRAM[22] = \saidaRAM[22]~output_o ;

assign saidaRAM[23] = \saidaRAM[23]~output_o ;

assign saidaRAM[24] = \saidaRAM[24]~output_o ;

assign saidaRAM[25] = \saidaRAM[25]~output_o ;

assign saidaRAM[26] = \saidaRAM[26]~output_o ;

assign saidaRAM[27] = \saidaRAM[27]~output_o ;

assign saidaRAM[28] = \saidaRAM[28]~output_o ;

assign saidaRAM[29] = \saidaRAM[29]~output_o ;

assign saidaRAM[30] = \saidaRAM[30]~output_o ;

assign saidaRAM[31] = \saidaRAM[31]~output_o ;

assign saidaPC[0] = \saidaPC[0]~output_o ;

assign saidaPC[1] = \saidaPC[1]~output_o ;

assign saidaPC[2] = \saidaPC[2]~output_o ;

assign saidaPC[3] = \saidaPC[3]~output_o ;

assign saidaPC[4] = \saidaPC[4]~output_o ;

assign saidaPC[5] = \saidaPC[5]~output_o ;

assign saidaPC[6] = \saidaPC[6]~output_o ;

assign saidaPC[7] = \saidaPC[7]~output_o ;

assign saidaPC[8] = \saidaPC[8]~output_o ;

assign saidaPC[9] = \saidaPC[9]~output_o ;

assign saidaPC[10] = \saidaPC[10]~output_o ;

assign saidaPC[11] = \saidaPC[11]~output_o ;

assign saidaPC[12] = \saidaPC[12]~output_o ;

assign saidaPC[13] = \saidaPC[13]~output_o ;

assign saidaPC[14] = \saidaPC[14]~output_o ;

assign saidaPC[15] = \saidaPC[15]~output_o ;

assign saidaPC[16] = \saidaPC[16]~output_o ;

assign saidaPC[17] = \saidaPC[17]~output_o ;

assign saidaPC[18] = \saidaPC[18]~output_o ;

assign saidaPC[19] = \saidaPC[19]~output_o ;

assign saidaPC[20] = \saidaPC[20]~output_o ;

assign saidaPC[21] = \saidaPC[21]~output_o ;

assign saidaPC[22] = \saidaPC[22]~output_o ;

assign saidaPC[23] = \saidaPC[23]~output_o ;

assign saidaPC[24] = \saidaPC[24]~output_o ;

assign saidaPC[25] = \saidaPC[25]~output_o ;

assign saidaPC[26] = \saidaPC[26]~output_o ;

assign saidaPC[27] = \saidaPC[27]~output_o ;

assign saidaPC[28] = \saidaPC[28]~output_o ;

assign saidaPC[29] = \saidaPC[29]~output_o ;

assign saidaPC[30] = \saidaPC[30]~output_o ;

assign saidaPC[31] = \saidaPC[31]~output_o ;

assign saidaTeste1[0] = \saidaTeste1[0]~output_o ;

assign saidaTeste1[1] = \saidaTeste1[1]~output_o ;

assign saidaTeste1[2] = \saidaTeste1[2]~output_o ;

assign saidaTeste1[3] = \saidaTeste1[3]~output_o ;

assign saidaTeste1[4] = \saidaTeste1[4]~output_o ;

assign saidaTeste1[5] = \saidaTeste1[5]~output_o ;

assign saidaTeste1[6] = \saidaTeste1[6]~output_o ;

assign saidaTeste1[7] = \saidaTeste1[7]~output_o ;

assign saidaTeste1[8] = \saidaTeste1[8]~output_o ;

assign saidaTeste1[9] = \saidaTeste1[9]~output_o ;

assign saidaTeste1[10] = \saidaTeste1[10]~output_o ;

assign saidaTeste1[11] = \saidaTeste1[11]~output_o ;

assign saidaTeste1[12] = \saidaTeste1[12]~output_o ;

assign saidaTeste1[13] = \saidaTeste1[13]~output_o ;

assign saidaTeste1[14] = \saidaTeste1[14]~output_o ;

assign saidaTeste1[15] = \saidaTeste1[15]~output_o ;

assign saidaTeste1[16] = \saidaTeste1[16]~output_o ;

assign saidaTeste1[17] = \saidaTeste1[17]~output_o ;

assign saidaTeste1[18] = \saidaTeste1[18]~output_o ;

assign saidaTeste1[19] = \saidaTeste1[19]~output_o ;

assign saidaTeste1[20] = \saidaTeste1[20]~output_o ;

assign saidaTeste1[21] = \saidaTeste1[21]~output_o ;

assign saidaTeste1[22] = \saidaTeste1[22]~output_o ;

assign saidaTeste1[23] = \saidaTeste1[23]~output_o ;

assign saidaTeste1[24] = \saidaTeste1[24]~output_o ;

assign saidaTeste1[25] = \saidaTeste1[25]~output_o ;

assign saidaTeste1[26] = \saidaTeste1[26]~output_o ;

assign saidaTeste1[27] = \saidaTeste1[27]~output_o ;

assign saidaTeste1[28] = \saidaTeste1[28]~output_o ;

assign saidaTeste1[29] = \saidaTeste1[29]~output_o ;

assign saidaTeste1[30] = \saidaTeste1[30]~output_o ;

assign saidaTeste1[31] = \saidaTeste1[31]~output_o ;

assign saidaTeste2[0] = \saidaTeste2[0]~output_o ;

assign saidaTeste2[1] = \saidaTeste2[1]~output_o ;

assign saidaTeste2[2] = \saidaTeste2[2]~output_o ;

assign saidaTeste2[3] = \saidaTeste2[3]~output_o ;

assign saidaTeste2[4] = \saidaTeste2[4]~output_o ;

assign saidaTeste2[5] = \saidaTeste2[5]~output_o ;

assign saidaTeste2[6] = \saidaTeste2[6]~output_o ;

assign saidaTeste2[7] = \saidaTeste2[7]~output_o ;

assign saidaTeste2[8] = \saidaTeste2[8]~output_o ;

assign saidaTeste2[9] = \saidaTeste2[9]~output_o ;

assign saidaTeste2[10] = \saidaTeste2[10]~output_o ;

assign saidaTeste2[11] = \saidaTeste2[11]~output_o ;

assign saidaTeste2[12] = \saidaTeste2[12]~output_o ;

assign saidaTeste2[13] = \saidaTeste2[13]~output_o ;

assign saidaTeste2[14] = \saidaTeste2[14]~output_o ;

assign saidaTeste2[15] = \saidaTeste2[15]~output_o ;

assign saidaTeste2[16] = \saidaTeste2[16]~output_o ;

assign saidaTeste2[17] = \saidaTeste2[17]~output_o ;

assign saidaTeste2[18] = \saidaTeste2[18]~output_o ;

assign saidaTeste2[19] = \saidaTeste2[19]~output_o ;

assign saidaTeste2[20] = \saidaTeste2[20]~output_o ;

assign saidaTeste2[21] = \saidaTeste2[21]~output_o ;

assign saidaTeste2[22] = \saidaTeste2[22]~output_o ;

assign saidaTeste2[23] = \saidaTeste2[23]~output_o ;

assign saidaTeste2[24] = \saidaTeste2[24]~output_o ;

assign saidaTeste2[25] = \saidaTeste2[25]~output_o ;

assign saidaTeste2[26] = \saidaTeste2[26]~output_o ;

assign saidaTeste2[27] = \saidaTeste2[27]~output_o ;

assign saidaTeste2[28] = \saidaTeste2[28]~output_o ;

assign saidaTeste2[29] = \saidaTeste2[29]~output_o ;

assign saidaTeste2[30] = \saidaTeste2[30]~output_o ;

assign saidaTeste2[31] = \saidaTeste2[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
