WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2511767 heartbeat IPC: 3.981 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5020681 heartbeat IPC: 3.986 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6271896 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6271896 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7882844 heartbeat IPC: 3.494 cumulative IPC: 3.104 (Simulation time: 00 hr 00 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 16304903 heartbeat IPC: 1.187 cumulative IPC: 1.495 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 23796528 heartbeat IPC: 1.335 cumulative IPC: 1.427 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 27640078 heartbeat IPC: 2.602 cumulative IPC: 1.638 (Simulation time: 00 hr 02 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 36034107 heartbeat IPC: 1.191 cumulative IPC: 1.512 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 43529812 heartbeat IPC: 1.334 cumulative IPC: 1.476 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 47394608 heartbeat IPC: 2.587 cumulative IPC: 1.581 (Simulation time: 00 hr 04 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 55754839 heartbeat IPC: 1.196 cumulative IPC: 1.516 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 63253701 heartbeat IPC: 1.334 cumulative IPC: 1.492 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 67144384 heartbeat IPC: 2.57 cumulative IPC: 1.561 (Simulation time: 00 hr 06 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 65270150 cumulative IPC: 1.532 (Simulation time: 00 hr 06 min 40 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 65270150 cumulative IPC: 1.532 (Simulation time: 00 hr 06 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.532 instructions: 100000002 cycles: 65270150
CPU 0 Branch Prediction Accuracy: 91.02% MPKI: 13.99 Average ROB Occupancy at Mispredict: 18.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.52
BRANCH_CONDITIONAL: 7.47
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00166
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1198245 HIT:     961577 MISS:     236668
LLC LOAD         ACCESS:     313947 HIT:     248126 MISS:      65821
LLC RFO          ACCESS:     369388 HIT:     199050 MISS:     170338
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     514909 HIT:     514401 MISS:        508
LLC TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 731.3 cycles
cpu0_DTLB TOTAL        ACCESS:   22267162 HIT:   21190031 MISS:    1077131
cpu0_DTLB LOAD         ACCESS:   22267162 HIT:   21190031 MISS:    1077131
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.259 cycles
cpu0_ITLB TOTAL        ACCESS:       6850 HIT:       6629 MISS:        221
cpu0_ITLB LOAD         ACCESS:       6850 HIT:       6629 MISS:        221
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.805 cycles
cpu0_L1D TOTAL        ACCESS:   29359877 HIT:   26838403 MISS:    2521474
cpu0_L1D LOAD         ACCESS:   22787332 HIT:   21425865 MISS:    1361467
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6572544 HIT:    5412538 MISS:    1160006
cpu0_L1D TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 72.72 cycles
cpu0_L1I TOTAL        ACCESS:       7794 HIT:       7552 MISS:        242
cpu0_L1I LOAD         ACCESS:       7794 HIT:       7552 MISS:        242
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 91.7 cycles
cpu0_L2C TOTAL        ACCESS:    2689266 HIT:    2005857 MISS:     683409
cpu0_L2C LOAD         ACCESS:     902645 HIT:     588677 MISS:     313968
cpu0_L2C RFO          ACCESS:     701155 HIT:     331764 MISS:     369391
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1085465 HIT:    1085416 MISS:         49
cpu0_L2C TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 273.7 cycles
cpu0_STLB TOTAL        ACCESS:     906256 HIT:     906255 MISS:          1
cpu0_STLB LOAD         ACCESS:     906256 HIT:     906255 MISS:          1
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 404 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21219
  ROW_BUFFER_MISS:     214284
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8822
  FULL:     189202
