
---------- Begin Simulation Statistics ----------
final_tick                               137135349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696980                       # Number of bytes of host memory used
host_op_rate                                   286168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2025.27                       # Real time elapsed on the host
host_tick_rate                               67712102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303282190                       # Number of instructions simulated
sim_ops                                     579567932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137135                       # Number of seconds simulated
sim_ticks                                137135349500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             72567952                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1731231                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          79227421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           38992998                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        72567952                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         33574954                       # Number of indirect misses.
system.cpu.branchPred.lookups                86516090                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3772766                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       605099                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 453073832                       # number of cc regfile reads
system.cpu.cc_regfile_writes                230645898                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1736607                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   70536460                       # Number of branches committed
system.cpu.commit.bw_lim_events              31659658                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           62674                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       127754268                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            303282190                       # Number of instructions committed
system.cpu.commit.committedOps              579567932                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    254409291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.278093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.800589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    109742430     43.14%     43.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     33291761     13.09%     56.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17244314      6.78%     63.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29823364     11.72%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     12524757      4.92%     79.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8677607      3.41%     83.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4564676      1.79%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6880724      2.70%     87.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     31659658     12.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    254409291                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15152672                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2791344                       # Number of function calls committed.
system.cpu.commit.int_insts                 571849134                       # Number of committed integer instructions.
system.cpu.commit.loads                      64091016                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      1468360      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        465170585     80.26%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2967004      0.51%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           350035      0.06%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1068262      0.18%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         1200082      0.21%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          800128      0.14%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        1950238      0.34%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       100000      0.02%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       918249      0.16%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       150000      0.03%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt        50000      0.01%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        59040626     10.19%     92.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       36019172      6.21%     98.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      5050390      0.87%     99.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3264241      0.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         579567932                       # Class of committed instruction
system.cpu.commit.refs                      103374429                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   303282190                       # Number of Instructions Simulated
system.cpu.committedOps                     579567932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.904342                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.904342                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              65319314                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              770619777                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 82648835                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 114577912                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2717234                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6645802                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    94618600                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        626752                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    69806735                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2083                       # TLB misses on write requests
system.cpu.fetch.Branches                    86516090                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  64405698                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     178884700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                981781                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      404064704                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 5407                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         56147                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 5434468                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.315441                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           90245534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           42765764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.473233                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          271909097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.935910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.444175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                139680981     51.37%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6793981      2.50%     53.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8350235      3.07%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15265988      5.61%     62.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6402638      2.35%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10571951      3.89%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9023306      3.32%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 10162174      3.74%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 65657843     24.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            271909097                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  35038950                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 30353714                       # number of floating regfile writes
system.cpu.idleCycles                         2361603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2178495                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 76732833                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.600800                       # Inst execution rate
system.cpu.iew.exec_refs                    164429748                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   69806730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                20462754                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              96969515                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              62787                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            715513                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             73475220                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           737760855                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              94623018                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4108007                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             713323102                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 297851                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                676574                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2717234                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                985791                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          7721331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        16019                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4595                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       168239                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     32878499                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     34191807                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4595                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1210223                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         968272                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 772094226                       # num instructions consuming a value
system.cpu.iew.wb_count                     699296225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623603                       # average fanout of values written-back
system.cpu.iew.wb_producers                 481480193                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.549657                       # insts written-back per cycle
system.cpu.iew.wb_sent                      711954549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1048239328                       # number of integer regfile reads
system.cpu.int_regfile_writes               524231571                       # number of integer regfile writes
system.cpu.ipc                               1.105777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.105777                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          13201020      1.84%      1.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             528685745     73.69%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3088257      0.43%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                350050      0.05%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1171436      0.16%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              1200091      0.17%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               800128      0.11%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1950238      0.27%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          100000      0.01%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          948363      0.13%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         150000      0.02%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt          50000      0.01%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             69780533      9.73%     86.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            46852171      6.53%     93.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        25659451      3.58%     96.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       23443062      3.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              717431109                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                62730261                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           119002922                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     53666345                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          100929156                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    16757366                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023357                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6894111     41.14%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 528233      3.15%     44.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2678621     15.98%     60.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           5568679     33.23%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1087710      6.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              658257194                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1604860409                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    645629880                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         795029094                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  737549009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 717431109                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              211846                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       158192922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            334650                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         149172                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     97533168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     271909097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.638496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.491778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89869333     33.05%     33.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24346361      8.95%     42.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31610502     11.63%     53.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25100006      9.23%     62.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28695134     10.55%     73.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            25092716      9.23%     82.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23105364      8.50%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            17030022      6.26%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7059659      2.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       271909097                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.615777                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    64416291                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         10659                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           3871918                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3796585                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             96969515                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            73475220                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               319132300                       # number of misc regfile reads
system.cpu.numCycles                        274270700                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                30325399                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             669888963                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                9867176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 86199243                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  20282                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                293475                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1993968909                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              754484948                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           834693297                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 116518414                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               24206956                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2717234                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              35228383                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                164804334                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          37648762                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       1121558003                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         920424                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              62737                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  37535110                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          62735                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    917370833                       # The number of ROB reads
system.cpu.rob.rob_writes                  1432187892                       # The number of ROB writes
system.cpu.timesIdled                          452175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                 50210                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       412886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        827285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1620017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       152166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3241034                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         152168                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             211464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       243496                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169387                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            202937                       # Transaction distribution
system.membus.trans_dist::ReadExResp           202937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        211464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1241686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1241686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1241686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42105408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42105408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42105408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            414402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  414402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              414402                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1931714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2194677750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1380858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       552809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1127627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          436698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240158                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1128116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       252743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3383855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1478193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4862048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    144367296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     51341696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195708992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          497121                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15583936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2118136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071846                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1965959     92.82%     92.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 152175      7.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2118136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3057457000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         739352000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1692172500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1127223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79389                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1206612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1127223                       # number of overall hits
system.l2.overall_hits::.cpu.data               79389                       # number of overall hits
system.l2.overall_hits::total                 1206612                       # number of overall hits
system.l2.demand_misses::.cpu.inst                890                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             413512                       # number of demand (read+write) misses
system.l2.demand_misses::total                 414402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               890                       # number of overall misses
system.l2.overall_misses::.cpu.data            413512                       # number of overall misses
system.l2.overall_misses::total                414402                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32906401000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32978492000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72091000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32906401000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32978492000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1128113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1621014                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1128113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1621014                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.838935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.838935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81001.123596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79577.862311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79580.919011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81001.123596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79577.862311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79580.919011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              243496                       # number of writebacks
system.l2.writebacks::total                    243496                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        413512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            414402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       413512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           414402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28771281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28834482000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28771281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28834482000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.838935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.838935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71012.359551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69577.862311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69580.943142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71012.359551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69577.862311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69580.943142                       # average overall mshr miss latency
system.l2.replacements                         497118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       309313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           309313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       309313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       309313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1127626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1127626                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1127626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1127626                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        67931                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         67931                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             37221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          202937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              202937                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16279841000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16279841000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.845015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.845015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80221.157305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80221.157305                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       202937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         202937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14250471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14250471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.845015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.845015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70221.157305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70221.157305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1127223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1127223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1128113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1128113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81001.123596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81001.123596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71012.359551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71012.359551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       210575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          210575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  16626560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16626560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       252743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        252743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78957.900985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78957.900985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       210575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       210575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14520810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14520810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.833159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68957.900985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68957.900985                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.226127                       # Cycle average of tags in use
system.l2.tags.total_refs                     3173094                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    498142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.369858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.710236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.298785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       924.217106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.902556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999244                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26426358                       # Number of tag accesses
system.l2.tags.data_accesses                 26426358                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26464768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26521664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15583744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15583744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          413512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              414401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       243496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             243496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            414889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         192982831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             193397721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       414889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           414889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113637688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113637688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113637688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           414889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        192982831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            307035408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    243496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    412315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004555210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1083624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             229408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      414401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     243496                       # Number of write requests accepted
system.mem_ctrls.readBursts                    414401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   243496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18305                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4034960250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2066020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11782535250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9765.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28515.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   351743                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  221883                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                414401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               243496                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  345890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    506.087019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.326714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.853470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21304     25.66%     25.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14052     16.92%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7913      9.53%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2474      2.98%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2785      3.35%     58.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2533      3.05%     61.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2404      2.90%     64.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2913      3.51%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26661     32.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.453701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.986915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          13694     94.91%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          598      4.14%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           85      0.59%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           48      0.33%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.874965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.840508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.093229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8406     58.26%     58.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              518      3.59%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4507     31.24%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              920      6.38%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.41%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26445056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15582208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26521664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15583744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       192.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    193.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137135271000                       # Total gap between requests
system.mem_ctrls.avgGap                     208444.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26388160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15582208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 414889.379051022872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192424200.588776707649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113626486.947481036186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       413512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       243496                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26579250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11755956000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2280124262500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29897.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28429.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9364113.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            275104200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            146198580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1397576460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          597277620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10825039680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32893671150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24960040800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71094908490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.428755                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64516741500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4579120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68039488000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317872800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168934425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1552700100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          673646220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10825039680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32813640300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25027435200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        71379268725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.502328                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  64672210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4579120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67884019500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     63264718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63264718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     63264718                       # number of overall hits
system.cpu.icache.overall_hits::total        63264718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1140980                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1140980                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1140980                       # number of overall misses
system.cpu.icache.overall_misses::total       1140980                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15731938000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15731938000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15731938000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15731938000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64405698                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64405698                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64405698                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64405698                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017716                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017716                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017716                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017716                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13788.092692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13788.092692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13788.092692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13788.092692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          989                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1127627                       # number of writebacks
system.cpu.icache.writebacks::total           1127627                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        12864                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12864                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        12864                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12864                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1128116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1128116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1128116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1128116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14457146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14457146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14457146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14457146000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12815.300909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12815.300909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12815.300909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12815.300909                       # average overall mshr miss latency
system.cpu.icache.replacements                1127627                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     63264718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63264718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1140980                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1140980                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15731938000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15731938000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64405698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64405698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13788.092692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13788.092692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        12864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1128116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1128116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14457146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14457146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12815.300909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12815.300909                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.667807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64392833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1128115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.080026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.667807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         129939511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        129939511                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    119752006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119752006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124439578                       # number of overall hits
system.cpu.dcache.overall_hits::total       124439578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       627633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         627633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       947712                       # number of overall misses
system.cpu.dcache.overall_misses::total        947712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43938091982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43938091982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43938091982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43938091982                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    120379639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120379639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    125387290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125387290                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70006.025786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70006.025786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46362.283037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46362.283037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29603                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          596                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               618                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.901294                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.222222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       309313                       # number of writebacks
system.cpu.dcache.writebacks::total            309313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       237097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       237097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       237097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       237097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       390536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492902                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492902                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27659344482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27659344482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34481429482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34481429482                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70824.058427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70824.058427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69955.953682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69955.953682                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     80708753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        80708753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       387470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        387470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26665970000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26665970000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     81096223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     81096223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68820.734508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68820.734508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       237093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       237093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       150377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       150377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10627616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10627616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70673.148154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70673.148154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39043253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39043253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       240163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17272121982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17272121982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71918.330392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71918.330392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17031728482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17031728482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70918.551801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70918.551801                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      4687572                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       4687572                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       320079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       320079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      5007651                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      5007651                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data       102366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       102366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   6822085000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   6822085000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020442                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020442                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66644.051736                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66644.051736                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137135349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.312065                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124932487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            253.463651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.312065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         251267481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        251267481                       # Number of data accesses

---------- End Simulation Statistics   ----------
