

================================================================
== Vitis HLS Report for 'exp_32_10_s'
================================================================
* Date:           Wed Jul 31 17:04:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     454|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|       0|      58|    -|
|Memory           |        5|     -|      21|       4|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     699|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    21|     720|     740|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_44ns_42ns_86_1_1_U897   |mul_44ns_42ns_86_1_1   |        0|   4|  0|  16|    0|
    |mul_50ns_48ns_98_1_1_U898   |mul_50ns_48ns_98_1_1   |        0|   8|  0|  21|    0|
    |mul_50ns_50ns_100_1_1_U899  |mul_50ns_50ns_100_1_1  |        0|   8|  0|  21|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|  20|  0|  58|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_4ns_9ns_10_4_1_U900  |mac_muladd_3ns_4ns_9ns_10_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_lsb_table_V_U      |exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R      |        0|  8|   2|    0|    16|    8|     1|          128|
    |f_x_msb_2_table_V_U    |exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R    |        2|  0|   0|    0|   256|   46|     1|        11776|
    |f_x_msb_3_table_V_U    |exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_4_h_table_V_U  |exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R  |        0|  6|   1|    0|     8|    6|     1|           48|
    |f_x_msb_4_l_table_V_U  |exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R  |        0|  7|   1|    0|     8|    7|     1|           56|
    +-----------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                             |        5| 21|   4|    0|   576|  149|     6|        25832|
    +-----------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_fu_672_p2               |         +|   0|  0|  55|          48|          48|
    |add_ln813_fu_583_p2                |         +|   0|  0|  50|          43|          43|
    |exp_x_msb_3_4_lsb_m_1_V_fu_593_p2  |         +|   0|  0|  55|          48|          48|
    |ret_V_254_fu_616_p2                |         +|   0|  0|  16|           9|           9|
    |ret_V_fu_681_p2                    |         +|   0|  0|  63|          56|          56|
    |y_l_V_fu_736_p2                    |         +|   0|  0|  57|          50|          50|
    |and_ln300_fu_372_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln1651_fu_366_p2              |      icmp|   0|  0|  16|          23|          20|
    |icmp_ln1653_fu_360_p2              |      icmp|   0|  0|   9|           5|           4|
    |overf_1_fu_773_p2                  |      icmp|   0|  0|   8|           2|           1|
    |or_ln300_1_fu_448_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_2_fu_454_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_3_fu_460_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_4_fu_751_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_fu_442_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln533_10_fu_935_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln533_1_fu_881_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_2_fu_887_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_3_fu_893_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_4_fu_899_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_5_fu_905_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_6_fu_911_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_7_fu_917_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_8_fu_923_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_9_fu_929_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_fu_875_p2                 |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_941_p2                  |        or|   0|  0|   2|           1|           1|
    |ap_return                          |    select|   0|  0|  31|           1|           2|
    |p_Val2_144_fu_755_p3               |    select|   0|  0|  42|           1|          46|
    |select_ln288_fu_702_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |overf_fu_298_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_1_fu_326_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_2_fu_340_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_3_fu_354_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_fu_312_p2                |       xor|   0|  0|   2|           1|           1|
    |y_V_fu_697_p2                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 454|         312|         356|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_1101              |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_m_1_V_reg_1096  |  50|   0|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_1073    |  48|   0|   48|          0|
    |f_x_msb_4_l_V_reg_1048              |   7|   0|    7|          0|
    |or_ln300_1_reg_1023                 |   1|   0|    1|          0|
    |or_ln300_3_reg_1028                 |   1|   0|    1|          0|
    |p_Result_s_reg_974                  |   1|   0|    1|          0|
    |ret_V_254_reg_1079                  |   9|   0|    9|          0|
    |tmp_470_reg_985                     |   8|   0|    8|          0|
    |tmp_reg_980                         |   7|   0|    7|          0|
    |trunc_ln594_2_reg_1018              |   6|   0|    6|          0|
    |trunc_ln594_3_reg_1058              |   5|   0|    5|          0|
    |trunc_ln594_4_reg_1085              |  41|   0|   41|          0|
    |x_lsb_ind_V_reg_1003                |   3|   0|    4|          1|
    |x_msb_ind_3_V_reg_991               |   5|   0|    5|          0|
    |x_msb_ind_4_V_reg_998               |   3|   0|    3|          0|
    |or_ln300_1_reg_1023                 |  64|  32|    1|          0|
    |or_ln300_3_reg_1028                 |  64|  32|    1|          0|
    |p_Result_s_reg_974                  |  64|  32|    1|          0|
    |tmp_470_reg_985                     |  64|  32|    8|          0|
    |tmp_reg_980                         |  64|  32|    7|          0|
    |trunc_ln594_2_reg_1018              |  64|  32|    6|          0|
    |x_msb_ind_3_V_reg_991               |  64|  32|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 699| 224|  281|          1|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|   exp<32, 10>|  return value|
|ap_return  |  out|   31|  ap_ctrl_hs|   exp<32, 10>|  return value|
|x          |   in|   32|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

