INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samin/Documents/GitHub/Digital-electronics-1/Labs/04-segment/display1/display1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
