Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 24 17:17:55 2023
| Host         : Rhaudtjd-MSI-GE63VR-7RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                       Violations  
-------  --------  --------------------------------  ----------  
HPDR-1   Warning   Port pin direction inconsistency  4           
LUTAR-1  Warning   LUT drives async reset alert      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.083        0.000                      0                  127        0.167        0.000                      0                  127        3.000        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.083        0.000                      0                  127        0.167        0.000                      0                  127       19.363        0.000                       0                    94  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.083ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 1.014ns (15.630%)  route 5.473ns (84.370%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.400 r  keypad_inst/sclk_reg[1]/Q
                         net (fo=16, routed)          1.313     0.914    keypad_inst/sclk[1]
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.124     1.038 f  keypad_inst/sclk[31]_i_11/O
                         net (fo=1, routed)           0.987     2.025    keypad_inst/sclk[31]_i_11_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     2.149 f  keypad_inst/sclk[31]_i_3/O
                         net (fo=33, routed)          1.000     3.148    keypad_inst/sclk[31]_i_3_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=29, routed)          2.174     5.446    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     5.570 r  keypad_inst/sclk[22]_i_1/O
                         net (fo=1, routed)           0.000     5.570    keypad_inst/sclk[22]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  keypad_inst/sclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X4Y12          FDCE                                         r  keypad_inst/sclk_reg[22]/C
                         clock pessimism              0.569    38.739    
                         clock uncertainty           -0.164    38.576    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.077    38.653    keypad_inst/sclk_reg[22]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 33.083    

Slack (MET) :             33.147ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.200ns (18.709%)  route 5.214ns (81.291%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.871     5.372    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.124     5.496 r  keypad_inst/sclk[29]_i_1/O
                         net (fo=1, routed)           0.000     5.496    keypad_inst/sclk[29]_i_1_n_0
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[29]/C
                         clock pessimism              0.608    38.778    
                         clock uncertainty           -0.164    38.615    
    SLICE_X3Y14          FDCE (Setup_fdce_C_D)        0.029    38.644    keypad_inst/sclk_reg[29]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 33.147    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.200ns (18.709%)  route 5.214ns (81.291%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.871     5.372    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.124     5.496 r  keypad_inst/sclk[31]_i_1/O
                         net (fo=1, routed)           0.000     5.496    keypad_inst/sclk[31]_i_1_n_0
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[31]/C
                         clock pessimism              0.608    38.778    
                         clock uncertainty           -0.164    38.615    
    SLICE_X3Y14          FDCE (Setup_fdce_C_D)        0.031    38.646    keypad_inst/sclk_reg[31]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.166ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.200ns (18.758%)  route 5.197ns (81.242%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.854     5.356    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     5.480 r  keypad_inst/sclk[28]_i_1/O
                         net (fo=1, routed)           0.000     5.480    keypad_inst/sclk[28]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  keypad_inst/sclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X3Y13          FDCE                                         r  keypad_inst/sclk_reg[28]/C
                         clock pessimism              0.608    38.778    
                         clock uncertainty           -0.164    38.615    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    38.646    keypad_inst/sclk_reg[28]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 33.166    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.014ns (16.000%)  route 5.323ns (84.000%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.170 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.400 r  keypad_inst/sclk_reg[1]/Q
                         net (fo=16, routed)          1.313     0.914    keypad_inst/sclk[1]
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.124     1.038 f  keypad_inst/sclk[31]_i_11/O
                         net (fo=1, routed)           0.987     2.025    keypad_inst/sclk[31]_i_11_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     2.149 f  keypad_inst/sclk[31]_i_3/O
                         net (fo=33, routed)          1.000     3.148    keypad_inst/sclk[31]_i_3_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=29, routed)          2.024     5.296    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.420 r  keypad_inst/sclk[26]_i_1/O
                         net (fo=1, routed)           0.000     5.420    keypad_inst/sclk[26]_i_1_n_0
    SLICE_X4Y13          FDCE                                         r  keypad_inst/sclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    38.170    keypad_inst/CLK
    SLICE_X4Y13          FDCE                                         r  keypad_inst/sclk_reg[26]/C
                         clock pessimism              0.569    38.738    
                         clock uncertainty           -0.164    38.575    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.081    38.656    keypad_inst/sclk_reg[26]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 33.236    

Slack (MET) :             33.495ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.200ns (19.774%)  route 4.868ns (80.226%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.526     5.027    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.124     5.151 r  keypad_inst/sclk[30]_i_1/O
                         net (fo=1, routed)           0.000     5.151    keypad_inst/sclk[30]_i_1_n_0
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X3Y14          FDCE                                         r  keypad_inst/sclk_reg[30]/C
                         clock pessimism              0.608    38.778    
                         clock uncertainty           -0.164    38.615    
    SLICE_X3Y14          FDCE (Setup_fdce_C_D)        0.031    38.646    keypad_inst/sclk_reg[30]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                 33.495    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.200ns (19.817%)  route 4.855ns (80.183%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.171 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.512     5.014    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  keypad_inst/sclk[27]_i_1/O
                         net (fo=1, routed)           0.000     5.138    keypad_inst/sclk[27]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  keypad_inst/sclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.651    38.171    keypad_inst/CLK
    SLICE_X3Y13          FDCE                                         r  keypad_inst/sclk_reg[27]/C
                         clock pessimism              0.608    38.778    
                         clock uncertainty           -0.164    38.615    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.029    38.644    keypad_inst/sclk_reg[27]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.638ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.200ns (20.256%)  route 4.724ns (79.744%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.172 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.381     4.883    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  keypad_inst/sclk[21]_i_1/O
                         net (fo=1, routed)           0.000     5.007    keypad_inst/sclk[21]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  keypad_inst/sclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.652    38.172    keypad_inst/CLK
    SLICE_X3Y12          FDCE                                         r  keypad_inst/sclk_reg[21]/C
                         clock pessimism              0.608    38.779    
                         clock uncertainty           -0.164    38.616    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.029    38.645    keypad_inst/sclk_reg[21]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 33.638    

Slack (MET) :             33.638ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.200ns (20.249%)  route 4.726ns (79.751%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.172 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.383     4.885    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.009 r  keypad_inst/sclk[23]_i_1/O
                         net (fo=1, routed)           0.000     5.009    keypad_inst/sclk[23]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  keypad_inst/sclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.652    38.172    keypad_inst/CLK
    SLICE_X3Y12          FDCE                                         r  keypad_inst/sclk_reg[23]/C
                         clock pessimism              0.608    38.779    
                         clock uncertainty           -0.164    38.616    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.031    38.647    keypad_inst/sclk_reg[23]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 33.638    

Slack (MET) :             33.664ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.200ns (20.171%)  route 4.749ns (79.829%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.175 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.834    -0.918    keypad_inst/CLK
    SLICE_X1Y8           FDCE                                         r  keypad_inst/sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  keypad_inst/sclk_reg[0]/Q
                         net (fo=18, routed)          1.390     0.929    keypad_inst/sclk[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.053 f  keypad_inst/sclk[31]_i_33/O
                         net (fo=1, routed)           0.670     1.723    keypad_inst/sclk[31]_i_33_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     1.847 r  keypad_inst/sclk[31]_i_28/O
                         net (fo=1, routed)           0.452     2.299    keypad_inst/sclk[31]_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.423 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.397     2.820    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.944 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.433     3.377    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.501 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.406     4.907    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     5.031 r  keypad_inst/sclk[1]_i_1/O
                         net (fo=1, routed)           0.000     5.031    keypad_inst/sclk[1]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.655    38.175    keypad_inst/CLK
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[1]/C
                         clock pessimism              0.608    38.782    
                         clock uncertainty           -0.164    38.619    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.077    38.696    keypad_inst/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 33.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.621    -0.389    keypad_inst/CLK
    SLICE_X5Y10          FDCE                                         r  keypad_inst/keypad_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.248 r  keypad_inst/keypad_out_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.136    debounce_inst/Q[3]
    SLICE_X5Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.486    debounce_inst/clk_out1
    SLICE_X5Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/C
                         clock pessimism              0.113    -0.373    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.070    -0.303    debounce_inst/btn_in_d_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.621    -0.389    debounce_inst/clk_out1
    SLICE_X5Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.248 r  debounce_inst/btn_in_d_reg[1][3]/Q
                         net (fo=2, routed)           0.110    -0.138    debounce_inst/btn_in_d_reg[1][3]
    SLICE_X4Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.486    debounce_inst/clk_out1
    SLICE_X4Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/C
                         clock pessimism              0.110    -0.376    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.063    -0.313    debounce_inst/btn_in_d_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.621    -0.389    keypad_inst/CLK
    SLICE_X5Y10          FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.248 r  keypad_inst/keypad_out_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.138    debounce_inst/Q[1]
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.891    -0.485    debounce_inst/clk_out1
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
                         clock pessimism              0.113    -0.372    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.052    -0.320    debounce_inst/btn_in_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/life_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.399    graph_inst/CLK
    SLICE_X2Y23          FDCE                                         r  graph_inst/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.148    -0.251 f  graph_inst/state_reg_reg[0]/Q
                         net (fo=3, routed)           0.071    -0.179    graph_inst/state_reg[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.098    -0.081 r  graph_inst/life_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    graph_inst/life_reg[1]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  graph_inst/life_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.498    graph_inst/CLK
    SLICE_X2Y23          FDCE                                         r  graph_inst/life_reg_reg[1]/C
                         clock pessimism              0.099    -0.399    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.121    -0.278    graph_inst/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.621    -0.389    keypad_inst/CLK
    SLICE_X4Y10          FDCE                                         r  keypad_inst/keypad_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.225 r  keypad_inst/keypad_out_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.115    debounce_inst/Q[0]
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.891    -0.485    debounce_inst/clk_out1
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
                         clock pessimism              0.113    -0.372    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.060    -0.312    debounce_inst/btn_in_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.622    -0.388    debounce_inst/clk_out1
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.224 r  debounce_inst/btn_in_d_reg[1][1]/Q
                         net (fo=2, routed)           0.125    -0.098    debounce_inst/btn_in_d_reg[1][1]
    SLICE_X4Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.486    debounce_inst/clk_out1
    SLICE_X4Y11          FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/C
                         clock pessimism              0.113    -0.373    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.059    -0.314    debounce_inst/btn_in_d_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.621    -0.389    keypad_inst/CLK
    SLICE_X4Y10          FDCE                                         r  keypad_inst/keypad_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.148    -0.241 r  keypad_inst/keypad_out_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.127    debounce_inst/Q[2]
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.891    -0.485    debounce_inst/clk_out1
    SLICE_X4Y9           FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/C
                         clock pessimism              0.113    -0.372    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.010    -0.362    debounce_inst/btn_in_d_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.008%)  route 0.146ns (43.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.399    sync_inst/clk_out1
    SLICE_X1Y26          FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.258 r  sync_inst/c_h_reg[6]/Q
                         net (fo=25, routed)          0.146    -0.112    sync_inst/c_h[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.045    -0.067 r  sync_inst/c_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    sync_inst/c_h_1[6]
    SLICE_X1Y26          FDCE                                         r  sync_inst/c_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.498    sync_inst/clk_out1
    SLICE_X1Y26          FDCE                                         r  sync_inst/c_h_reg[6]/C
                         clock pessimism              0.099    -0.399    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.091    -0.308    sync_inst/c_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.737%)  route 0.175ns (45.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.399    sync_inst/clk_out1
    SLICE_X2Y26          FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  sync_inst/c_h_reg[1]/Q
                         net (fo=17, routed)          0.175    -0.059    sync_inst/c_h[1]
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.048    -0.011 r  sync_inst/c_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    sync_inst/c_h_1[4]
    SLICE_X2Y25          FDCE                                         r  sync_inst/c_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.499    sync_inst/clk_out1
    SLICE_X2Y25          FDCE                                         r  sync_inst/c_h_reg[4]/C
                         clock pessimism              0.112    -0.387    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.133    -0.254    sync_inst/c_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.536%)  route 0.118ns (32.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.246 r  sync_inst/c_v_reg[2]/Q
                         net (fo=13, routed)          0.118    -0.127    sync_inst/c_v[2]
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.098    -0.029 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    sync_inst/c_v_0[5]
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.883    -0.493    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.099    -0.394    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.121    -0.273    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y11      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y11      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y11      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y11      debounce_inst/btn_in_d_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.008ns  (logic 6.183ns (25.753%)  route 17.825ns (74.247%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.963    13.459    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.583 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.974    19.557    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    23.072 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.072    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.890ns  (logic 6.206ns (25.976%)  route 17.684ns (74.024%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.963    13.459    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.583 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.833    19.416    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    22.953 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.953    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.854ns  (logic 6.215ns (26.054%)  route 17.639ns (73.946%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.961    13.457    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.581 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.789    19.371    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    22.917 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.917    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.732ns  (logic 6.197ns (26.111%)  route 17.535ns (73.889%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.963    13.459    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.583 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.684    19.267    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    22.796 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.796    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.723ns  (logic 6.225ns (26.239%)  route 17.498ns (73.761%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.961    13.457    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.581 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.648    19.229    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    22.786 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.786    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.714ns  (logic 6.226ns (26.256%)  route 17.487ns (73.744%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.961    13.457    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.581 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.637    19.219    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    22.777 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.777    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.580ns  (logic 6.179ns (26.202%)  route 17.402ns (73.798%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.963    13.459    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.583 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.550    19.133    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    22.644 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.644    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.562ns  (logic 6.215ns (26.377%)  route 17.347ns (73.623%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.815    -0.937    sync_inst/clk_out1
    SLICE_X3Y25          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  sync_inst/c_h_reg[5]/Q
                         net (fo=26, routed)          1.684     1.204    sync_inst/c_h[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.153     1.357 f  sync_inst/g2_b0_i_8/O
                         net (fo=6, routed)           0.532     1.889    sync_inst/g2_b0_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.331     2.220 f  sync_inst/g0_b0_i_12/O
                         net (fo=62, routed)          1.981     4.201    sync_inst/g0_b0_i_12_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.150     4.351 f  sync_inst/red_OBUF[3]_inst_i_6/O
                         net (fo=8, routed)           0.781     5.132    sync_inst/red_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.352     5.484 r  sync_inst/g0_b0_i_2/O
                         net (fo=113, routed)         3.858     9.343    sync_inst/graph_inst/row_addr[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.348     9.691 f  sync_inst/g10_b2/O
                         net (fo=1, routed)           0.689    10.380    sync_inst/g10_b2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.504 f  sync_inst/red_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.733    11.237    sync_inst/red_OBUF[3]_inst_i_86_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.361 f  sync_inst/red_OBUF[3]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.361    sync_inst/red_OBUF[3]_inst_i_41_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.570 f  sync_inst/red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.629    12.200    sync_inst/graph_inst/font_word[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.297    12.497 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.961    13.457    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    13.581 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.497    19.079    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    22.626 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.626    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.539ns  (logic 4.921ns (31.667%)  route 10.618ns (68.333%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  sync_inst/c_v_reg[6]/Q
                         net (fo=16, routed)          1.046     0.634    sync_inst/c_v[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.758 r  sync_inst/g0_b0_i_7/O
                         net (fo=15, routed)          1.009     1.767    sync_inst/g0_b0_i_7_n_0
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.891 r  sync_inst/blue_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.823     2.714    sync_inst/blue_OBUF[3]_inst_i_15_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.838 f  sync_inst/blue_OBUF[3]_inst_i_10/O
                         net (fo=6, routed)           0.809     3.647    sync_inst/blue_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.152     3.799 f  sync_inst/blue_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.821     4.620    sync_inst/blue_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.348     4.968 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.111    11.079    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    14.610 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.610    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.400ns  (logic 4.922ns (31.963%)  route 10.477ns (68.037%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  sync_inst/c_v_reg[6]/Q
                         net (fo=16, routed)          1.046     0.634    sync_inst/c_v[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.758 r  sync_inst/g0_b0_i_7/O
                         net (fo=15, routed)          1.009     1.767    sync_inst/g0_b0_i_7_n_0
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.891 r  sync_inst/blue_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.823     2.714    sync_inst/blue_OBUF[3]_inst_i_15_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.838 f  sync_inst/blue_OBUF[3]_inst_i_10/O
                         net (fo=6, routed)           0.809     3.647    sync_inst/blue_OBUF[3]_inst_i_10_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.152     3.799 f  sync_inst/blue_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.821     4.620    sync_inst/blue_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.348     4.968 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.970    10.938    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    14.470 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.470    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.359ns (76.032%)  route 0.428ns (23.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.623    -0.387    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  keypad_inst/col_reg[1]/Q
                         net (fo=1, routed)           0.428     0.206    key_io_IBUF__0[1]
    AB6                  OBUF (Prop_obuf_I_O)         1.195     1.401 r  key_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.401    key_io[1]
    AB6                                                               r  key_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.370ns (75.786%)  route 0.438ns (24.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.623    -0.387    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.239 r  keypad_inst/col_reg[2]/Q
                         net (fo=1, routed)           0.438     0.199    key_io_IBUF__0[2]
    Y4                   OBUF (Prop_obuf_I_O)         1.222     1.422 r  key_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.422    key_io[2]
    Y4                                                                r  key_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.389ns (76.583%)  route 0.425ns (23.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.623    -0.387    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.239 r  keypad_inst/col_reg[3]/Q
                         net (fo=1, routed)           0.425     0.186    key_io_IBUF__0[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.241     1.426 r  key_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.426    key_io[3]
    AA4                                                               r  key_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.368ns (73.612%)  route 0.490ns (26.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.623    -0.387    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  keypad_inst/col_reg[0]/Q
                         net (fo=1, routed)           0.490     0.268    key_io_IBUF__0[0]
    AB7                  OBUF (Prop_obuf_I_O)         1.204     1.471 r  key_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.471    key_io[0]
    AB7                                                               r  key_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.851ns  (logic 1.463ns (37.992%)  route 2.388ns (62.008%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.230 r  sync_inst/c_v_reg[1]/Q
                         net (fo=14, routed)          0.189    -0.040    sync_inst/c_v[1]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.005 r  sync_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.199     2.203    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     3.457 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.457    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.003ns  (logic 1.451ns (36.247%)  route 2.552ns (63.753%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.400    sync_inst/clk_out1
    SLICE_X2Y25          FDCE                                         r  sync_inst/c_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.236 r  sync_inst/c_h_reg[4]/Q
                         net (fo=27, routed)          0.299     0.063    sync_inst/c_h[4]
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.108 r  sync_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.253     2.361    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     3.603 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.603    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.111ns  (logic 1.502ns (36.540%)  route 2.609ns (63.460%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.230 f  sync_inst/c_v_reg[5]/Q
                         net (fo=18, routed)          0.169    -0.061    sync_inst/c_v[5]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.016 r  sync_inst/blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     0.161    sync_inst/blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.206 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.263     2.469    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         1.248     3.717 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.717    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.163ns  (logic 1.491ns (35.825%)  route 2.672ns (64.175%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.230 f  sync_inst/c_v_reg[5]/Q
                         net (fo=18, routed)          0.169    -0.061    sync_inst/c_v[5]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.016 r  sync_inst/blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     0.161    sync_inst/blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.206 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.326     2.532    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         1.237     3.769 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.769    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.209ns  (logic 1.511ns (35.893%)  route 2.698ns (64.107%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.397    sync_inst/clk_out1
    SLICE_X2Y27          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  sync_inst/c_h_reg[7]/Q
                         net (fo=45, routed)          0.227    -0.006    sync_inst/c_h[7]
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.039 f  sync_inst/red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.111     0.150    sync_inst/red_OBUF[3]_inst_i_13_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.195 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.147     0.342    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.387 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.213     2.600    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.212     3.812 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.812    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.223ns  (logic 1.487ns (35.209%)  route 2.736ns (64.791%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.230 f  sync_inst/c_v_reg[5]/Q
                         net (fo=18, routed)          0.169    -0.061    sync_inst/c_v[5]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.016 r  sync_inst/blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     0.161    sync_inst/blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.206 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.391     2.597    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         1.233     3.830 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.830    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    20.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    18.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    18.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    19.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_h_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.435ns  (logic 1.454ns (12.712%)  route 9.981ns (87.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.779    11.435    sync_inst/AR[0]
    SLICE_X1Y26          FDCE                                         f  sync_inst/c_h_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.641    -1.564    sync_inst/clk_out1
    SLICE_X1Y26          FDCE                                         r  sync_inst/c_h_reg[6]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.434ns  (logic 1.454ns (12.713%)  route 9.980ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.778    11.434    sync_inst/AR[0]
    SLICE_X4Y31          FDCE                                         f  sync_inst/c_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.434ns  (logic 1.454ns (12.713%)  route 9.980ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.778    11.434    sync_inst/AR[0]
    SLICE_X4Y31          FDCE                                         f  sync_inst/c_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.434ns  (logic 1.454ns (12.713%)  route 9.980ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.778    11.434    sync_inst/AR[0]
    SLICE_X4Y31          FDCE                                         f  sync_inst/c_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.434ns  (logic 1.454ns (12.713%)  route 9.980ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.778    11.434    sync_inst/AR[0]
    SLICE_X4Y31          FDCE                                         f  sync_inst/c_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X4Y31          FDCE                                         r  sync_inst/c_v_reg[5]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 1.454ns (12.865%)  route 9.845ns (87.135%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.643    11.299    sync_inst/AR[0]
    SLICE_X0Y29          FDCE                                         f  sync_inst/c_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X0Y29          FDCE                                         r  sync_inst/c_v_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_h_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.155ns  (logic 1.454ns (13.030%)  route 9.702ns (86.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.499    11.155    sync_inst/AR[0]
    SLICE_X0Y27          FDCE                                         f  sync_inst/c_h_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    -1.563    sync_inst/clk_out1
    SLICE_X0Y27          FDCE                                         r  sync_inst/c_h_reg[8]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_h_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.155ns  (logic 1.454ns (13.030%)  route 9.702ns (86.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.499    11.155    sync_inst/AR[0]
    SLICE_X0Y27          FDCE                                         f  sync_inst/c_h_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    -1.563    sync_inst/clk_out1
    SLICE_X0Y27          FDCE                                         r  sync_inst/c_h_reg[9]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.117ns  (logic 1.454ns (13.075%)  route 9.663ns (86.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.461    11.117    sync_inst/AR[0]
    SLICE_X2Y29          FDCE                                         f  sync_inst/c_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_v_reg[6]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.117ns  (logic 1.454ns (13.075%)  route 9.663ns (86.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.202     7.532    keypad_inst/reset
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.656 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.461    11.117    sync_inst/AR[0]
    SLICE_X2Y29          FDCE                                         f  sync_inst/c_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.645    -1.560    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_v_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.697%)  route 0.745ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.239     0.790    keypad_inst/AR[0]
    SLICE_X0Y7           FDCE                                         f  keypad_inst/sclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.697%)  route 0.745ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.239     0.790    keypad_inst/AR[0]
    SLICE_X0Y7           FDCE                                         f  keypad_inst/sclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X0Y7           FDCE                                         r  keypad_inst/sclk_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.697%)  route 0.745ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.239     0.790    keypad_inst/AR[0]
    SLICE_X1Y7           FDCE                                         f  keypad_inst/sclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X1Y7           FDCE                                         r  keypad_inst/sclk_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.697%)  route 0.745ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.239     0.790    keypad_inst/AR[0]
    SLICE_X1Y7           FDCE                                         f  keypad_inst/sclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X1Y7           FDCE                                         r  keypad_inst/sclk_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.697%)  route 0.745ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.239     0.790    keypad_inst/AR[0]
    SLICE_X1Y7           FDCE                                         f  keypad_inst/sclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X1Y7           FDCE                                         r  keypad_inst/sclk_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.473%)  route 0.777ns (94.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.271     0.822    keypad_inst/AR[0]
    SLICE_X4Y6           FDCE                                         f  keypad_inst/col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.473%)  route 0.777ns (94.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.271     0.822    keypad_inst/AR[0]
    SLICE_X4Y6           FDCE                                         f  keypad_inst/col_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.473%)  route 0.777ns (94.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.271     0.822    keypad_inst/AR[0]
    SLICE_X4Y6           FDCE                                         f  keypad_inst/col_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.473%)  route 0.777ns (94.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.271     0.822    keypad_inst/AR[0]
    SLICE_X4Y6           FDCE                                         f  keypad_inst/col_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X4Y6           FDCE                                         r  keypad_inst/col_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.045ns (5.444%)  route 0.782ns (94.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.506     0.506    keypad_inst/locked
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.551 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.275     0.827    keypad_inst/AR[0]
    SLICE_X3Y8           FDCE                                         f  keypad_inst/sclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.892    -0.484    keypad_inst/CLK
    SLICE_X3Y8           FDCE                                         r  keypad_inst/sclk_reg[6]/C





