
*** Running vivado
    with args -log SingleCPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source SingleCPU.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SingleCPU.tcl -notrace
Command: synth_design -top SingleCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 286.527 ; gain = 114.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SingleCPU' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SingleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (1#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'key_debounce' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/test.v:23]
	Parameter SAMPLE_TIME bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'key_debounce' (2#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-3876] $readmem data file 'G:/Vivado/CPUsingle/rom_data.txt' is read successfully [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ROM.v:30]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/Instruction.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction' (5#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/Instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'data2Select_5bit' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/data2Select.v:23]
INFO: [Synth 8-256] done synthesizing module 'data2Select_5bit' (6#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/data2Select.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'result' does not match port width (5) of module 'data2Select_5bit' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v:43]
INFO: [Synth 8-638] synthesizing module 'RegFile' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (7#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/RegFile.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'WriteReg' does not match port width (5) of module 'RegFile' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v:46]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (8#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'data3Select' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/4dataSelect.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/4dataSelect.v:35]
INFO: [Synth 8-256] done synthesizing module 'data3Select' (9#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/4dataSelect.v:23]
INFO: [Synth 8-638] synthesizing module 'data2Select_32bit' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/data2Select_32bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'data2Select_32bit' (10#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/data2Select_32bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-226] default block is never used [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ALU32.v:34]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/RAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (13#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v:1]
WARNING: [Synth 8-350] instance 'A1' of module 'CPU_top' requires 12 connections, but only 11 given [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SingleCPU.v:39]
INFO: [Synth 8-638] synthesizing module 'LED_top' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/LED_top.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (14#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-638] synthesizing module 'SW_in' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SW_in.v:23]
INFO: [Synth 8-256] done synthesizing module 'SW_in' (15#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SW_in.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-226] default block is never used [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/seg7.v:36]
INFO: [Synth 8-226] default block is never used [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/seg7.v:45]
INFO: [Synth 8-256] done synthesizing module 'seg7' (16#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_top' (17#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/LED_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'SingleCPU' (18#1) [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/SingleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 332.598 ; gain = 160.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 332.598 ; gain = 160.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Vivado/CPUsingle/CPU one cycle.srcs/constrs_1/new/SingleCPU.xdc]
Finished Parsing XDC File [G:/Vivado/CPUsingle/CPU one cycle.srcs/constrs_1/new/SingleCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Vivado/CPUsingle/CPU one cycle.srcs/constrs_1/new/SingleCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SingleCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SingleCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 622.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PCWre0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtSel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/ROM.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'NextPC_reg' [G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/4dataSelect.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 183   
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 10    
Module key_debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module data2Select_5bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 93    
	   2 Input      1 Bit        Muxes := 31    
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module data3Select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module data2Select_32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   5 Input      1 Bit        Muxes := 61    
Module SW_in 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module seg7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "A1/U1/key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "A1/U1/key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "A1/U7/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 622.648 ; gain = 450.367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 622.648 ; gain = 450.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | rom        | 128x8         | LUT            | 
|ROM         | rom__1     | 128x8         | LUT            | 
|ROM         | rom__2     | 128x8         | LUT            | 
|ROM         | rom__3     | 128x8         | LUT            | 
|SingleCPU   | rom        | 128x8         | LUT            | 
|SingleCPU   | rom__4     | 128x8         | LUT            | 
|SingleCPU   | rom__5     | 128x8         | LUT            | 
|SingleCPU   | rom__6     | 128x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[7] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[6] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[5] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[4] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[3] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[2] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[1] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U3/DataOut_reg[0] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/S2/NextPC_reg[8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg[8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\A1/U2/curPC_reg_rep[12] ) is unused and will be removed from module SingleCPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:58 ; elapsed = 00:06:16 . Memory (MB): peak = 631.070 ; gain = 458.789
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:58 ; elapsed = 00:06:16 . Memory (MB): peak = 631.070 ; gain = 458.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:16 ; elapsed = 00:06:37 . Memory (MB): peak = 647.734 ; gain = 475.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:20 ; elapsed = 00:09:05 . Memory (MB): peak = 655.613 ; gain = 483.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:25 ; elapsed = 00:10:20 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:08:25 ; elapsed = 00:10:20 . Memory (MB): peak = 781.613 ; gain = 609.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:08:25 ; elapsed = 00:10:20 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:28 ; elapsed = 00:10:25 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:28 ; elapsed = 00:10:25 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:30 ; elapsed = 00:10:27 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:33 ; elapsed = 00:10:33 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:38 ; elapsed = 00:10:38 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:38 ; elapsed = 00:10:38 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |LUT1   |    94|
|4     |LUT2   |    58|
|5     |LUT3   |  2127|
|6     |LUT4   |   135|
|7     |LUT5   |   773|
|8     |LUT6   |  4213|
|9     |MUXF7  |   335|
|10    |MUXF8  |   126|
|11    |FDCE   |  1007|
|12    |FDPE   |   992|
|13    |FDRE   |   577|
|14    |LD     |     8|
|15    |LDC    |   992|
|16    |IBUF   |     5|
|17    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             | 11498|
|2     |  A1     |CPU_top      | 11386|
|3     |    S2   |data3Select  |    17|
|4     |    U1   |key_debounce |   111|
|5     |    U2   |PC           |  4017|
|6     |    U5   |RegFile      |  4001|
|7     |    U7   |ALU          |    47|
|8     |    U8   |RAM          |  1209|
|9     |  A2     |LED_top      |    94|
|10    |    L1   |clkdiv       |    59|
|11    |    L2   |SW_in        |    27|
|12    |    L3   |seg7         |     8|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:38 ; elapsed = 00:10:38 . Memory (MB): peak = 781.613 ; gain = 609.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:20 ; elapsed = 00:10:15 . Memory (MB): peak = 781.613 ; gain = 281.313
Synthesis Optimization Complete : Time (s): cpu = 00:08:38 ; elapsed = 00:10:38 . Memory (MB): peak = 781.613 ; gain = 609.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2472 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1000 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 992 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:42 ; elapsed = 00:10:37 . Memory (MB): peak = 781.613 ; gain = 576.035
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 781.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 24 15:52:39 2018...
