/* bench 12755.0.0 34246fa3355d */
/* bench 12755.0.1 ca643656c9d9 */
/* bench 12755.0.2 afee7e1a0af7 */
/* bench 12755.0.3 f769505080d3 */
/* bench 12755.0.4 0ec48580afbd */
/* bench 7338.0.2 453c2893965e */
/* bench 7338.0.3 0395afd91c0b */
/* bench 7338.0.4 145f557c87d3 */
/* bench 7338.0.5 455adb7ddcf1 */
/* bench 7338.0.6 f203cef33136 */
/* bench 7338.0.7 fba68f8fbb8f */
/* bench 7338.0.8 fb51e3c185dc */
/* bench 7338.0.9 f14a00a196b4 */
/* bench 7338.0.10 cd573c1433c8 */
#define __ASM_TLB_H

#include <asm/cpu-features.h>
#include <asm/mipsregs.h>

#define _UNIQUE_ENTRYHI(base, idx)					\
		(((base) + ((idx) << (PAGE_SHIFT + 1))) |		\
		 (cpu_has_tlbinv ? MIPS_ENTRYHI_EHINV : 0))
#define UNIQUE_ENTRYHI(idx)		_UNIQUE_ENTRYHI(CKSEG0, idx)
#define UNIQUE_GUEST_ENTRYHI(idx)	_UNIQUE_ENTRYHI(CKSEG1, idx)

static inline unsigned int num_wired_entries(void)
{
	unsigned int wired = read_c0_wired();

	if (cpu_has_mips_r6)
/* bench 28341.0.0 044822b04f6f */
/* bench 28341.0.1 d9f2029190ea */
/* bench 28341.0.2 abd3c82f8e79 */
/* bench 28341.0.3 2e08fc085d63 */
/* bench 28341.0.4 b909f028d04f */
/* bench 28341.0.5 ab1c62ec0bc2 */
}

/* bench 25558.2.0 061edb00fdf6 */
/* bench 24597.0.1 44e3e0665809 */
/* bench 24597.0.2 f60f63a4509f */
/* bench 24597.0.3 b0fa94d08299 */
/* bench 24597.0.4 9fb701a11c07 */
/* bench 24597.0.5 cca55930b9ca */
/* bench 24597.0.6 b5ec001c7aae */
