

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 15 11:41:52 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.135|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                |                                                                      |  Latency  |  Interval | Pipeline |
        |                                    Instance                                    |                                Module                                | min | max | min | max |   Type   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_fu_55          |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0          |    2|    2|    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67  |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0  |    1|    1|    1|    1| function |
        |call_ret1_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_fu_73     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s           |    0|    0|    1|    1| function |
        |grp_dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_fu_85     |dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0     |    1|    1|    1|    1| function |
        |call_ret3_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_fu_93     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s           |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101    |sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s     |    2|    2|    1|    1| function |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       6|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|     51|    1441|    1987|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     384|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|     51|    1825|    2029|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+
    |grp_dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_fu_85     |dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0     |        0|      4|   91|  105|
    |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67  |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0  |        0|     16|  433|  456|
    |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_fu_55          |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0          |        0|     31|  904|  890|
    |call_ret1_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_fu_73     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s           |        0|      0|    0|  280|
    |call_ret3_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_fu_93     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s           |        0|      0|    0|  140|
    |grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101    |sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s     |        1|      0|   13|  116|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+
    |Total                                                                           |                                                                      |        1|     51| 1441| 1987|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |input_2_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_2_V_ap_vld_preg    |   9|          2|    1|          2|
    |input_2_V_blk_n          |   9|          2|    1|          2|
    |input_2_V_in_sig         |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                    |   1|   0|    1|          0|
    |grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |input_2_V_ap_vld_preg                                                                      |   1|   0|    1|          0|
    |input_2_V_preg                                                                             |  64|   0|   64|          0|
    |layer3_out_0_V_reg_217                                                                     |  18|   0|   18|          0|
    |layer3_out_1_V_reg_222                                                                     |  18|   0|   18|          0|
    |layer3_out_2_V_reg_227                                                                     |  18|   0|   18|          0|
    |layer3_out_3_V_reg_232                                                                     |  18|   0|   18|          0|
    |layer3_out_4_V_reg_237                                                                     |  18|   0|   18|          0|
    |layer3_out_5_V_reg_242                                                                     |  18|   0|   18|          0|
    |layer3_out_6_V_reg_247                                                                     |  18|   0|   18|          0|
    |layer3_out_7_V_reg_252                                                                     |  18|   0|   18|          0|
    |layer4_out_0_V_reg_257                                                                     |  18|   0|   18|          0|
    |layer4_out_1_V_reg_262                                                                     |  18|   0|   18|          0|
    |layer4_out_2_V_reg_267                                                                     |  18|   0|   18|          0|
    |layer4_out_3_V_reg_272                                                                     |  18|   0|   18|          0|
    |layer5_out_0_V_reg_277                                                                     |  18|   0|   18|          0|
    |layer5_out_1_V_reg_282                                                                     |  18|   0|   18|          0|
    |layer5_out_2_V_reg_287                                                                     |  18|   0|   18|          0|
    |layer5_out_3_V_reg_292                                                                     |  18|   0|   18|          0|
    |layer6_out_0_V_reg_297                                                                     |  18|   0|   18|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 384|   0|  384|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|input_2_V_ap_vld       |  in |    1|   ap_vld   |    input_2_V   |    pointer   |
|input_2_V              |  in |   64|   ap_vld   |    input_2_V   |    pointer   |
|layer7_out_0_V         | out |   18|   ap_vld   | layer7_out_0_V |    pointer   |
|layer7_out_0_V_ap_vld  | out |    1|   ap_vld   | layer7_out_0_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

