// Seed: 4218973014
module module_0 ();
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wor  id_2,
    output tri0 id_3,
    input  wand id_4,
    output tri1 id_5,
    input  tri0 id_6,
    input  wor  id_7,
    input  tri  id_8,
    output tri0 id_9
);
  always @(posedge 1) release id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd71,
    parameter id_15 = 32'd61,
    parameter id_7  = 32'd33,
    parameter id_9  = 32'd85
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  input wire _id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire _id_10;
  input wire _id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : id_15] id_16;
  parameter [1  -  id_9 : -1] id_17 = 1;
  module_0 modCall_1 ();
  parameter id_18 = 1;
  logic [7:0][-1 'b0 !=  id_10 : id_7] id_19;
  parameter id_20 = -1;
  assign id_19[-1] = 1;
  nor primCall (id_1, id_11, id_16, id_17, id_2, id_5, id_8);
endmodule
