Fitter report for Integracion
Sat Jan 21 19:44:03 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 21 19:44:03 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Integracion                                 ;
; Top-level Entity Name              ; Integracion                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,975 / 22,320 ( 9 % )                      ;
;     Total combinational functions  ; 1,960 / 22,320 ( 9 % )                      ;
;     Dedicated logic registers      ; 130 / 22,320 ( < 1 % )                      ;
; Total registers                    ; 130                                         ;
; Total pins                         ; 33 / 154 ( 21 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216 / 608,256 ( 65 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.7%      ;
;     Processor 6            ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2214 ) ; 0.00 % ( 0 / 2214 )        ; 0.00 % ( 0 / 2214 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2214 ) ; 0.00 % ( 0 / 2214 )        ; 0.00 % ( 0 / 2214 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2204 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,975 / 22,320 ( 9 % )     ;
;     -- Combinational with no register       ; 1845                       ;
;     -- Register only                        ; 15                         ;
;     -- Combinational with a register        ; 115                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 609                        ;
;     -- 3 input functions                    ; 612                        ;
;     -- <=2 input functions                  ; 739                        ;
;     -- Register only                        ; 15                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1244                       ;
;     -- arithmetic mode                      ; 716                        ;
;                                             ;                            ;
; Total registers*                            ; 130 / 23,018 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 130 / 22,320 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 147 / 1,395 ( 11 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 33 / 154 ( 21 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 48 / 66 ( 73 % )           ;
; Total block memory bits                     ; 393,216 / 608,256 ( 65 % ) ;
; Total block memory implementation bits      ; 442,368 / 608,256 ( 73 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 1                          ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.7% / 4.4% / 5.1%         ;
; Peak interconnect usage (total/H/V)         ; 32.4% / 30.1% / 35.7%      ;
; Maximum fan-out                             ; 226                        ;
; Highest non-global fan-out                  ; 152                        ;
; Total fan-out                               ; 7459                       ;
; Average fan-out                             ; 3.35                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1975 / 22320 ( 9 % )  ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1845                  ; 0                              ;
;     -- Register only                        ; 15                    ; 0                              ;
;     -- Combinational with a register        ; 115                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 609                   ; 0                              ;
;     -- 3 input functions                    ; 612                   ; 0                              ;
;     -- <=2 input functions                  ; 739                   ; 0                              ;
;     -- Register only                        ; 15                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1244                  ; 0                              ;
;     -- arithmetic mode                      ; 716                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 130                   ; 0                              ;
;     -- Dedicated logic registers            ; 130 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 147 / 1395 ( 11 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 33                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 393216                ; 0                              ;
; Total RAM block bits                        ; 442368                ; 0                              ;
; M9K                                         ; 48 / 66 ( 72 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7598                  ; 5                              ;
;     -- Registered Connections               ; 1564                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 30                    ; 0                              ;
;     -- Output Ports                         ; 3                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; gvjhbjnklml    ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pin_name4      ; E1    ; 1        ; 0            ; 16           ; 7            ; 226                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pin_name5      ; L16   ; 5        ; 53           ; 11           ; 7            ; 152                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[0]        ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[1]        ; N5    ; 3        ; 5            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[2]        ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[3]        ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[4]        ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[5]        ; B9    ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[6]        ; A9    ; 7        ; 25           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[7]        ; T5    ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[8]        ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; posx[9]        ; C16   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[0]  ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[10] ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[11] ; D1    ; 1        ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[12] ; L1    ; 2        ; 0            ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[13] ; N6    ; 3        ; 5            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[14] ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[15] ; M7    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[1]  ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[2]  ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[3]  ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[4]  ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[5]  ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[6]  ; A15   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[7]  ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[8]  ; R6    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; presacaler[9]  ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; xdfchgvjkl     ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; pin_name1 ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pin_name2 ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pin_name3 ; J15   ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                    ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                   ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                    ; Use as regular IO        ; pin_name3               ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                   ; Use as regular IO        ; pin_name2               ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; D16      ;                                         ; Use as regular IO        ; presacaler[9]           ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5  ; Use as regular IO        ; posx[9]                 ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                      ; Use as regular IO        ; presacaler[6]           ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                      ; Use as regular IO        ; presacaler[4]           ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9  ; Use as regular IO        ; presacaler[2]           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                      ; Use as regular IO        ; presacaler[3]           ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; posx[8]                 ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                       ; Use as regular IO        ; posx[4]                 ; Dual Purpose Pin          ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 14 ( 43 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 16 ( 6 % )  ; 2.5V          ; --           ;
; 3        ; 6 / 25 ( 24 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 20 ( 10 % ) ; 2.5V          ; --           ;
; 5        ; 3 / 18 ( 17 % ) ; 2.5V          ; --           ;
; 6        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 7        ; 8 / 24 ( 33 % ) ; 2.5V          ; --           ;
; 8        ; 6 / 24 ( 25 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; gvjhbjnklml                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; posx[8]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; posx[6]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; presacaler[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; presacaler[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; posx[5]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; presacaler[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; posx[9]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; presacaler[11]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; presacaler[14]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; posx[0]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; presacaler[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; presacaler[9]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; pin_name4                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; posx[4]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; presacaler[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; presacaler[7]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; posx[2]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; posx[3]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; presacaler[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; pin_name2                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; pin_name3                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; presacaler[12]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; presacaler[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; pin_name5                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; presacaler[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; posx[1]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 63         ; 3        ; presacaler[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; xdfchgvjkl                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; presacaler[8]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; presacaler[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; posx[7]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; pin_name1                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; pin_name1      ; Incomplete set of assignments ;
; presacaler[15] ; Incomplete set of assignments ;
; presacaler[14] ; Incomplete set of assignments ;
; presacaler[13] ; Incomplete set of assignments ;
; presacaler[12] ; Incomplete set of assignments ;
; presacaler[11] ; Incomplete set of assignments ;
; presacaler[10] ; Incomplete set of assignments ;
; presacaler[9]  ; Incomplete set of assignments ;
; presacaler[8]  ; Incomplete set of assignments ;
; presacaler[7]  ; Incomplete set of assignments ;
; presacaler[6]  ; Incomplete set of assignments ;
; presacaler[5]  ; Incomplete set of assignments ;
; presacaler[4]  ; Incomplete set of assignments ;
; presacaler[3]  ; Incomplete set of assignments ;
; presacaler[2]  ; Incomplete set of assignments ;
; presacaler[1]  ; Incomplete set of assignments ;
; presacaler[0]  ; Incomplete set of assignments ;
; gvjhbjnklml    ; Incomplete set of assignments ;
; xdfchgvjkl     ; Incomplete set of assignments ;
; posx[9]        ; Incomplete set of assignments ;
; posx[8]        ; Incomplete set of assignments ;
; posx[7]        ; Incomplete set of assignments ;
; posx[6]        ; Incomplete set of assignments ;
; posx[5]        ; Incomplete set of assignments ;
; posx[4]        ; Incomplete set of assignments ;
; posx[3]        ; Incomplete set of assignments ;
; posx[2]        ; Incomplete set of assignments ;
; posx[1]        ; Incomplete set of assignments ;
; posx[0]        ; Incomplete set of assignments ;
; pin_name2      ; Incomplete set of assignments ;
; pin_name3      ; Incomplete set of assignments ;
; pin_name4      ; Incomplete set of assignments ;
; pin_name5      ; Incomplete set of assignments ;
; pin_name1      ; Missing location assignment   ;
; presacaler[15] ; Missing location assignment   ;
; presacaler[14] ; Missing location assignment   ;
; presacaler[13] ; Missing location assignment   ;
; presacaler[12] ; Missing location assignment   ;
; presacaler[11] ; Missing location assignment   ;
; presacaler[10] ; Missing location assignment   ;
; presacaler[9]  ; Missing location assignment   ;
; presacaler[8]  ; Missing location assignment   ;
; presacaler[7]  ; Missing location assignment   ;
; presacaler[6]  ; Missing location assignment   ;
; presacaler[5]  ; Missing location assignment   ;
; presacaler[4]  ; Missing location assignment   ;
; presacaler[3]  ; Missing location assignment   ;
; presacaler[2]  ; Missing location assignment   ;
; presacaler[1]  ; Missing location assignment   ;
; presacaler[0]  ; Missing location assignment   ;
; gvjhbjnklml    ; Missing location assignment   ;
; xdfchgvjkl     ; Missing location assignment   ;
; posx[9]        ; Missing location assignment   ;
; posx[8]        ; Missing location assignment   ;
; posx[7]        ; Missing location assignment   ;
; posx[6]        ; Missing location assignment   ;
; posx[5]        ; Missing location assignment   ;
; posx[4]        ; Missing location assignment   ;
; posx[3]        ; Missing location assignment   ;
; posx[2]        ; Missing location assignment   ;
; posx[1]        ; Missing location assignment   ;
; posx[0]        ; Missing location assignment   ;
; pin_name2      ; Missing location assignment   ;
; pin_name3      ; Missing location assignment   ;
; pin_name4      ; Missing location assignment   ;
; pin_name5      ; Missing location assignment   ;
+----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Integracion                                       ; 1975 (1)    ; 130 (0)                   ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 33   ; 0            ; 1845 (1)     ; 15 (0)            ; 115 (0)          ; |Integracion                                                                                                                                                              ; Integracion         ; work         ;
;    |Graphiker:graph|                               ; 1974 (0)    ; 130 (0)                   ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1844 (0)     ; 15 (0)            ; 115 (0)          ; |Integracion|Graphiker:graph                                                                                                                                              ; Graphiker           ; work         ;
;       |GraphMemory:GRAPH_MEMORY|                   ; 125 (0)     ; 64 (0)                    ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 9 (0)             ; 55 (0)           ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY                                                                                                                     ; GraphMemory         ; work         ;
;          |circular_buffer_mem:CIRCULAR_BUFFER|     ; 94 (94)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (8)             ; 52 (52)          ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER                                                                                 ; circular_buffer_mem ; work         ;
;          |lpm_ram_dp:RAM_CIRCULAR_BUFFER|          ; 31 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 1 (0)             ; 3 (0)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER                                                                                      ; lpm_ram_dp          ; work         ;
;             |altdpram:sram|                        ; 31 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 1 (0)             ; 3 (0)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram                                                                        ; altdpram            ; work         ;
;                |altsyncram:ram_block|              ; 31 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 1 (0)             ; 3 (0)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block                                                   ; altsyncram          ; work         ;
;                   |altsyncram_ugr1:auto_generated| ; 31 (4)      ; 4 (4)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 1 (1)             ; 3 (2)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated                    ; altsyncram_ugr1     ; work         ;
;                      |decode_msa:decode2|          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2 ; decode_msa          ; work         ;
;                      |mux_hob:mux3|                ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 1 (1)            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|mux_hob:mux3       ; mux_hob             ; work         ;
;       |pixel_discriminator:PIX_DISCR|              ; 143 (42)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (41)     ; 0 (0)             ; 2 (1)            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR                                                                                                                ; pixel_discriminator ; work         ;
;          |lpm_divide:Div0|                         ; 101 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 0 (0)             ; 1 (0)            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0                                                                                                ; lpm_divide          ; work         ;
;             |lpm_divide_tim:auto_generated|        ; 101 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 0 (0)             ; 1 (0)            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                  ; lpm_divide_tim      ; work         ;
;                |sign_div_unsign_llh:divider|       ; 101 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 0 (0)             ; 1 (0)            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                      ; sign_div_unsign_llh ; work         ;
;                   |alt_u_div_u6f:divider|          ; 101 (101)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 0 (0)             ; 1 (1)            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                ; alt_u_div_u6f       ; work         ;
;       |vga_sync:VGA_SYNC|                          ; 1709 (222)  ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1642 (155)   ; 6 (6)             ; 61 (61)          ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC                                                                                                                            ; vga_sync            ; work         ;
;          |lpm_divide:Mod0|                         ; 1487 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1487 (0)     ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0                                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_cqo:auto_generated|        ; 1487 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1487 (0)     ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                              ; lpm_divide_cqo      ; work         ;
;                |abs_divider_4dg:divider|           ; 1487 (62)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1487 (62)    ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                      ; abs_divider_4dg     ; work         ;
;                   |alt_u_div_6af:divider|          ; 1382 (1382) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1382 (1382)  ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                ; alt_u_div_6af       ; work         ;
;                   |lpm_abs_i0a:my_abs_num|         ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                               ; lpm_abs_i0a         ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; pin_name1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[15] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[14] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; presacaler[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; gvjhbjnklml    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; xdfchgvjkl     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[9]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[8]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; posx[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pin_name2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_name3      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_name4      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pin_name5      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; presacaler[15]                                                                                                                                                                     ;                   ;         ;
; presacaler[14]                                                                                                                                                                     ;                   ;         ;
; presacaler[13]                                                                                                                                                                     ;                   ;         ;
; presacaler[12]                                                                                                                                                                     ;                   ;         ;
; presacaler[11]                                                                                                                                                                     ;                   ;         ;
; presacaler[10]                                                                                                                                                                     ;                   ;         ;
; presacaler[9]                                                                                                                                                                      ;                   ;         ;
; presacaler[8]                                                                                                                                                                      ;                   ;         ;
; presacaler[7]                                                                                                                                                                      ;                   ;         ;
; presacaler[6]                                                                                                                                                                      ;                   ;         ;
; presacaler[5]                                                                                                                                                                      ;                   ;         ;
; presacaler[4]                                                                                                                                                                      ;                   ;         ;
; presacaler[3]                                                                                                                                                                      ;                   ;         ;
; presacaler[2]                                                                                                                                                                      ;                   ;         ;
; presacaler[1]                                                                                                                                                                      ;                   ;         ;
; presacaler[0]                                                                                                                                                                      ;                   ;         ;
; gvjhbjnklml                                                                                                                                                                        ;                   ;         ;
; xdfchgvjkl                                                                                                                                                                         ;                   ;         ;
; posx[9]                                                                                                                                                                            ;                   ;         ;
; posx[8]                                                                                                                                                                            ;                   ;         ;
; posx[7]                                                                                                                                                                            ;                   ;         ;
; posx[6]                                                                                                                                                                            ;                   ;         ;
; posx[5]                                                                                                                                                                            ;                   ;         ;
; posx[4]                                                                                                                                                                            ;                   ;         ;
; posx[3]                                                                                                                                                                            ;                   ;         ;
; posx[2]                                                                                                                                                                            ;                   ;         ;
; posx[1]                                                                                                                                                                            ;                   ;         ;
; posx[0]                                                                                                                                                                            ;                   ;         ;
; pin_name4                                                                                                                                                                          ;                   ;         ;
; pin_name5                                                                                                                                                                          ;                   ;         ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a0                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a1                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a2                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a3                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a4                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a5                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a6                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a7                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a8                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a9                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a10                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a11                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a12                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a13                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a14                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a15                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a16                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a17                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a18                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a19                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a20                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a21                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a22                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a23                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a24                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a25                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a26                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a27                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a28                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a29                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a30                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a31                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a32                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a33                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a34                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a35                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a36                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a37                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a38                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a39                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a40                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a41                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a42                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a43                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a44                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a45                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a46                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a47                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a0                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a1                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a2                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a3                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a4                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a5                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a6                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a7                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a8                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a9                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a10                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a11                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a12                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a13                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a14                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a15                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a16                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a17                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a18                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a19                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a20                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a21                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a22                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a23                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a24                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a25                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a26                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a27                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a28                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a29                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a30                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a31                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a32                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a33                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a34                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a35                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a36                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a37                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a38                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a39                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a40                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a41                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a42                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a43                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a44                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a45                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a46                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a47                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|out_address_reg_b[1]              ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|out_address_reg_b[0]              ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a0                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a1                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a2                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a3                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a4                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a5                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a6                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a7                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a8                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a9                      ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a10                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a11                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a12                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a13                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a14                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a15                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a16                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a17                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a18                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a19                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a20                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a21                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a22                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a23                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a24                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a25                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a26                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a27                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a28                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a29                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a30                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a31                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a32                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a33                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a34                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a35                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a36                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a37                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a38                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a39                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a40                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a41                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a42                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a43                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a44                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a45                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a46                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ram_block1a47                     ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode425w[2] ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|address_reg_b[0]                  ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode433w[2] ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|address_reg_b[1]                  ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode412w[2] ; 0                 ; 6       ;
;      - Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode441w[2] ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER|LessThan0~2                                                                                    ; LCCOMB_X37_Y16_N24 ; 10      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER|always0~9                                                                                      ; LCCOMB_X39_Y17_N24 ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode412w[2] ; LCCOMB_X36_Y17_N4  ; 12      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode425w[2] ; LCCOMB_X36_Y17_N8  ; 12      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode433w[2] ; LCCOMB_X36_Y17_N14 ; 12      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2|w_anode441w[2] ; LCCOMB_X36_Y17_N26 ; 12      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; pin_name4                                                                                                                                                                   ; PIN_E1             ; 178     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pin_name5                                                                                                                                                                   ; PIN_L16            ; 56      ; Clock enable, Read enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                 ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pin_name4 ; PIN_E1   ; 178     ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32768        ; 12           ; 32768        ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 393216 ; 32768                       ; 12                          ; 32768                       ; 12                          ; 393216              ; 48   ; None ; M9K_X22_Y22_N0, M9K_X33_Y11_N0, M9K_X22_Y8_N0, M9K_X22_Y2_N0, M9K_X22_Y7_N0, M9K_X33_Y19_N0, M9K_X22_Y11_N0, M9K_X22_Y3_N0, M9K_X22_Y24_N0, M9K_X22_Y15_N0, M9K_X22_Y14_N0, M9K_X22_Y6_N0, M9K_X33_Y4_N0, M9K_X33_Y25_N0, M9K_X22_Y10_N0, M9K_X33_Y3_N0, M9K_X22_Y19_N0, M9K_X33_Y17_N0, M9K_X33_Y12_N0, M9K_X33_Y13_N0, M9K_X33_Y5_N0, M9K_X33_Y20_N0, M9K_X22_Y17_N0, M9K_X33_Y1_N0, M9K_X22_Y20_N0, M9K_X33_Y9_N0, M9K_X22_Y16_N0, M9K_X33_Y6_N0, M9K_X22_Y13_N0, M9K_X33_Y24_N0, M9K_X33_Y16_N0, M9K_X33_Y10_N0, M9K_X22_Y21_N0, M9K_X33_Y18_N0, M9K_X33_Y15_N0, M9K_X33_Y7_N0, M9K_X22_Y18_N0, M9K_X33_Y21_N0, M9K_X33_Y14_N0, M9K_X33_Y2_N0, M9K_X33_Y23_N0, M9K_X22_Y4_N0, M9K_X22_Y12_N0, M9K_X22_Y9_N0, M9K_X22_Y5_N0, M9K_X33_Y22_N0, M9K_X33_Y8_N0, M9K_X22_Y1_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 4,535 / 71,559 ( 6 % ) ;
; C16 interconnects     ; 95 / 2,597 ( 4 % )     ;
; C4 interconnects      ; 2,230 / 46,848 ( 5 % ) ;
; Direct links          ; 583 / 71,559 ( < 1 % ) ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 740 / 24,624 ( 3 % )   ;
; R24 interconnects     ; 97 / 2,496 ( 4 % )     ;
; R4 interconnects      ; 2,504 / 62,424 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.44) ; Number of LABs  (Total = 147) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 2                             ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 5                             ;
; 11                                          ; 4                             ;
; 12                                          ; 3                             ;
; 13                                          ; 1                             ;
; 14                                          ; 6                             ;
; 15                                          ; 7                             ;
; 16                                          ; 96                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.15) ; Number of LABs  (Total = 147) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 19                            ;
; 1 Clock enable                     ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.07) ; Number of LABs  (Total = 147) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 8                             ;
; 15                                           ; 4                             ;
; 16                                           ; 80                            ;
; 17                                           ; 2                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 0                             ;
; 21                                           ; 3                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 2                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.04) ; Number of LABs  (Total = 147) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 6                             ;
; 2                                                ; 3                             ;
; 3                                                ; 6                             ;
; 4                                                ; 5                             ;
; 5                                                ; 3                             ;
; 6                                                ; 2                             ;
; 7                                                ; 7                             ;
; 8                                                ; 1                             ;
; 9                                                ; 6                             ;
; 10                                               ; 6                             ;
; 11                                               ; 9                             ;
; 12                                               ; 7                             ;
; 13                                               ; 6                             ;
; 14                                               ; 18                            ;
; 15                                               ; 15                            ;
; 16                                               ; 43                            ;
; 17                                               ; 1                             ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 0                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 1                             ;
; 26                                               ; 1                             ;
; 27                                               ; 0                             ;
; 28                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.00) ; Number of LABs  (Total = 147) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 4                             ;
; 4                                            ; 2                             ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 8                             ;
; 13                                           ; 3                             ;
; 14                                           ; 0                             ;
; 15                                           ; 4                             ;
; 16                                           ; 5                             ;
; 17                                           ; 12                            ;
; 18                                           ; 5                             ;
; 19                                           ; 7                             ;
; 20                                           ; 3                             ;
; 21                                           ; 8                             ;
; 22                                           ; 3                             ;
; 23                                           ; 6                             ;
; 24                                           ; 5                             ;
; 25                                           ; 2                             ;
; 26                                           ; 10                            ;
; 27                                           ; 3                             ;
; 28                                           ; 12                            ;
; 29                                           ; 4                             ;
; 30                                           ; 9                             ;
; 31                                           ; 5                             ;
; 32                                           ; 3                             ;
; 33                                           ; 4                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 33        ; 0            ; 0            ; 33        ; 33        ; 0            ; 3            ; 0            ; 0            ; 30           ; 0            ; 3            ; 30           ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 33        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 33           ; 33           ; 33           ; 33           ; 33           ; 0         ; 33           ; 33           ; 0         ; 0         ; 33           ; 30           ; 33           ; 33           ; 3            ; 33           ; 30           ; 3            ; 33           ; 33           ; 33           ; 30           ; 33           ; 33           ; 33           ; 33           ; 33           ; 0         ; 33           ; 33           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pin_name1          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; presacaler[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gvjhbjnklml        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; xdfchgvjkl         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; posx[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_name2          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_name3          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_name4          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_name5          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "Integracion"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Integracion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pin_name4~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 29 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 1.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5695 megabytes
    Info: Processing ended: Sat Jan 21 19:44:04 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.fit.smsg.


