# SPDX-License-Identifier: GPL-2.0
#
# Kconfig for MIPS-specific hardware-accelerated cryptographic algorithms.
# This file defines configuration options for enabling cryptographic drivers
# that leverage specialized hardware instructions on MIPS-based CPUs,
# particularly the Cavium OCTEON family.
#

menu "Accelerated Cryptographic Algorithms for CPU (mips)"

#
# This option enables the hardware-accelerated implementation of the MD5
# message digest algorithm for Cavium OCTEON processors. It provides a
# significant performance improvement over the generic C implementation by
# using dedicated cryptographic instructions.
#
config CRYPTO_MD5_OCTEON
	tristate "Digests: MD5 (OCTEON)"
	depends on CPU_CAVIUM_OCTEON
	select CRYPTO_MD5
	select CRYPTO_HASH
	help
	  MD5 message digest algorithm (RFC1321).

	  This enables the hardware-accelerated implementation of MD5 for
	  Cavium OCTEON processors, utilizing the chip's crypto instructions
	  for improved performance.

#
# This option enables the hardware-accelerated implementation of the SHA-1
# secure hash algorithm for Cavium OCTEON processors.
#
config CRYPTO_SHA1_OCTEON
	tristate "Hash functions: SHA-1 (OCTEON)"
	depends on CPU_CAVIUM_OCTEON
	select CRYPTO_SHA1
	select CRYPTO_HASH
	help
	  SHA-1 secure hash algorithm (FIPS 180).

	  This enables the hardware-accelerated implementation of SHA-1 for
	  Cavium OCTEON processors.

#
# This option enables the hardware-accelerated implementation of the SHA-384
# and SHA-512 secure hash algorithms for Cavium OCTEON processors.
#
config CRYPTO_SHA512_OCTEON
	tristate "Hash functions: SHA-384 and SHA-512 (OCTEON)"
	depends on CPU_CAVIUM_OCTEON
	select CRYPTO_SHA512
	select CRYPTO_HASH
	help
	  SHA-384 and SHA-512 secure hash algorithms (FIPS 180).

	  This enables the hardware-accelerated implementation of SHA-384 and
	  SHA-512 for Cavium OCTEON processors, utilizing the chip's crypto
	  instructions where available.

endmenu
