

================================================================
== Vitis HLS Report for 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.871 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConvertWidthB_Outer_ConvertWidthB_Memory  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../kernel/Memory.cpp:306]   --->   Operation 6 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_06 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %bound" [../kernel/Memory.cpp:289]   --->   Operation 11 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i61 0, i61 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.41ns)   --->   "%store_ln0 = store i512 0, i512 %p_0_0_06"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln306 = store i2 0, i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 14 'store' 'store_ln306' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln302 = br void %for.body16" [../kernel/Memory.cpp:302]   --->   Operation 15 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i61 %indvar_flatten" [../kernel/Memory.cpp:303]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.10ns)   --->   "%icmp_ln303 = icmp_eq  i61 %indvar_flatten_load, i61 %bound_read" [../kernel/Memory.cpp:303]   --->   Operation 17 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.inc32, void %for.end34.loopexit.exitStub" [../kernel/Memory.cpp:303]   --->   Operation 18 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_2_load = load i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 19 'load' 'j_2_load' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.10ns)   --->   "%add_ln303 = add i61 %indvar_flatten_load, i61 1" [../kernel/Memory.cpp:303]   --->   Operation 20 'add' 'add_ln303' <Predicate = (!icmp_ln303)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln306 = icmp_eq  i2 %j_2_load, i2 2" [../kernel/Memory.cpp:306]   --->   Operation 21 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln302_1 = select i1 %icmp_ln306, i2 0, i2 %j_2_load" [../kernel/Memory.cpp:302]   --->   Operation 22 'select' 'select_ln302_1' <Predicate = (!icmp_ln303)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln309 = icmp_eq  i2 %select_ln302_1, i2 0" [../kernel/Memory.cpp:309]   --->   Operation 23 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.inc32.ConvertWidthB_Compute_crit_edge, void %if.then" [../kernel/Memory.cpp:309]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln302_1" [../kernel/Memory.cpp:302]   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.43ns)   --->   "%j = add i2 %select_ln302_1, i2 1" [../kernel/Memory.cpp:306]   --->   Operation 26 'add' 'j' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln303 = store i61 %add_ln303, i61 %indvar_flatten" [../kernel/Memory.cpp:303]   --->   Operation 27 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln306 = store i2 %j, i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 28 'store' 'store_ln306' <Predicate = (!icmp_ln303)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.60>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_06_load = load i512 %p_0_0_06" [../kernel/Memory.cpp:302]   --->   Operation 29 'load' 'p_0_0_06_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ConvertWidthB_Outer_ConvertWidthB_Memory_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.57ns)   --->   "%select_ln302 = select i1 %icmp_ln306, i512 0, i512 %p_0_0_06_load" [../kernel/Memory.cpp:302]   --->   Operation 31 'select' 'select_ln302' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln307 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:307]   --->   Operation 32 'specpipeline' 'specpipeline_ln307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.41ns)   --->   "%store_ln302 = store i512 %select_ln302, i512 %p_0_0_06" [../kernel/Memory.cpp:302]   --->   Operation 33 'store' 'store_ln302' <Predicate = (!icmp_ln309)> <Delay = 0.41>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln309 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:309]   --->   Operation 34 'br' 'br_ln309' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.18ns)   --->   "%bMemory_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %bMemory" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310]   --->   Operation 35 'read' 'bMemory_read' <Predicate = (icmp_ln309)> <Delay = 1.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln199 = store i512 %bMemory_read, i512 %p_0_0_06" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310]   --->   Operation 36 'store' 'store_ln199' <Predicate = (icmp_ln309)> <Delay = 0.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln311 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:311]   --->   Operation 37 'br' 'br_ln311' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln303)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_06_load_1 = load i512 %p_0_0_06" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 38 'load' 'p_0_0_06_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 0" [../kernel/Memory.cpp:302]   --->   Operation 39 'bitconcatenate' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i9 %i_assign" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 40 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.44ns)   --->   "%lshr_ln170 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 41 'lshr' 'lshr_ln170' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i512 %lshr_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 42 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 32" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 43 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i9 %or_ln" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 44 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.44ns)   --->   "%lshr_ln170_1 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 45 'lshr' 'lshr_ln170_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln170_33 = trunc i512 %lshr_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 46 'trunc' 'trunc_ln170_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln170_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 47 'bitconcatenate' 'or_ln170_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i9 %or_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 48 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.44ns)   --->   "%lshr_ln170_2 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 49 'lshr' 'lshr_ln170_2' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln170_34 = trunc i512 %lshr_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 50 'trunc' 'trunc_ln170_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln170_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 96" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 51 'bitconcatenate' 'or_ln170_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i9 %or_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 52 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.44ns)   --->   "%lshr_ln170_3 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 53 'lshr' 'lshr_ln170_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln170_35 = trunc i512 %lshr_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 54 'trunc' 'trunc_ln170_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln170_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 128" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 55 'bitconcatenate' 'or_ln170_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln170_4 = zext i9 %or_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 56 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.44ns)   --->   "%lshr_ln170_4 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 57 'lshr' 'lshr_ln170_4' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln170_36 = trunc i512 %lshr_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 58 'trunc' 'trunc_ln170_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln170_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 160" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 59 'bitconcatenate' 'or_ln170_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i9 %or_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 60 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.44ns)   --->   "%lshr_ln170_5 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 61 'lshr' 'lshr_ln170_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln170_37 = trunc i512 %lshr_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 62 'trunc' 'trunc_ln170_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln170_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 192" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 63 'bitconcatenate' 'or_ln170_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln170_6 = zext i9 %or_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 64 'zext' 'zext_ln170_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.44ns)   --->   "%lshr_ln170_6 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 65 'lshr' 'lshr_ln170_6' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln170_38 = trunc i512 %lshr_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 66 'trunc' 'trunc_ln170_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln170_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 224" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 67 'bitconcatenate' 'or_ln170_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln170_7 = zext i9 %or_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 68 'zext' 'zext_ln170_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.44ns)   --->   "%lshr_ln170_7 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 69 'lshr' 'lshr_ln170_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln170_39 = trunc i512 %lshr_ln170_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 70 'trunc' 'trunc_ln170_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln170_39, i32 %trunc_ln170_38, i32 %trunc_ln170_37, i32 %trunc_ln170_36, i32 %trunc_ln170_35, i32 %trunc_ln170_34, i32 %trunc_ln170_33, i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:316]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.42ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bFeed, i256 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:318]   --->   Operation 72 'write' 'write_ln406' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.body16" [../kernel/Memory.cpp:306]   --->   Operation 73 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.420ns
The critical path consists of the following:
	'alloca' operation 512 bit ('p_0_0_06') [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'p_0_0_06' [11]  (0.420 ns)

 <State 2>: 1.537ns
The critical path consists of the following:
	'load' operation 2 bit ('j_2_load', ../kernel/Memory.cpp:306) on local variable 'j', ../kernel/Memory.cpp:306 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln306', ../kernel/Memory.cpp:306) [23]  (0.436 ns)
	'select' operation 2 bit ('select_ln302_1', ../kernel/Memory.cpp:302) [25]  (0.278 ns)
	'add' operation 2 bit ('j', ../kernel/Memory.cpp:306) [73]  (0.436 ns)
	'store' operation 0 bit ('store_ln306', ../kernel/Memory.cpp:306) of variable 'j', ../kernel/Memory.cpp:306 on local variable 'j', ../kernel/Memory.cpp:306 [75]  (0.387 ns)

 <State 3>: 1.603ns
The critical path consists of the following:
	fifo read operation ('bMemory_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310) on port 'bMemory' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310) [33]  (1.183 ns)
	'store' operation 0 bit ('store_ln199', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310) of variable 'bMemory_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310 on local variable 'p_0_0_06' [34]  (0.420 ns)

 <State 4>: 2.871ns
The critical path consists of the following:
	'load' operation 512 bit ('p_0_0_06_load_1', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316) on local variable 'p_0_0_06' [37]  (0.000 ns)
	'lshr' operation 512 bit ('lshr_ln170_7', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316) [69]  (1.443 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:318) on port 'bFeed' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:318) [72]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
