
*** Running vivado
    with args -log superresolution.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source superresolution.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source superresolution.tcl -notrace
Command: link_design -top superresolution -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp' for cell 'gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/gen_dsp_out_channel[0].gen_dsp_index_in_cascade[0].gen_dsp_first_dsp_in_column.dsp_multiply_add_c_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.dcp' for cell 'gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/gen_dsp_out_channel[0].gen_dsp_index_in_cascade[10].gen_dsp_rest_dsp_in_column.dsp_multiply_add_pcin_inst'
INFO: [Netlist 29-17] Analyzing 1020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1822.789 ; gain = 666.512 ; free physical = 18602 ; free virtual = 76128
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1886.820 ; gain = 64.031 ; free physical = 18592 ; free virtual = 76117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c1b3b355

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.516 ; gain = 572.695 ; free physical = 18083 ; free virtual = 75609

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 133cea512

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18177 ; free virtual = 75703
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178b1dfe3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18145 ; free virtual = 75671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 45684 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11e2b0ff7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18140 ; free virtual = 75666
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11e2b0ff7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18142 ; free virtual = 75668
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1bcb2f51e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18143 ; free virtual = 75669
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bcb2f51e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18140 ; free virtual = 75666
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18140 ; free virtual = 75666
Ending Logic Optimization Task | Checksum: 1bcb2f51e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.516 ; gain = 0.000 ; free physical = 18140 ; free virtual = 75666

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 155a93709

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17961 ; free virtual = 75489
Ending Power Optimization Task | Checksum: 155a93709

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.730 ; gain = 580.215 ; free physical = 17978 ; free virtual = 75506

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: ead48d4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17979 ; free virtual = 75508
Ending Final Cleanup Task | Checksum: ead48d4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17979 ; free virtual = 75508
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3039.730 ; gain = 1216.941 ; free physical = 17979 ; free virtual = 75508
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17931 ; free virtual = 75491
INFO: [runtcl-4] Executing : report_drc -file superresolution_drc_opted.rpt -pb superresolution_drc_opted.pb -rpx superresolution_drc_opted.rpx
Command: report_drc -file superresolution_drc_opted.rpt -pb superresolution_drc_opted.pb -rpx superresolution_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17918 ; free virtual = 75488
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98b33f3c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17918 ; free virtual = 75488
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17926 ; free virtual = 75497

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0f40e473

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17877 ; free virtual = 75448

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10cbf2b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17873 ; free virtual = 75443

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10cbf2b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17873 ; free virtual = 75443
Phase 1 Placer Initialization | Checksum: 10cbf2b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17873 ; free virtual = 75443

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10cbf2b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.730 ; gain = 0.000 ; free physical = 17867 ; free virtual = 75437
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 12a2a49fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17819 ; free virtual = 75389

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a2a49fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17819 ; free virtual = 75389

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ac1f12f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17820 ; free virtual = 75390

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d38556d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17820 ; free virtual = 75390

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 672888a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17819 ; free virtual = 75390

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 324b30b0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17810 ; free virtual = 75381

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 324b30b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17810 ; free virtual = 75381

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b265cd5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17810 ; free virtual = 75381
Phase 3 Detail Placement | Checksum: b265cd5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17810 ; free virtual = 75381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b265cd5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17810 ; free virtual = 75381

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b265cd5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17814 ; free virtual = 75385

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b265cd5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17814 ; free virtual = 75385

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1372e414a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17814 ; free virtual = 75385
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1372e414a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17814 ; free virtual = 75385
Ending Placer Task | Checksum: edafc071

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17859 ; free virtual = 75430
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3079.805 ; gain = 40.074 ; free physical = 17859 ; free virtual = 75430
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17806 ; free virtual = 75408
INFO: [Common 17-1381] The checkpoint '/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17847 ; free virtual = 75426
INFO: [runtcl-4] Executing : report_io -file superresolution_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17833 ; free virtual = 75412
INFO: [runtcl-4] Executing : report_utilization -file superresolution_utilization_placed.rpt -pb superresolution_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17845 ; free virtual = 75425
INFO: [runtcl-4] Executing : report_control_sets -verbose -file superresolution_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17850 ; free virtual = 75429
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 681ad545 ConstDB: 0 ShapeSum: 8594eb2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124d58415

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17616 ; free virtual = 75195
Post Restoration Checksum: NetGraph: b121ea0d NumContArr: 73b39a08 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 124d58415

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17577 ; free virtual = 75157

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 124d58415

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17577 ; free virtual = 75157
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 7db6d002

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17547 ; free virtual = 75126

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108ca4a45

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17539 ; free virtual = 75118

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13db780cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17543 ; free virtual = 75122
Phase 4 Rip-up And Reroute | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17543 ; free virtual = 75122

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17543 ; free virtual = 75122

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17543 ; free virtual = 75122
Phase 6 Post Hold Fix | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17543 ; free virtual = 75122

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.38893 %
  Global Horizontal Routing Utilization  = 4.9379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17542 ; free virtual = 75121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13db780cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17539 ; free virtual = 75118

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11423683c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17537 ; free virtual = 75116
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17605 ; free virtual = 75185

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17605 ; free virtual = 75185
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17536 ; free virtual = 75162
INFO: [Common 17-1381] The checkpoint '/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.805 ; gain = 0.000 ; free physical = 17575 ; free virtual = 75183
INFO: [runtcl-4] Executing : report_drc -file superresolution_drc_routed.rpt -pb superresolution_drc_routed.pb -rpx superresolution_drc_routed.rpx
Command: report_drc -file superresolution_drc_routed.rpt -pb superresolution_drc_routed.pb -rpx superresolution_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file superresolution_methodology_drc_routed.rpt -pb superresolution_methodology_drc_routed.pb -rpx superresolution_methodology_drc_routed.rpx
Command: report_methodology -file superresolution_methodology_drc_routed.rpt -pb superresolution_methodology_drc_routed.pb -rpx superresolution_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532-main/custom_ip/superresolution/superresolution.runs/impl_1/superresolution_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file superresolution_power_routed.rpt -pb superresolution_power_summary_routed.pb -rpx superresolution_power_routed.rpx
Command: report_power -file superresolution_power_routed.rpt -pb superresolution_power_summary_routed.pb -rpx superresolution_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file superresolution_route_status.rpt -pb superresolution_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file superresolution_timing_summary_routed.rpt -pb superresolution_timing_summary_routed.pb -rpx superresolution_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file superresolution_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file superresolution_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file superresolution_bus_skew_routed.rpt -pb superresolution_bus_skew_routed.pb -rpx superresolution_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 20:12:39 2024...
