<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/CoPR0.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/CoPR0.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/CoPR0_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/CoPR0.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/CoPR0.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/CoPR0.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/Instruction_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/ALUOP_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v</arg>&quot; Line <arg fmt="%d" index="2">3</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Control.v&quot; line 3
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Forwarding_unit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Forwarding_unit.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/Instruction_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Forwarding_unit.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Hazard_detection_unit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Hazard_detection_unit.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Control/Hazard_detection_unit.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ALU.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ALU.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/ALUOP_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ALU.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ALU.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ALU.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/BE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/BE.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/BE.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/BranchAdd.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Branch_Or_Jump.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Branch_Or_Jump.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Branch_Or_Jump.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/EX_MEM_REG.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Exc_Detector.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Exc_Detector.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/CoPR0_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Exc_Detector.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Exc_Detector.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Exc_Detector.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/ID_EX_REG.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/IF_ID_REG.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/LoadBE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/LoadBE.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/LoadBE.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/MEM_WB_REG.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/PC.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/PCIncrement.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Registers.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Registers.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/../Define/DEBUG_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Datapath/Registers.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/EXT.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/EXT.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/../Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/EXT.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/Mux.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Generatic/flopr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Mips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Labs/Labs/Lab10/SoC/source_code/CPU/Mips.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Labs/Labs/Lab10/SoC/source_code/CPU/./Define/Fragment_Define.v&apos; in file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/Mips.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/CPU/SCPU.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX2T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX2T1_5.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX2T1_64.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX2T1_8.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX4T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX4T1_5.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX8T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/MUX8T1_8.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/Top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/Ext_imm16.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/SignalExt_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/add_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/addc_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/and32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/nor32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/or32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/or_bit_32 .v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/srl32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/common/xor32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/Counter_3_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/MIO_BUS_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/Multi_8CH32_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/PIO_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/ROM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/SAnti_jitter_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/SEnter_2_32_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/SPIO_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/SSeg7_Dev_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/Seg7_Dev_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Labs/Labs/Lab10/SoC/source_code/externel_device/clk_div.v&quot; into library work</arg>
</msg>

</messages>

