# workshop-DE

## DEVELOPED BY: D.B.V.SAI GANESH
## REGISTER NO: 212223240025
## VERILOG CODE:
```
module workshop (
    input [3:0] A,
    input [3:0] B,
    input Cin,
    output [3:0] Sum,
    output Cout
);

assign {Cout, Sum} = A + B + Cin;

endmodule

```
## RTL VIEW:
![Screenshot 2024-05-16 141101](https://github.com/saiganesh2006/workshop-DE/assets/145742342/2742ee26-285a-434e-9a86-be24525556c2)

## RUN TIME SIMULATION:

![Screenshot 2024-05-16 143715](https://github.com/saiganesh2006/workshop-DE/assets/145742342/d36f5c51-a81b-40f5-92ba-d81d36147b64)

# RESULT:
Thus, Successfully executed the Simulation in  verilog HDL for 4 bit Ripple Carry Adder using Quartus II. 

