ARM GAS  /tmp/ccWEOEaE.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32l4xx_hal_msp.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_MspInit
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB288:
  29              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32l4xx_hal_msp.c **** 
  29:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
ARM GAS  /tmp/ccWEOEaE.s 			page 2


  30:Core/Src/stm32l4xx_hal_msp.c **** 
  31:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  63:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  64:Core/Src/stm32l4xx_hal_msp.c **** 
  65:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** /**
  71:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32l4xx_hal_msp.c ****   */
  73:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32l4xx_hal_msp.c **** {
  30              		.loc 1 74 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41              	.LBB2:
ARM GAS  /tmp/ccWEOEaE.s 			page 3


  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  42              		.loc 1 79 0
  43 0004 0D4B     		ldr	r3, .L3
  44 0006 1A6E     		ldr	r2, [r3, #96]
  45 0008 42F00102 		orr	r2, r2, #1
  46 000c 1A66     		str	r2, [r3, #96]
  47 000e 1A6E     		ldr	r2, [r3, #96]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50 0016 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              	.LBB3:
  80:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 80 0
  54 0018 9A6D     		ldr	r2, [r3, #88]
  55 001a 42F08052 		orr	r2, r2, #268435456
  56 001e 9A65     		str	r2, [r3, #88]
  57 0020 9B6D     		ldr	r3, [r3, #88]
  58 0022 03F08053 		and	r3, r3, #268435456
  59 0026 0193     		str	r3, [sp, #4]
  60 0028 019B     		ldr	r3, [sp, #4]
  61              	.LBE3:
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  84:Core/Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  62              		.loc 1 84 0
  63 002a 0022     		movs	r2, #0
  64 002c 0F21     		movs	r1, #15
  65 002e 6FF00100 		mvn	r0, #1
  66 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67              	.LVL0:
  85:Core/Src/stm32l4xx_hal_msp.c **** 
  86:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  87:Core/Src/stm32l4xx_hal_msp.c **** 
  88:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  89:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 89 0
  69 0036 03B0     		add	sp, sp, #12
  70              	.LCFI2:
  71              		.cfi_def_cfa_offset 4
  72              		@ sp needed
  73 0038 5DF804FB 		ldr	pc, [sp], #4
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 003c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE288:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	2
  83              		.global	HAL_ADC_MspInit
  84              		.thumb
ARM GAS  /tmp/ccWEOEaE.s 			page 4


  85              		.thumb_func
  87              	HAL_ADC_MspInit:
  88              	.LFB289:
  90:Core/Src/stm32l4xx_hal_msp.c **** 
  91:Core/Src/stm32l4xx_hal_msp.c **** /**
  92:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  93:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  94:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  95:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  96:Core/Src/stm32l4xx_hal_msp.c **** */
  97:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  98:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 98 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 128
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              	.LVL1:
  94 0000 70B5     		push	{r4, r5, r6, lr}
  95              	.LCFI3:
  96              		.cfi_def_cfa_offset 16
  97              		.cfi_offset 4, -16
  98              		.cfi_offset 5, -12
  99              		.cfi_offset 6, -8
 100              		.cfi_offset 14, -4
 101 0002 A0B0     		sub	sp, sp, #128
 102              	.LCFI4:
 103              		.cfi_def_cfa_offset 144
 104 0004 0446     		mov	r4, r0
  99:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 99 0
 106 0006 0021     		movs	r1, #0
 107 0008 1B91     		str	r1, [sp, #108]
 108 000a 1C91     		str	r1, [sp, #112]
 109 000c 1D91     		str	r1, [sp, #116]
 110 000e 1E91     		str	r1, [sp, #120]
 111 0010 1F91     		str	r1, [sp, #124]
 100:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 112              		.loc 1 100 0
 113 0012 5C22     		movs	r2, #92
 114 0014 04A8     		add	r0, sp, #16
 115              	.LVL2:
 116 0016 FFF7FEFF 		bl	memset
 117              	.LVL3:
 101:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 101 0
 119 001a 2268     		ldr	r2, [r4]
 120 001c 324B     		ldr	r3, .L10
 121 001e 9A42     		cmp	r2, r3
 122 0020 5FD1     		bne	.L5
 102:Core/Src/stm32l4xx_hal_msp.c ****   {
 103:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 105:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 106:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 107:Core/Src/stm32l4xx_hal_msp.c ****   */
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 123              		.loc 1 108 0
ARM GAS  /tmp/ccWEOEaE.s 			page 5


 124 0022 4FF48043 		mov	r3, #16384
 125 0026 0493     		str	r3, [sp, #16]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 126              		.loc 1 109 0
 127 0028 4FF08053 		mov	r3, #268435456
 128 002c 1893     		str	r3, [sp, #96]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 129              		.loc 1 110 0
 130 002e 0223     		movs	r3, #2
 131 0030 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 132              		.loc 1 111 0
 133 0032 0122     		movs	r2, #1
 134 0034 0692     		str	r2, [sp, #24]
 112:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 135              		.loc 1 112 0
 136 0036 0822     		movs	r2, #8
 137 0038 0792     		str	r2, [sp, #28]
 113:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 138              		.loc 1 113 0
 139 003a 0722     		movs	r2, #7
 140 003c 0892     		str	r2, [sp, #32]
 114:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 141              		.loc 1 114 0
 142 003e 0993     		str	r3, [sp, #36]
 115:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 143              		.loc 1 115 0
 144 0040 0A93     		str	r3, [sp, #40]
 116:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 145              		.loc 1 116 0
 146 0042 4FF08073 		mov	r3, #16777216
 147 0046 0B93     		str	r3, [sp, #44]
 117:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 148              		.loc 1 117 0
 149 0048 04A8     		add	r0, sp, #16
 150 004a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 151              	.LVL4:
 152 004e 08B1     		cbz	r0, .L7
 118:Core/Src/stm32l4xx_hal_msp.c ****     {
 119:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 153              		.loc 1 119 0
 154 0050 FFF7FEFF 		bl	Error_Handler
 155              	.LVL5:
 156              	.L7:
 157              	.LBB4:
 120:Core/Src/stm32l4xx_hal_msp.c ****     }
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 123:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 158              		.loc 1 123 0
 159 0054 254B     		ldr	r3, .L10+4
 160 0056 DA6C     		ldr	r2, [r3, #76]
 161 0058 42F40052 		orr	r2, r2, #8192
 162 005c DA64     		str	r2, [r3, #76]
 163 005e DA6C     		ldr	r2, [r3, #76]
 164 0060 02F40052 		and	r2, r2, #8192
 165 0064 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccWEOEaE.s 			page 6


 166 0066 019A     		ldr	r2, [sp, #4]
 167              	.LBE4:
 168              	.LBB5:
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 169              		.loc 1 125 0
 170 0068 DA6C     		ldr	r2, [r3, #76]
 171 006a 42F00402 		orr	r2, r2, #4
 172 006e DA64     		str	r2, [r3, #76]
 173 0070 DA6C     		ldr	r2, [r3, #76]
 174 0072 02F00402 		and	r2, r2, #4
 175 0076 0292     		str	r2, [sp, #8]
 176 0078 029A     		ldr	r2, [sp, #8]
 177              	.LBE5:
 178              	.LBB6:
 126:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179              		.loc 1 126 0
 180 007a DA6C     		ldr	r2, [r3, #76]
 181 007c 42F00102 		orr	r2, r2, #1
 182 0080 DA64     		str	r2, [r3, #76]
 183 0082 DB6C     		ldr	r3, [r3, #76]
 184 0084 03F00103 		and	r3, r3, #1
 185 0088 0393     		str	r3, [sp, #12]
 186 008a 039B     		ldr	r3, [sp, #12]
 187              	.LBE6:
 127:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 128:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 129:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 130:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 131:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 132:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 133:Core/Src/stm32l4xx_hal_msp.c ****     */
 134:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 188              		.loc 1 134 0
 189 008c 0F23     		movs	r3, #15
 190 008e 1B93     		str	r3, [sp, #108]
 135:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 191              		.loc 1 135 0
 192 0090 0B26     		movs	r6, #11
 193 0092 1C96     		str	r6, [sp, #112]
 136:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 136 0
 195 0094 0025     		movs	r5, #0
 196 0096 1D95     		str	r5, [sp, #116]
 137:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 197              		.loc 1 137 0
 198 0098 1BA9     		add	r1, sp, #108
 199 009a 1548     		ldr	r0, .L10+8
 200 009c FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 139:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 202              		.loc 1 139 0
 203 00a0 1023     		movs	r3, #16
 204 00a2 1B93     		str	r3, [sp, #108]
 140:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 205              		.loc 1 140 0
ARM GAS  /tmp/ccWEOEaE.s 			page 7


 206 00a4 1C96     		str	r6, [sp, #112]
 141:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 141 0
 208 00a6 1D95     		str	r5, [sp, #116]
 142:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 142 0
 210 00a8 1BA9     		add	r1, sp, #108
 211 00aa 4FF09040 		mov	r0, #1207959552
 212 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL7:
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 145:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 146:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 214              		.loc 1 146 0
 215 00b2 1048     		ldr	r0, .L10+12
 216 00b4 104B     		ldr	r3, .L10+16
 217 00b6 0360     		str	r3, [r0]
 147:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 218              		.loc 1 147 0
 219 00b8 4560     		str	r5, [r0, #4]
 148:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 220              		.loc 1 148 0
 221 00ba 8560     		str	r5, [r0, #8]
 149:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 222              		.loc 1 149 0
 223 00bc C560     		str	r5, [r0, #12]
 150:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 224              		.loc 1 150 0
 225 00be 8023     		movs	r3, #128
 226 00c0 0361     		str	r3, [r0, #16]
 151:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 227              		.loc 1 151 0
 228 00c2 4FF48073 		mov	r3, #256
 229 00c6 4361     		str	r3, [r0, #20]
 152:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 230              		.loc 1 152 0
 231 00c8 4FF48063 		mov	r3, #1024
 232 00cc 8361     		str	r3, [r0, #24]
 153:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 233              		.loc 1 153 0
 234 00ce C561     		str	r5, [r0, #28]
 154:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 154 0
 236 00d0 0562     		str	r5, [r0, #32]
 155:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 237              		.loc 1 155 0
 238 00d2 FFF7FEFF 		bl	HAL_DMA_Init
 239              	.LVL8:
 240 00d6 08B1     		cbz	r0, .L8
 156:Core/Src/stm32l4xx_hal_msp.c ****     {
 157:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 241              		.loc 1 157 0
 242 00d8 FFF7FEFF 		bl	Error_Handler
 243              	.LVL9:
 244              	.L8:
 158:Core/Src/stm32l4xx_hal_msp.c ****     }
ARM GAS  /tmp/ccWEOEaE.s 			page 8


 159:Core/Src/stm32l4xx_hal_msp.c **** 
 160:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 245              		.loc 1 160 0
 246 00dc 054B     		ldr	r3, .L10+12
 247 00de E364     		str	r3, [r4, #76]
 248 00e0 9C62     		str	r4, [r3, #40]
 249              	.L5:
 161:Core/Src/stm32l4xx_hal_msp.c **** 
 162:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 163:Core/Src/stm32l4xx_hal_msp.c **** 
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 165:Core/Src/stm32l4xx_hal_msp.c ****   }
 166:Core/Src/stm32l4xx_hal_msp.c **** 
 167:Core/Src/stm32l4xx_hal_msp.c **** }
 250              		.loc 1 167 0
 251 00e2 20B0     		add	sp, sp, #128
 252              	.LCFI5:
 253              		.cfi_def_cfa_offset 16
 254              		@ sp needed
 255 00e4 70BD     		pop	{r4, r5, r6, pc}
 256              	.LVL10:
 257              	.L11:
 258 00e6 00BF     		.align	2
 259              	.L10:
 260 00e8 00000450 		.word	1342439424
 261 00ec 00100240 		.word	1073876992
 262 00f0 00080048 		.word	1207961600
 263 00f4 00000000 		.word	hdma_adc1
 264 00f8 08000240 		.word	1073872904
 265              		.cfi_endproc
 266              	.LFE289:
 268              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 269              		.align	2
 270              		.global	HAL_ADC_MspDeInit
 271              		.thumb
 272              		.thumb_func
 274              	HAL_ADC_MspDeInit:
 275              	.LFB290:
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c **** /**
 170:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 171:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 172:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 173:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32l4xx_hal_msp.c **** */
 175:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 176:Core/Src/stm32l4xx_hal_msp.c **** {
 276              		.loc 1 176 0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              	.LVL11:
 177:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 281              		.loc 1 177 0
 282 0000 0268     		ldr	r2, [r0]
 283 0002 0C4B     		ldr	r3, .L16
 284 0004 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccWEOEaE.s 			page 9


 285 0006 13D1     		bne	.L15
 176:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 286              		.loc 1 176 0
 287 0008 10B5     		push	{r4, lr}
 288              	.LCFI6:
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 4, -8
 291              		.cfi_offset 14, -4
 292 000a 0446     		mov	r4, r0
 178:Core/Src/stm32l4xx_hal_msp.c ****   {
 179:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 180:Core/Src/stm32l4xx_hal_msp.c **** 
 181:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 182:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 293              		.loc 1 183 0
 294 000c 0A4A     		ldr	r2, .L16+4
 295 000e D36C     		ldr	r3, [r2, #76]
 296 0010 23F40053 		bic	r3, r3, #8192
 297 0014 D364     		str	r3, [r2, #76]
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 187:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 188:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 189:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 190:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 191:Core/Src/stm32l4xx_hal_msp.c ****     */
 192:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 298              		.loc 1 192 0
 299 0016 0F21     		movs	r1, #15
 300 0018 0848     		ldr	r0, .L16+8
 301              	.LVL12:
 302 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 303              	.LVL13:
 193:Core/Src/stm32l4xx_hal_msp.c **** 
 194:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 304              		.loc 1 194 0
 305 001e 1021     		movs	r1, #16
 306 0020 4FF09040 		mov	r0, #1207959552
 307 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 308              	.LVL14:
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 197:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 309              		.loc 1 197 0
 310 0028 E06C     		ldr	r0, [r4, #76]
 311 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 312              	.LVL15:
 313 002e 10BD     		pop	{r4, pc}
 314              	.LVL16:
 315              	.L15:
 316              	.LCFI7:
 317              		.cfi_def_cfa_offset 0
 318              		.cfi_restore 4
 319              		.cfi_restore 14
 320 0030 7047     		bx	lr
ARM GAS  /tmp/ccWEOEaE.s 			page 10


 321              	.L17:
 322 0032 00BF     		.align	2
 323              	.L16:
 324 0034 00000450 		.word	1342439424
 325 0038 00100240 		.word	1073876992
 326 003c 00080048 		.word	1207961600
 327              		.cfi_endproc
 328              	.LFE290:
 330              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 331              		.align	2
 332              		.global	HAL_SPI_MspInit
 333              		.thumb
 334              		.thumb_func
 336              	HAL_SPI_MspInit:
 337              	.LFB291:
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 199:Core/Src/stm32l4xx_hal_msp.c **** 
 200:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 201:Core/Src/stm32l4xx_hal_msp.c ****   }
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 203:Core/Src/stm32l4xx_hal_msp.c **** }
 204:Core/Src/stm32l4xx_hal_msp.c **** 
 205:Core/Src/stm32l4xx_hal_msp.c **** /**
 206:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
 207:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 208:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 209:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 210:Core/Src/stm32l4xx_hal_msp.c **** */
 211:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 212:Core/Src/stm32l4xx_hal_msp.c **** {
 338              		.loc 1 212 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 32
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              	.LVL17:
 343 0000 00B5     		push	{lr}
 344              	.LCFI8:
 345              		.cfi_def_cfa_offset 4
 346              		.cfi_offset 14, -4
 347 0002 89B0     		sub	sp, sp, #36
 348              	.LCFI9:
 349              		.cfi_def_cfa_offset 40
 213:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 350              		.loc 1 213 0
 351 0004 0023     		movs	r3, #0
 352 0006 0393     		str	r3, [sp, #12]
 353 0008 0493     		str	r3, [sp, #16]
 354 000a 0593     		str	r3, [sp, #20]
 355 000c 0693     		str	r3, [sp, #24]
 356 000e 0793     		str	r3, [sp, #28]
 214:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 357              		.loc 1 214 0
 358 0010 0268     		ldr	r2, [r0]
 359 0012 134B     		ldr	r3, .L21
 360 0014 9A42     		cmp	r2, r3
 361 0016 20D1     		bne	.L18
 362              	.LBB7:
ARM GAS  /tmp/ccWEOEaE.s 			page 11


 215:Core/Src/stm32l4xx_hal_msp.c ****   {
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 220:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 363              		.loc 1 220 0
 364 0018 03F56043 		add	r3, r3, #57344
 365 001c 1A6E     		ldr	r2, [r3, #96]
 366 001e 42F48052 		orr	r2, r2, #4096
 367 0022 1A66     		str	r2, [r3, #96]
 368 0024 1A6E     		ldr	r2, [r3, #96]
 369 0026 02F48052 		and	r2, r2, #4096
 370 002a 0192     		str	r2, [sp, #4]
 371 002c 019A     		ldr	r2, [sp, #4]
 372              	.LBE7:
 373              	.LBB8:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 374              		.loc 1 222 0
 375 002e DA6C     		ldr	r2, [r3, #76]
 376 0030 42F00102 		orr	r2, r2, #1
 377 0034 DA64     		str	r2, [r3, #76]
 378 0036 DB6C     		ldr	r3, [r3, #76]
 379 0038 03F00103 		and	r3, r3, #1
 380 003c 0293     		str	r3, [sp, #8]
 381 003e 029B     		ldr	r3, [sp, #8]
 382              	.LBE8:
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 224:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 225:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 226:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 227:Core/Src/stm32l4xx_hal_msp.c ****     */
 228:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 383              		.loc 1 228 0
 384 0040 E023     		movs	r3, #224
 385 0042 0393     		str	r3, [sp, #12]
 229:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 386              		.loc 1 229 0
 387 0044 0223     		movs	r3, #2
 388 0046 0493     		str	r3, [sp, #16]
 230:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 389              		.loc 1 231 0
 390 0048 0323     		movs	r3, #3
 391 004a 0693     		str	r3, [sp, #24]
 232:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 392              		.loc 1 232 0
 393 004c 0523     		movs	r3, #5
 394 004e 0793     		str	r3, [sp, #28]
 233:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 395              		.loc 1 233 0
 396 0050 03A9     		add	r1, sp, #12
 397 0052 4FF09040 		mov	r0, #1207959552
 398              	.LVL18:
 399 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL19:
ARM GAS  /tmp/ccWEOEaE.s 			page 12


 401              	.L18:
 234:Core/Src/stm32l4xx_hal_msp.c **** 
 235:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 236:Core/Src/stm32l4xx_hal_msp.c **** 
 237:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 238:Core/Src/stm32l4xx_hal_msp.c ****   }
 239:Core/Src/stm32l4xx_hal_msp.c **** 
 240:Core/Src/stm32l4xx_hal_msp.c **** }
 402              		.loc 1 240 0
 403 005a 09B0     		add	sp, sp, #36
 404              	.LCFI10:
 405              		.cfi_def_cfa_offset 4
 406              		@ sp needed
 407 005c 5DF804FB 		ldr	pc, [sp], #4
 408              	.L22:
 409              		.align	2
 410              	.L21:
 411 0060 00300140 		.word	1073819648
 412              		.cfi_endproc
 413              	.LFE291:
 415              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 416              		.align	2
 417              		.global	HAL_SPI_MspDeInit
 418              		.thumb
 419              		.thumb_func
 421              	HAL_SPI_MspDeInit:
 422              	.LFB292:
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c **** /**
 243:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 244:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 245:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 246:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 247:Core/Src/stm32l4xx_hal_msp.c **** */
 248:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 249:Core/Src/stm32l4xx_hal_msp.c **** {
 423              		.loc 1 249 0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              	.LVL20:
 428 0000 08B5     		push	{r3, lr}
 429              	.LCFI11:
 430              		.cfi_def_cfa_offset 8
 431              		.cfi_offset 3, -8
 432              		.cfi_offset 14, -4
 250:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 433              		.loc 1 250 0
 434 0002 0268     		ldr	r2, [r0]
 435 0004 064B     		ldr	r3, .L26
 436 0006 9A42     		cmp	r2, r3
 437 0008 09D1     		bne	.L23
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 252:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 253:Core/Src/stm32l4xx_hal_msp.c **** 
 254:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 255:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccWEOEaE.s 			page 13


 256:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 438              		.loc 1 256 0
 439 000a 064A     		ldr	r2, .L26+4
 440 000c 136E     		ldr	r3, [r2, #96]
 441 000e 23F48053 		bic	r3, r3, #4096
 442 0012 1366     		str	r3, [r2, #96]
 257:Core/Src/stm32l4xx_hal_msp.c **** 
 258:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 259:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 260:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 261:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 262:Core/Src/stm32l4xx_hal_msp.c ****     */
 263:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 443              		.loc 1 263 0
 444 0014 E021     		movs	r1, #224
 445 0016 4FF09040 		mov	r0, #1207959552
 446              	.LVL21:
 447 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 448              	.LVL22:
 449              	.L23:
 450 001e 08BD     		pop	{r3, pc}
 451              	.L27:
 452              		.align	2
 453              	.L26:
 454 0020 00300140 		.word	1073819648
 455 0024 00100240 		.word	1073876992
 456              		.cfi_endproc
 457              	.LFE292:
 459              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 460              		.align	2
 461              		.global	HAL_UART_MspInit
 462              		.thumb
 463              		.thumb_func
 465              	HAL_UART_MspInit:
 466              	.LFB293:
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 266:Core/Src/stm32l4xx_hal_msp.c **** 
 267:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 268:Core/Src/stm32l4xx_hal_msp.c ****   }
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 270:Core/Src/stm32l4xx_hal_msp.c **** }
 271:Core/Src/stm32l4xx_hal_msp.c **** 
 272:Core/Src/stm32l4xx_hal_msp.c **** /**
 273:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 274:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 275:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 276:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 277:Core/Src/stm32l4xx_hal_msp.c **** */
 278:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 279:Core/Src/stm32l4xx_hal_msp.c **** {
 467              		.loc 1 279 0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 128
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              	.LVL23:
 472 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccWEOEaE.s 			page 14


 473              	.LCFI12:
 474              		.cfi_def_cfa_offset 16
 475              		.cfi_offset 4, -16
 476              		.cfi_offset 5, -12
 477              		.cfi_offset 6, -8
 478              		.cfi_offset 14, -4
 479 0002 A0B0     		sub	sp, sp, #128
 480              	.LCFI13:
 481              		.cfi_def_cfa_offset 144
 482 0004 0446     		mov	r4, r0
 280:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 483              		.loc 1 280 0
 484 0006 0021     		movs	r1, #0
 485 0008 1B91     		str	r1, [sp, #108]
 486 000a 1C91     		str	r1, [sp, #112]
 487 000c 1D91     		str	r1, [sp, #116]
 488 000e 1E91     		str	r1, [sp, #120]
 489 0010 1F91     		str	r1, [sp, #124]
 281:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 490              		.loc 1 281 0
 491 0012 5C22     		movs	r2, #92
 492 0014 04A8     		add	r0, sp, #16
 493              	.LVL24:
 494 0016 FFF7FEFF 		bl	memset
 495              	.LVL25:
 282:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 496              		.loc 1 282 0
 497 001a 2368     		ldr	r3, [r4]
 498 001c 5A4A     		ldr	r2, .L38
 499 001e 9342     		cmp	r3, r2
 500 0020 57D1     		bne	.L29
 283:Core/Src/stm32l4xx_hal_msp.c ****   {
 284:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 287:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 288:Core/Src/stm32l4xx_hal_msp.c ****   */
 289:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 501              		.loc 1 289 0
 502 0022 20A8     		add	r0, sp, #128
 503 0024 0123     		movs	r3, #1
 504 0026 40F8703D 		str	r3, [r0, #-112]!
 290:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 291:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 505              		.loc 1 291 0
 506 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 507              	.LVL26:
 508 002e 08B1     		cbz	r0, .L30
 292:Core/Src/stm32l4xx_hal_msp.c ****     {
 293:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 509              		.loc 1 293 0
 510 0030 FFF7FEFF 		bl	Error_Handler
 511              	.LVL27:
 512              	.L30:
 513              	.LBB9:
 294:Core/Src/stm32l4xx_hal_msp.c ****     }
 295:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccWEOEaE.s 			page 15


 296:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 297:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 514              		.loc 1 297 0
 515 0034 554B     		ldr	r3, .L38+4
 516 0036 1A6E     		ldr	r2, [r3, #96]
 517 0038 42F48042 		orr	r2, r2, #16384
 518 003c 1A66     		str	r2, [r3, #96]
 519 003e 1A6E     		ldr	r2, [r3, #96]
 520 0040 02F48042 		and	r2, r2, #16384
 521 0044 0092     		str	r2, [sp]
 522 0046 009A     		ldr	r2, [sp]
 523              	.LBE9:
 524              	.LBB10:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 299:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 525              		.loc 1 299 0
 526 0048 DA6C     		ldr	r2, [r3, #76]
 527 004a 42F00102 		orr	r2, r2, #1
 528 004e DA64     		str	r2, [r3, #76]
 529 0050 DB6C     		ldr	r3, [r3, #76]
 530 0052 03F00103 		and	r3, r3, #1
 531 0056 0193     		str	r3, [sp, #4]
 532 0058 019B     		ldr	r3, [sp, #4]
 533              	.LBE10:
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 301:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 302:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 303:Core/Src/stm32l4xx_hal_msp.c ****     */
 304:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 534              		.loc 1 304 0
 535 005a 4FF4C063 		mov	r3, #1536
 536 005e 1B93     		str	r3, [sp, #108]
 305:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 537              		.loc 1 305 0
 538 0060 0226     		movs	r6, #2
 539 0062 1C96     		str	r6, [sp, #112]
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 306 0
 541 0064 0025     		movs	r5, #0
 542 0066 1D95     		str	r5, [sp, #116]
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 543              		.loc 1 307 0
 544 0068 0323     		movs	r3, #3
 545 006a 1E93     		str	r3, [sp, #120]
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 546              		.loc 1 308 0
 547 006c 0723     		movs	r3, #7
 548 006e 1F93     		str	r3, [sp, #124]
 309:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 549              		.loc 1 309 0
 550 0070 1BA9     		add	r1, sp, #108
 551 0072 4FF09040 		mov	r0, #1207959552
 552 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 553              	.LVL28:
 310:Core/Src/stm32l4xx_hal_msp.c **** 
 311:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA Init */
 312:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_RX Init */
ARM GAS  /tmp/ccWEOEaE.s 			page 16


 313:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 554              		.loc 1 313 0
 555 007a 4548     		ldr	r0, .L38+8
 556 007c 454B     		ldr	r3, .L38+12
 557 007e 0360     		str	r3, [r0]
 314:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 558              		.loc 1 314 0
 559 0080 4660     		str	r6, [r0, #4]
 315:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 560              		.loc 1 315 0
 561 0082 8560     		str	r5, [r0, #8]
 316:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 562              		.loc 1 316 0
 563 0084 C560     		str	r5, [r0, #12]
 317:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 564              		.loc 1 317 0
 565 0086 8023     		movs	r3, #128
 566 0088 0361     		str	r3, [r0, #16]
 318:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 567              		.loc 1 318 0
 568 008a 4561     		str	r5, [r0, #20]
 319:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 569              		.loc 1 319 0
 570 008c 8561     		str	r5, [r0, #24]
 320:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 571              		.loc 1 320 0
 572 008e C561     		str	r5, [r0, #28]
 321:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 573              		.loc 1 321 0
 574 0090 0562     		str	r5, [r0, #32]
 322:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 575              		.loc 1 322 0
 576 0092 FFF7FEFF 		bl	HAL_DMA_Init
 577              	.LVL29:
 578 0096 08B1     		cbz	r0, .L31
 323:Core/Src/stm32l4xx_hal_msp.c ****     {
 324:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 579              		.loc 1 324 0
 580 0098 FFF7FEFF 		bl	Error_Handler
 581              	.LVL30:
 582              	.L31:
 325:Core/Src/stm32l4xx_hal_msp.c ****     }
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 583              		.loc 1 327 0
 584 009c 3C4B     		ldr	r3, .L38+8
 585 009e 2367     		str	r3, [r4, #112]
 586 00a0 9C62     		str	r4, [r3, #40]
 328:Core/Src/stm32l4xx_hal_msp.c **** 
 329:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_TX Init */
 330:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 587              		.loc 1 330 0
 588 00a2 3D48     		ldr	r0, .L38+16
 589 00a4 3D4B     		ldr	r3, .L38+20
 590 00a6 0360     		str	r3, [r0]
 331:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 591              		.loc 1 331 0
ARM GAS  /tmp/ccWEOEaE.s 			page 17


 592 00a8 0223     		movs	r3, #2
 593 00aa 4360     		str	r3, [r0, #4]
 332:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 594              		.loc 1 332 0
 595 00ac 1023     		movs	r3, #16
 596 00ae 8360     		str	r3, [r0, #8]
 333:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 597              		.loc 1 333 0
 598 00b0 0023     		movs	r3, #0
 599 00b2 C360     		str	r3, [r0, #12]
 334:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 600              		.loc 1 334 0
 601 00b4 8022     		movs	r2, #128
 602 00b6 0261     		str	r2, [r0, #16]
 335:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 603              		.loc 1 335 0
 604 00b8 4361     		str	r3, [r0, #20]
 336:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 605              		.loc 1 336 0
 606 00ba 8361     		str	r3, [r0, #24]
 337:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 607              		.loc 1 337 0
 608 00bc C361     		str	r3, [r0, #28]
 338:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 609              		.loc 1 338 0
 610 00be 0362     		str	r3, [r0, #32]
 339:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 611              		.loc 1 339 0
 612 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 613              	.LVL31:
 614 00c4 08B1     		cbz	r0, .L32
 340:Core/Src/stm32l4xx_hal_msp.c ****     {
 341:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 615              		.loc 1 341 0
 616 00c6 FFF7FEFF 		bl	Error_Handler
 617              	.LVL32:
 618              	.L32:
 342:Core/Src/stm32l4xx_hal_msp.c ****     }
 343:Core/Src/stm32l4xx_hal_msp.c **** 
 344:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 619              		.loc 1 344 0
 620 00ca 334B     		ldr	r3, .L38+16
 621 00cc E366     		str	r3, [r4, #108]
 622 00ce 9C62     		str	r4, [r3, #40]
 623 00d0 58E0     		b	.L28
 624              	.L29:
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 349:Core/Src/stm32l4xx_hal_msp.c ****   }
 350:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 625              		.loc 1 350 0
 626 00d2 334A     		ldr	r2, .L38+24
 627 00d4 9342     		cmp	r3, r2
 628 00d6 55D1     		bne	.L28
 351:Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccWEOEaE.s 			page 18


 352:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 355:Core/Src/stm32l4xx_hal_msp.c **** 
 356:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 357:Core/Src/stm32l4xx_hal_msp.c ****   */
 358:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 629              		.loc 1 358 0
 630 00d8 20A8     		add	r0, sp, #128
 631 00da 0423     		movs	r3, #4
 632 00dc 40F8703D 		str	r3, [r0, #-112]!
 359:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 360:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 633              		.loc 1 360 0
 634 00e0 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 635              	.LVL33:
 636 00e4 08B1     		cbz	r0, .L34
 361:Core/Src/stm32l4xx_hal_msp.c ****     {
 362:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 637              		.loc 1 362 0
 638 00e6 FFF7FEFF 		bl	Error_Handler
 639              	.LVL34:
 640              	.L34:
 641              	.LBB11:
 363:Core/Src/stm32l4xx_hal_msp.c ****     }
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 365:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 366:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 642              		.loc 1 366 0
 643 00ea 284B     		ldr	r3, .L38+4
 644 00ec 9A6D     		ldr	r2, [r3, #88]
 645 00ee 42F48022 		orr	r2, r2, #262144
 646 00f2 9A65     		str	r2, [r3, #88]
 647 00f4 9A6D     		ldr	r2, [r3, #88]
 648 00f6 02F48022 		and	r2, r2, #262144
 649 00fa 0292     		str	r2, [sp, #8]
 650 00fc 029A     		ldr	r2, [sp, #8]
 651              	.LBE11:
 652              	.LBB12:
 367:Core/Src/stm32l4xx_hal_msp.c **** 
 368:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 653              		.loc 1 368 0
 654 00fe DA6C     		ldr	r2, [r3, #76]
 655 0100 42F00402 		orr	r2, r2, #4
 656 0104 DA64     		str	r2, [r3, #76]
 657 0106 DB6C     		ldr	r3, [r3, #76]
 658 0108 03F00403 		and	r3, r3, #4
 659 010c 0393     		str	r3, [sp, #12]
 660 010e 039B     		ldr	r3, [sp, #12]
 661              	.LBE12:
 369:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 370:Core/Src/stm32l4xx_hal_msp.c ****     PC10     ------> USART3_TX
 371:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> USART3_RX
 372:Core/Src/stm32l4xx_hal_msp.c ****     */
 373:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 662              		.loc 1 373 0
 663 0110 4FF44063 		mov	r3, #3072
ARM GAS  /tmp/ccWEOEaE.s 			page 19


 664 0114 1B93     		str	r3, [sp, #108]
 374:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 665              		.loc 1 374 0
 666 0116 0226     		movs	r6, #2
 667 0118 1C96     		str	r6, [sp, #112]
 375:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 375 0
 669 011a 0025     		movs	r5, #0
 670 011c 1D95     		str	r5, [sp, #116]
 376:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 671              		.loc 1 376 0
 672 011e 0323     		movs	r3, #3
 673 0120 1E93     		str	r3, [sp, #120]
 377:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 674              		.loc 1 377 0
 675 0122 0723     		movs	r3, #7
 676 0124 1F93     		str	r3, [sp, #124]
 378:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 677              		.loc 1 378 0
 678 0126 1BA9     		add	r1, sp, #108
 679 0128 1E48     		ldr	r0, .L38+28
 680 012a FFF7FEFF 		bl	HAL_GPIO_Init
 681              	.LVL35:
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c ****     /* USART3 DMA Init */
 381:Core/Src/stm32l4xx_hal_msp.c ****     /* USART3_RX Init */
 382:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Channel3;
 682              		.loc 1 382 0
 683 012e 1E48     		ldr	r0, .L38+32
 684 0130 1E4B     		ldr	r3, .L38+36
 685 0132 0360     		str	r3, [r0]
 383:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_2;
 686              		.loc 1 383 0
 687 0134 4660     		str	r6, [r0, #4]
 384:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 688              		.loc 1 384 0
 689 0136 8560     		str	r5, [r0, #8]
 385:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 690              		.loc 1 385 0
 691 0138 C560     		str	r5, [r0, #12]
 386:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 692              		.loc 1 386 0
 693 013a 8023     		movs	r3, #128
 694 013c 0361     		str	r3, [r0, #16]
 387:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 695              		.loc 1 387 0
 696 013e 4561     		str	r5, [r0, #20]
 388:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 697              		.loc 1 388 0
 698 0140 8561     		str	r5, [r0, #24]
 389:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 699              		.loc 1 389 0
 700 0142 C561     		str	r5, [r0, #28]
 390:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 701              		.loc 1 390 0
 702 0144 0562     		str	r5, [r0, #32]
 391:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
ARM GAS  /tmp/ccWEOEaE.s 			page 20


 703              		.loc 1 391 0
 704 0146 FFF7FEFF 		bl	HAL_DMA_Init
 705              	.LVL36:
 706 014a 08B1     		cbz	r0, .L35
 392:Core/Src/stm32l4xx_hal_msp.c ****     {
 393:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 707              		.loc 1 393 0
 708 014c FFF7FEFF 		bl	Error_Handler
 709              	.LVL37:
 710              	.L35:
 394:Core/Src/stm32l4xx_hal_msp.c ****     }
 395:Core/Src/stm32l4xx_hal_msp.c **** 
 396:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 711              		.loc 1 396 0
 712 0150 154B     		ldr	r3, .L38+32
 713 0152 2367     		str	r3, [r4, #112]
 714 0154 9C62     		str	r4, [r3, #40]
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c ****     /* USART3_TX Init */
 399:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Channel2;
 715              		.loc 1 399 0
 716 0156 1648     		ldr	r0, .L38+40
 717 0158 164B     		ldr	r3, .L38+44
 718 015a 0360     		str	r3, [r0]
 400:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 719              		.loc 1 400 0
 720 015c 0223     		movs	r3, #2
 721 015e 4360     		str	r3, [r0, #4]
 401:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 722              		.loc 1 401 0
 723 0160 1023     		movs	r3, #16
 724 0162 8360     		str	r3, [r0, #8]
 402:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 725              		.loc 1 402 0
 726 0164 0023     		movs	r3, #0
 727 0166 C360     		str	r3, [r0, #12]
 403:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 728              		.loc 1 403 0
 729 0168 8022     		movs	r2, #128
 730 016a 0261     		str	r2, [r0, #16]
 404:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 731              		.loc 1 404 0
 732 016c 4361     		str	r3, [r0, #20]
 405:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 733              		.loc 1 405 0
 734 016e 8361     		str	r3, [r0, #24]
 406:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 735              		.loc 1 406 0
 736 0170 C361     		str	r3, [r0, #28]
 407:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 737              		.loc 1 407 0
 738 0172 0362     		str	r3, [r0, #32]
 408:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 739              		.loc 1 408 0
 740 0174 FFF7FEFF 		bl	HAL_DMA_Init
 741              	.LVL38:
 742 0178 08B1     		cbz	r0, .L36
ARM GAS  /tmp/ccWEOEaE.s 			page 21


 409:Core/Src/stm32l4xx_hal_msp.c ****     {
 410:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 743              		.loc 1 410 0
 744 017a FFF7FEFF 		bl	Error_Handler
 745              	.LVL39:
 746              	.L36:
 411:Core/Src/stm32l4xx_hal_msp.c ****     }
 412:Core/Src/stm32l4xx_hal_msp.c **** 
 413:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 747              		.loc 1 413 0
 748 017e 0C4B     		ldr	r3, .L38+40
 749 0180 E366     		str	r3, [r4, #108]
 750 0182 9C62     		str	r4, [r3, #40]
 751              	.L28:
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 415:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 416:Core/Src/stm32l4xx_hal_msp.c **** 
 417:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 418:Core/Src/stm32l4xx_hal_msp.c ****   }
 419:Core/Src/stm32l4xx_hal_msp.c **** 
 420:Core/Src/stm32l4xx_hal_msp.c **** }
 752              		.loc 1 420 0
 753 0184 20B0     		add	sp, sp, #128
 754              	.LCFI14:
 755              		.cfi_def_cfa_offset 16
 756              		@ sp needed
 757 0186 70BD     		pop	{r4, r5, r6, pc}
 758              	.LVL40:
 759              	.L39:
 760              		.align	2
 761              	.L38:
 762 0188 00380140 		.word	1073821696
 763 018c 00100240 		.word	1073876992
 764 0190 00000000 		.word	hdma_usart1_rx
 765 0194 58000240 		.word	1073872984
 766 0198 00000000 		.word	hdma_usart1_tx
 767 019c 44000240 		.word	1073872964
 768 01a0 00480040 		.word	1073760256
 769 01a4 00080048 		.word	1207961600
 770 01a8 00000000 		.word	hdma_usart3_rx
 771 01ac 30000240 		.word	1073872944
 772 01b0 00000000 		.word	hdma_usart3_tx
 773 01b4 1C000240 		.word	1073872924
 774              		.cfi_endproc
 775              	.LFE293:
 777              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 778              		.align	2
 779              		.global	HAL_UART_MspDeInit
 780              		.thumb
 781              		.thumb_func
 783              	HAL_UART_MspDeInit:
 784              	.LFB294:
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 422:Core/Src/stm32l4xx_hal_msp.c **** /**
 423:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 424:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 425:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccWEOEaE.s 			page 22


 426:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 427:Core/Src/stm32l4xx_hal_msp.c **** */
 428:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 429:Core/Src/stm32l4xx_hal_msp.c **** {
 785              		.loc 1 429 0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              	.LVL41:
 790 0000 10B5     		push	{r4, lr}
 791              	.LCFI15:
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 4, -8
 794              		.cfi_offset 14, -4
 795 0002 0446     		mov	r4, r0
 430:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 796              		.loc 1 430 0
 797 0004 0368     		ldr	r3, [r0]
 798 0006 154A     		ldr	r2, .L44
 799 0008 9342     		cmp	r3, r2
 800 000a 12D1     		bne	.L41
 431:Core/Src/stm32l4xx_hal_msp.c ****   {
 432:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 433:Core/Src/stm32l4xx_hal_msp.c **** 
 434:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 435:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 436:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 801              		.loc 1 436 0
 802 000c 02F55842 		add	r2, r2, #55296
 803 0010 136E     		ldr	r3, [r2, #96]
 804 0012 23F48043 		bic	r3, r3, #16384
 805 0016 1366     		str	r3, [r2, #96]
 437:Core/Src/stm32l4xx_hal_msp.c **** 
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 439:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 440:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 441:Core/Src/stm32l4xx_hal_msp.c ****     */
 442:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 806              		.loc 1 442 0
 807 0018 4FF4C061 		mov	r1, #1536
 808 001c 4FF09040 		mov	r0, #1207959552
 809              	.LVL42:
 810 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 811              	.LVL43:
 443:Core/Src/stm32l4xx_hal_msp.c **** 
 444:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 445:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 812              		.loc 1 445 0
 813 0024 206F     		ldr	r0, [r4, #112]
 814 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 815              	.LVL44:
 446:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 816              		.loc 1 446 0
 817 002a E06E     		ldr	r0, [r4, #108]
 818 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 819              	.LVL45:
 820 0030 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccWEOEaE.s 			page 23


 821              	.LVL46:
 822              	.L41:
 447:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 448:Core/Src/stm32l4xx_hal_msp.c **** 
 449:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 450:Core/Src/stm32l4xx_hal_msp.c ****   }
 451:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 823              		.loc 1 451 0
 824 0032 0B4A     		ldr	r2, .L44+4
 825 0034 9342     		cmp	r3, r2
 826 0036 10D1     		bne	.L40
 452:Core/Src/stm32l4xx_hal_msp.c ****   {
 453:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 454:Core/Src/stm32l4xx_hal_msp.c **** 
 455:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 456:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 457:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 827              		.loc 1 457 0
 828 0038 02F5E432 		add	r2, r2, #116736
 829 003c 936D     		ldr	r3, [r2, #88]
 830 003e 23F48023 		bic	r3, r3, #262144
 831 0042 9365     		str	r3, [r2, #88]
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 460:Core/Src/stm32l4xx_hal_msp.c ****     PC10     ------> USART3_TX
 461:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> USART3_RX
 462:Core/Src/stm32l4xx_hal_msp.c ****     */
 463:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 832              		.loc 1 463 0
 833 0044 4FF44061 		mov	r1, #3072
 834 0048 0648     		ldr	r0, .L44+8
 835              	.LVL47:
 836 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 837              	.LVL48:
 464:Core/Src/stm32l4xx_hal_msp.c **** 
 465:Core/Src/stm32l4xx_hal_msp.c ****     /* USART3 DMA DeInit */
 466:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 838              		.loc 1 466 0
 839 004e 206F     		ldr	r0, [r4, #112]
 840 0050 FFF7FEFF 		bl	HAL_DMA_DeInit
 841              	.LVL49:
 467:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 842              		.loc 1 467 0
 843 0054 E06E     		ldr	r0, [r4, #108]
 844 0056 FFF7FEFF 		bl	HAL_DMA_DeInit
 845              	.LVL50:
 846              	.L40:
 847 005a 10BD     		pop	{r4, pc}
 848              	.LVL51:
 849              	.L45:
 850              		.align	2
 851              	.L44:
 852 005c 00380140 		.word	1073821696
 853 0060 00480040 		.word	1073760256
 854 0064 00080048 		.word	1207961600
 855              		.cfi_endproc
 856              	.LFE294:
ARM GAS  /tmp/ccWEOEaE.s 			page 24


 858              		.text
 859              	.Letext0:
 860              		.file 2 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_t
 861              		.file 3 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 862              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 863              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 864              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 865              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 866              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 867              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 868              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 869              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 870              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 871              		.file 13 "Drivers/CMSIS/Include/cmsis_gcc.h"
 872              		.file 14 "Drivers/CMSIS/Include/core_cm4.h"
 873              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 874              		.file 16 "Core/Inc/main.h"
ARM GAS  /tmp/ccWEOEaE.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
     /tmp/ccWEOEaE.s:22     .text.HAL_MspInit:00000000 $t
     /tmp/ccWEOEaE.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccWEOEaE.s:77     .text.HAL_MspInit:0000003c $d
     /tmp/ccWEOEaE.s:82     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccWEOEaE.s:87     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccWEOEaE.s:260    .text.HAL_ADC_MspInit:000000e8 $d
     /tmp/ccWEOEaE.s:269    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccWEOEaE.s:274    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccWEOEaE.s:324    .text.HAL_ADC_MspDeInit:00000034 $d
     /tmp/ccWEOEaE.s:331    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccWEOEaE.s:336    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccWEOEaE.s:411    .text.HAL_SPI_MspInit:00000060 $d
     /tmp/ccWEOEaE.s:416    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccWEOEaE.s:421    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccWEOEaE.s:454    .text.HAL_SPI_MspDeInit:00000020 $d
     /tmp/ccWEOEaE.s:460    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccWEOEaE.s:465    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccWEOEaE.s:762    .text.HAL_UART_MspInit:00000188 $d
     /tmp/ccWEOEaE.s:778    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccWEOEaE.s:783    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccWEOEaE.s:852    .text.HAL_UART_MspDeInit:0000005c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_usart1_rx
hdma_usart1_tx
hdma_usart3_rx
hdma_usart3_tx
