// Seed: 1035948595
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  type_12(
      1'h0, id_3
  );
  assign id_3 = 1;
  assign id_1 = 1'b0;
endmodule
