[2025-09-17 02:12:20] START suite=qualcomm_srv trace=srv144_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv144_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2641484 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5070657 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5070657 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5070659 heartbeat IPC: 4.117 cumulative IPC: 2.5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13686070 heartbeat IPC: 1.161 cumulative IPC: 1.161 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22283565 heartbeat IPC: 1.163 cumulative IPC: 1.162 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30859295 heartbeat IPC: 1.166 cumulative IPC: 1.163 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39395442 heartbeat IPC: 1.171 cumulative IPC: 1.165 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47981456 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56497317 heartbeat IPC: 1.174 cumulative IPC: 1.167 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv144_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 64926350 heartbeat IPC: 1.186 cumulative IPC: 1.169 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73422146 heartbeat IPC: 1.177 cumulative IPC: 1.17 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 81932666 heartbeat IPC: 1.175 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85381335 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85381335 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv144_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.171 instructions: 100000000 cycles: 85381335
CPU 0 Branch Prediction Accuracy: 92.25% MPKI: 13.99 Average ROB Occupancy at Mispredict: 28.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1248
BRANCH_INDIRECT: 0.3535
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4395
BRANCH_INDIRECT_CALL: 0.513
BRANCH_RETURN: 0.4354


====Backend Stall Breakdown====
ROB_STALL: 30628
LQ_STALL: 0
SQ_STALL: 338193


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 36.588234
REPLAY_LOAD: 24.390625
NON_REPLAY_LOAD: 4.761922

== Total ==
ADDR_TRANS: 1244
REPLAY_LOAD: 3122
NON_REPLAY_LOAD: 26262

== Counts ==
ADDR_TRANS: 34
REPLAY_LOAD: 128
NON_REPLAY_LOAD: 5515

cpu0->cpu0_STLB TOTAL        ACCESS:    2075176 HIT:    2061787 MISS:      13389 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2075176 HIT:    2061787 MISS:      13389 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 73.25 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9617526 HIT:    8862643 MISS:     754883 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7853477 HIT:    7166437 MISS:     687040 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592892 HIT:     537148 MISS:      55744 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148669 HIT:    1146030 MISS:       2639 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22488 HIT:      13028 MISS:       9460 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15255148 HIT:    7745051 MISS:    7510097 MSHR_MERGE:    1799178
cpu0->cpu0_L1I LOAD         ACCESS:   15255148 HIT:    7745051 MISS:    7510097 MSHR_MERGE:    1799178
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29785109 HIT:   25363362 MISS:    4421747 MSHR_MERGE:    1663808
cpu0->cpu0_L1D LOAD         ACCESS:   16592258 HIT:   13970171 MISS:    2622087 MSHR_MERGE:     479529
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13165761 HIT:   11388688 MISS:    1777073 MSHR_MERGE:    1184180
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27090 HIT:       4503 MISS:      22587 MSHR_MERGE:         99
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12528779 HIT:   10413552 MISS:    2115227 MSHR_MERGE:    1063360
cpu0->cpu0_ITLB LOAD         ACCESS:   12528779 HIT:   10413552 MISS:    2115227 MSHR_MERGE:    1063360
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.277 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28325919 HIT:   26956011 MISS:    1369908 MSHR_MERGE:     346600
cpu0->cpu0_DTLB LOAD         ACCESS:   28325919 HIT:   26956011 MISS:    1369908 MSHR_MERGE:     346600
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.659 cycles
cpu0->LLC TOTAL        ACCESS:     849170 HIT:     829815 MISS:      19355 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     687039 HIT:     672308 MISS:      14731 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55744 HIT:      53483 MISS:       2261 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      96927 HIT:      96890 MISS:         37 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9460 HIT:       7134 MISS:       2326 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:      19316
  AVG DBUS CONGESTED CYCLE: 3.072
Channel 0 WQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       1051
  FULL:          0
Channel 0 REFRESHES ISSUED:       7115

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522008       557411        84172         1774
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           41         2196          914          176
  STLB miss resolved @ L2C                0         2116         2801         1372          119
  STLB miss resolved @ LLC                0          320         1280         3300          519
  STLB miss resolved @ MEM                0            0          540         1909          985

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175946        54382      1451220       106624           57
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1064          635            8
  STLB miss resolved @ L2C                0         1276         8068         1382            4
  STLB miss resolved @ LLC                0          168         1537         1425           11
  STLB miss resolved @ MEM                0            0           66          127           17
[2025-09-17 02:24:38] END   suite=qualcomm_srv trace=srv144_ap (rc=0)
