# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../signal_acc.srcs/sources_1/bd/mb_design/ipshared/85a3" --include "../../../../signal_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ipshared/5e5f/hdl/dual_port_rom.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ipshared/5e5f/hdl/signal_ip_v1_0_S00_AXI.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ipshared/5e5f/hdl/signal_rtl.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ipshared/5e5f/hdl/signal_ip_v1_0.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ip/mb_design_signal_ip_0_0/sim/mb_design_signal_ip_0_0.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" \
"../../../../signal_acc.ip_user_files/bd/mb_design/sim/mb_design.v" \
"../../../../signal_acc.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" \
"../../../../signal_acc.srcs/sim_1/new/mb_design_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
