design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/ux1/users/asinghan/18224-tapeout-s23-caravel/openlane/user_proj,user_proj,23_05_28_17_40,flow completed,2h30m0s0ms,0h34m25s0ms,55532.42212333121,4.84,7219.214876033058,7.5,9291.06,34941,0,0,0,0,0,0,0,138,0,-1,-1,3766701,396297,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2714359323.0,0.0,25.29,24.02,2.78,4.39,-1,57552,80124,13544,36116,0,0,0,50580,1227,442,1104,1655,15109,3236,760,7560,4278,4165,66,1600,67769,31632,101001,4762567.68,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.239999999999998,36.0,27.77777777777778,36,6,1,13,153.18,153.6,0.3,0.08,sky130_fd_sc_hd,10,AREA 0
