-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eCpri_header_config is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    eCPRI_PCID_config_V_PCID_conf_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    eCPRI_PCID_config_V_PCID_conf_V_TVALID : IN STD_LOGIC;
    eCPRI_PCID_config_V_PCID_conf_V_TREADY : OUT STD_LOGIC;
    eCPRI_data_out_V_data_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    eCPRI_data_out_V_data_V_TVALID : OUT STD_LOGIC;
    eCPRI_data_out_V_data_V_TREADY : IN STD_LOGIC;
    state_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    PAYLOAD_VALUE : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of eCpri_header_config is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "eCpri_header_config,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu19eg-ffvd1760-3-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.004000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=88,HLS_SYN_LUT=181,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_90 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010000";
    constant ap_const_lv16_5A0 : STD_LOGIC_VECTOR (15 downto 0) := "0000010110100000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_900001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100100000000000000000001";
    constant ap_const_lv32_5A00001 : STD_LOGIC_VECTOR (31 downto 0) := "00000101101000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_src_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pcid_config_value_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal start_pcid_config_va : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal eCPRI_PCID_config_V_PCID_conf_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal data_src_state_load_load_fu_175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_nbreadreq_fu_80_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal eCPRI_data_out_V_data_V_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal data_src_state_load_reg_264 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_reg_269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op19_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op48_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln879_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_273 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_PCID_conf_V_reg_277 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_count_flag_1_phi_fu_120_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_count_flag_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_count_new_1_phi_fu_147_p14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_count_new_1_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln52_fu_189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_1_fu_232_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_243_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_162 : BOOLEAN;
    signal ap_condition_146 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    data_src_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_src_state <= ap_const_lv2_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_fu_196_p2 = ap_const_lv1_1) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_src_state <= ap_const_lv2_2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_src_state <= ap_const_lv2_3;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_fu_196_p2 = ap_const_lv1_0) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0)))) then 
                    data_src_state <= ap_const_lv2_1;
                end if; 
            end if;
        end if;
    end process;


    pcid_config_value_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_146)) then
                if (((tmp_reg_273 = ap_const_lv1_1) and (data_src_state_load_reg_264 = ap_const_lv2_0))) then 
                    pcid_config_value_V <= tmp_PCID_conf_V_reg_277;
                elsif ((data_src_state_load_reg_264 = ap_const_lv2_3)) then 
                    pcid_config_value_V <= start_pcid_config_va;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_count_flag_1_phi_fu_120_p14 = ap_const_lv1_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                count <= ap_phi_mux_count_new_1_phi_fu_147_p14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_src_state_load_reg_264 <= data_src_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln879_reg_269 <= icmp_ln879_fu_196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state_load_reg_264 = ap_const_lv2_0))) then
                start_pcid_config_va <= tmp_PCID_conf_V_reg_277;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_PCID_conf_V_reg_277 <= eCPRI_PCID_config_V_PCID_conf_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0))) then
                tmp_reg_273 <= tmp_nbreadreq_fu_80_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    PAYLOAD_VALUE_assign_proc : process(data_src_state_load_reg_264, icmp_ln879_reg_269, ap_condition_162)
    begin
        if ((ap_const_boolean_1 = ap_condition_162)) then
            if (((icmp_ln879_reg_269 = ap_const_lv1_0) and (data_src_state_load_reg_264 = ap_const_lv2_1))) then 
                PAYLOAD_VALUE <= ap_const_lv16_5A0;
            elsif ((data_src_state_load_reg_264 = ap_const_lv2_2)) then 
                PAYLOAD_VALUE <= ap_const_lv16_90;
            else 
                PAYLOAD_VALUE <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            PAYLOAD_VALUE <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    add_ln52_fu_189_p2 <= std_logic_vector(unsigned(count) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(eCPRI_PCID_config_V_PCID_conf_V_TVALID, ap_predicate_op19_read_state1)
    begin
                ap_block_pp0_stage0_01001 <= ((eCPRI_PCID_config_V_PCID_conf_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(eCPRI_PCID_config_V_PCID_conf_V_TVALID, ap_enable_reg_pp0_iter1, ap_predicate_op19_read_state1, ap_block_state2_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state2_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((eCPRI_PCID_config_V_PCID_conf_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(eCPRI_PCID_config_V_PCID_conf_V_TVALID, ap_enable_reg_pp0_iter1, ap_predicate_op19_read_state1, ap_block_state2_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state2_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((eCPRI_PCID_config_V_PCID_conf_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(eCPRI_PCID_config_V_PCID_conf_V_TVALID, ap_predicate_op19_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((eCPRI_PCID_config_V_PCID_conf_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1));
    end process;


    ap_block_state2_io_assign_proc : process(eCPRI_data_out_V_data_V_TREADY, data_src_state_load_reg_264, ap_predicate_op48_write_state2)
    begin
                ap_block_state2_io <= (((eCPRI_data_out_V_data_V_TREADY = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((data_src_state_load_reg_264 = ap_const_lv2_2) and (eCPRI_data_out_V_data_V_TREADY = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_146_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_146 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_162_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_162 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_count_flag_1_phi_fu_120_p14_assign_proc : process(data_src_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, data_src_state_load_load_fu_175_p1, tmp_nbreadreq_fu_80_p3, icmp_ln879_fu_196_p2, ap_phi_reg_pp0_iter0_count_flag_1_reg_117)
    begin
        if ((((icmp_ln879_fu_196_p2 = ap_const_lv1_0) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln879_fu_196_p2 = ap_const_lv1_1) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0)) or ((data_src_state_load_load_fu_175_p1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_count_flag_1_phi_fu_120_p14 <= ap_const_lv1_1;
        elsif ((((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0)) or ((data_src_state_load_load_fu_175_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_count_flag_1_phi_fu_120_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_count_flag_1_phi_fu_120_p14 <= ap_phi_reg_pp0_iter0_count_flag_1_reg_117;
        end if; 
    end process;


    ap_phi_mux_count_new_1_phi_fu_147_p14_assign_proc : process(data_src_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, data_src_state_load_load_fu_175_p1, tmp_nbreadreq_fu_80_p3, icmp_ln879_fu_196_p2, ap_phi_reg_pp0_iter0_count_new_1_reg_144, add_ln52_fu_189_p2)
    begin
        if (((icmp_ln879_fu_196_p2 = ap_const_lv1_0) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_count_new_1_phi_fu_147_p14 <= add_ln52_fu_189_p2;
        elsif ((((icmp_ln879_fu_196_p2 = ap_const_lv1_1) and (data_src_state_load_load_fu_175_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0)) or ((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0)) or ((data_src_state_load_load_fu_175_p1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_count_new_1_phi_fu_147_p14 <= ap_const_lv32_0;
        else 
            ap_phi_mux_count_new_1_phi_fu_147_p14 <= ap_phi_reg_pp0_iter0_count_new_1_reg_144;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_count_flag_1_reg_117 <= "X";
    ap_phi_reg_pp0_iter0_count_new_1_reg_144 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op19_read_state1_assign_proc : process(data_src_state, tmp_nbreadreq_fu_80_p3)
    begin
                ap_predicate_op19_read_state1 <= ((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (data_src_state = ap_const_lv2_0));
    end process;


    ap_predicate_op48_write_state2_assign_proc : process(data_src_state_load_reg_264, icmp_ln879_reg_269)
    begin
                ap_predicate_op48_write_state2 <= ((icmp_ln879_reg_269 = ap_const_lv1_0) and (data_src_state_load_reg_264 = ap_const_lv2_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    data_src_state_load_load_fu_175_p1 <= data_src_state;

    eCPRI_PCID_config_V_PCID_conf_V_TDATA_blk_n_assign_proc : process(eCPRI_PCID_config_V_PCID_conf_V_TVALID, data_src_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_nbreadreq_fu_80_p3)
    begin
        if (((tmp_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (data_src_state = ap_const_lv2_0))) then 
            eCPRI_PCID_config_V_PCID_conf_V_TDATA_blk_n <= eCPRI_PCID_config_V_PCID_conf_V_TVALID;
        else 
            eCPRI_PCID_config_V_PCID_conf_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eCPRI_PCID_config_V_PCID_conf_V_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op19_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            eCPRI_PCID_config_V_PCID_conf_V_TREADY <= ap_const_logic_1;
        else 
            eCPRI_PCID_config_V_PCID_conf_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    eCPRI_data_out_V_data_V_TDATA_assign_proc : process(data_src_state_load_reg_264, ap_predicate_op48_write_state2, p_Result_1_fu_232_p4, p_Result_s_fu_243_p4, ap_condition_162)
    begin
        if ((ap_const_boolean_1 = ap_condition_162)) then
            if ((ap_predicate_op48_write_state2 = ap_const_boolean_1)) then 
                eCPRI_data_out_V_data_V_TDATA <= p_Result_s_fu_243_p4;
            elsif ((data_src_state_load_reg_264 = ap_const_lv2_2)) then 
                eCPRI_data_out_V_data_V_TDATA <= p_Result_1_fu_232_p4;
            else 
                eCPRI_data_out_V_data_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            eCPRI_data_out_V_data_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    eCPRI_data_out_V_data_V_TDATA_blk_n_assign_proc : process(eCPRI_data_out_V_data_V_TREADY, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, data_src_state_load_reg_264, icmp_ln879_reg_269)
    begin
        if ((((data_src_state_load_reg_264 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln879_reg_269 = ap_const_lv1_0) and (data_src_state_load_reg_264 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            eCPRI_data_out_V_data_V_TDATA_blk_n <= eCPRI_data_out_V_data_V_TREADY;
        else 
            eCPRI_data_out_V_data_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eCPRI_data_out_V_data_V_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, data_src_state_load_reg_264, ap_predicate_op48_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (data_src_state_load_reg_264 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            eCPRI_data_out_V_data_V_TVALID <= ap_const_logic_1;
        else 
            eCPRI_data_out_V_data_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln879_fu_196_p2 <= "1" when (add_ln52_fu_189_p2 = ap_const_lv32_A) else "0";
    p_Result_1_fu_232_p4 <= ((ap_const_lv16_100 & pcid_config_value_V) & ap_const_lv32_900001);
    p_Result_s_fu_243_p4 <= ((ap_const_lv16_100 & pcid_config_value_V) & ap_const_lv32_5A00001);
    state_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_src_state_load_reg_264),8));
    tmp_nbreadreq_fu_80_p3 <= (0=>(eCPRI_PCID_config_V_PCID_conf_V_TVALID), others=>'-');
end behav;
