 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Thu Aug 15 20:34:21 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/ALU_OUT_VALID_reg/D (DFFRQX2M)                  0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_VALID_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: Reg_file/Reg_file_reg[1][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][1]/Q (DFFRQX2M)                0.49       0.49 r
  Reg_file/REG1[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.49 r
  ALU_RTL/REG1[1] (ALU_RTL_DATA_WIDTH8)                   0.00       0.49 r
  ALU_RTL/U123/Y (OAI21X2M)                               0.10       0.59 f
  ALU_RTL/U46/Y (AOI211X2M)                               0.14       0.73 r
  ALU_RTL/U44/Y (AOI31X2M)                                0.11       0.85 f
  ALU_RTL/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: Reg_file/Reg_file_reg[1][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][0]/Q (DFFRQX2M)                0.52       0.52 r
  Reg_file/REG1[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.52 r
  ALU_RTL/REG1[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.52 r
  ALU_RTL/U119/Y (OAI21X2M)                               0.11       0.63 f
  ALU_RTL/U42/Y (AOI211X2M)                               0.14       0.77 r
  ALU_RTL/U40/Y (AOI31X2M)                                0.11       0.88 f
  ALU_RTL/ALU_OUT_reg[0]/D (DFFRQX2M)                     0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: Reg_file/Reg_file_reg[1][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][3]/Q (DFFRQX2M)                0.47       0.47 r
  Reg_file/REG1[3] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 r
  ALU_RTL/REG1[3] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 r
  ALU_RTL/U103/Y (OAI222X1M)                              0.16       0.64 f
  ALU_RTL/U54/Y (AOI221XLM)                               0.20       0.83 r
  ALU_RTL/U52/Y (AOI31X2M)                                0.12       0.95 f
  ALU_RTL/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: Reg_file/Reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][2]/Q (DFFRQX2M)                0.47       0.47 r
  Reg_file/REG1[2] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 r
  ALU_RTL/REG1[2] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 r
  ALU_RTL/U100/Y (OAI222X1M)                              0.16       0.64 f
  ALU_RTL/U50/Y (AOI221XLM)                               0.20       0.83 r
  ALU_RTL/U48/Y (AOI31X2M)                                0.12       0.95 f
  ALU_RTL/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: Reg_file/Reg_file_reg[1][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][4]/Q (DFFRQX2M)                0.49       0.49 r
  Reg_file/REG1[4] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.49 r
  ALU_RTL/REG1[4] (ALU_RTL_DATA_WIDTH8)                   0.00       0.49 r
  ALU_RTL/U106/Y (OAI222X1M)                              0.17       0.66 f
  ALU_RTL/U58/Y (AOI221XLM)                               0.20       0.86 r
  ALU_RTL/U56/Y (AOI31X2M)                                0.12       0.98 f
  ALU_RTL/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: Reg_file/Reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][5]/Q (DFFRQX2M)                0.49       0.49 r
  Reg_file/REG1[5] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.49 r
  ALU_RTL/REG1[5] (ALU_RTL_DATA_WIDTH8)                   0.00       0.49 r
  ALU_RTL/U110/Y (OAI222X1M)                              0.17       0.66 f
  ALU_RTL/U66/Y (AOI221XLM)                               0.20       0.86 r
  ALU_RTL/U64/Y (AOI31X2M)                                0.12       0.98 f
  ALU_RTL/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U4/Y (OAI2BB1X2M)                               0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U7/Y (OAI2BB1X2M)                               0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U9/Y (OAI2BB1X2M)                               0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U8/Y (OAI2BB1X2M)                               0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U12/Y (OAI2BB1X2M)                              0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U11/Y (OAI2BB1X2M)                              0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U33/Y (NAND2X2M)                                0.15       0.93 r
  ALU_RTL/U10/Y (OAI2BB1X2M)                              0.07       1.00 f
  ALU_RTL/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: Reg_file/Reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][7]/Q (DFFRQX2M)                0.51       0.51 r
  Reg_file/REG1[7] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.51 r
  ALU_RTL/REG1[7] (ALU_RTL_DATA_WIDTH8)                   0.00       0.51 r
  ALU_RTL/U114/Y (OAI222X1M)                              0.17       0.69 f
  ALU_RTL/U62/Y (AOI221XLM)                               0.20       0.88 r
  ALU_RTL/U60/Y (AOI31X2M)                                0.12       1.00 f
  ALU_RTL/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U39/Y (INVX2M)                                  0.22       0.99 r
  ALU_RTL/U68/Y (AOI21X2M)                                0.06       1.05 f
  ALU_RTL/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: SYSTEM_CONTROL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[0]/Q (DFFRQX2M)        0.44       0.44 r
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.11       0.55 f
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.14       0.69 r
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.08       0.78 f
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       0.78 f
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       0.78 f
  ALU_RTL/U39/Y (INVX2M)                                  0.22       0.99 r
  ALU_RTL/U75/Y (AOI31X2M)                                0.06       1.05 f
  ALU_RTL/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_RTL/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.08      54.36 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U29/Y (MXI2X1M)
                                                          0.09      54.45 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/D (DFFRX1M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.37


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.08      54.36 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U25/Y (MXI2X1M)
                                                          0.08      54.45 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/D (DFFRQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.37


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.08      54.36 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U27/Y (MXI2X1M)
                                                          0.09      54.45 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/D (DFFRQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.38


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.03      54.29 r
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/FSM/RX_IN (FSM)                0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U13/Y (AOI21X2M)           0.05      54.34 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U16/Y (AOI31X2M)           0.17      54.51 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U14/Y (NAND2X2M)           0.05      54.56 f
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.56 f
  data arrival time                                                 54.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                       54.49


  Startpoint: DATA_SYNC/bus_en_sync_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: DATA_SYNC/bus_en_sync_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/bus_en_sync_reg[0]/CK (EDFFHQX2M)             0.00       0.00 r
  DATA_SYNC/bus_en_sync_reg[0]/Q (EDFFHQX2M)              0.22       0.22 r
  DATA_SYNC/bus_en_sync_reg[1]/D (EDFFHQX2M)              0.00       0.22 r
  data arrival time                                                  0.22

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/bus_en_sync_reg[1]/CK (EDFFHQX2M)             0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: DATA_SYNC/bus_en_sync_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: DATA_SYNC/pulse_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/bus_en_sync_reg[1]/CK (EDFFHQX2M)             0.00       0.00 r
  DATA_SYNC/bus_en_sync_reg[1]/Q (EDFFHQX2M)              0.24       0.24 r
  DATA_SYNC/pulse_reg/D (EDFFHQX2M)                       0.00       0.24 r
  data arrival time                                                  0.24

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/pulse_reg/CK (EDFFHQX2M)                      0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: SYSTEM_CONTROL/comb_reg_address_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/comb_reg_address_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/comb_reg_address_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  SYSTEM_CONTROL/comb_reg_address_reg[1]/QN (DFFRX1M)     0.34       0.34 r
  SYSTEM_CONTROL/U92/Y (OAI22X1M)                         0.09       0.43 f
  SYSTEM_CONTROL/comb_reg_address_reg[1]/D (DFFRX1M)      0.00       0.43 f
  data arrival time                                                  0.43

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/comb_reg_address_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYSTEM_CONTROL/comb_reg_address_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/comb_reg_address_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/comb_reg_address_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  SYSTEM_CONTROL/comb_reg_address_reg[2]/QN (DFFRX1M)     0.35       0.35 r
  SYSTEM_CONTROL/U93/Y (OAI22X1M)                         0.10       0.44 f
  SYSTEM_CONTROL/comb_reg_address_reg[2]/D (DFFRX1M)      0.00       0.44 f
  data arrival time                                                  0.44

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/comb_reg_address_reg[2]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RESET_SYNC_2/SYNC_BUS_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: RESET_SYNC_2/RST_SYNC_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_2/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_2/SYNC_BUS_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  RESET_SYNC_2/RST_SYNC_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RESET_SYNC_2/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RESET_SYNC_2/SYNC_BUS_reg[0]/CK
              (internal path startpoint clocked by MASTER_CLK_1)
  Endpoint: RESET_SYNC_2/SYNC_BUS_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RESET_SYNC_2/SYNC_BUS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_2/SYNC_BUS_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  RESET_SYNC_2/SYNC_BUS_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RESET_SYNC_2/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/W_SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/W_SYNC_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/W_SYNC_reg[1]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[1]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/W_SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/W_SYNC_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/W_SYNC_reg[0]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[0]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/W_SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/W_SYNC_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/W_SYNC_reg[3]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[3]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/W_SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/W_SYNC_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/W_SYNC_reg[2]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[2]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/WQ2_RPTR_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: DATA_SYNC/bus_en_sync_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/bus_en_sync_reg[1]/CK (EDFFHQX2M)             0.00       0.00 r
  DATA_SYNC/bus_en_sync_reg[1]/Q (EDFFHQX2M)              0.23       0.23 f
  DATA_SYNC/U4/Y (NAND2BX2M)                              0.13       0.37 r
  DATA_SYNC/U3/Y (INVX2M)                                 0.10       0.46 f
  DATA_SYNC/enable_pulse_reg/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_WR/add_ptr_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/FIFO_WR/add_ptr_reg[3]/Q (DFFRQX2M)            0.42       0.42 r
  FIFO_TOP/FIFO_WR/U14/Y (XNOR2X2M)                       0.06       0.47 f
  FIFO_TOP/FIFO_WR/add_ptr_reg[3]/D (DFFRQX2M)            0.00       0.47 f
  data arrival time                                                  0.47

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_WR/add_ptr_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: SYSTEM_CONTROL/comb_reg_address_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/comb_reg_address_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/comb_reg_address_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  SYSTEM_CONTROL/comb_reg_address_reg[3]/QN (DFFRX1M)     0.38       0.38 r
  SYSTEM_CONTROL/U94/Y (OAI22X1M)                         0.11       0.49 f
  SYSTEM_CONTROL/comb_reg_address_reg[3]/D (DFFRX1M)      0.00       0.49 f
  data arrival time                                                  0.49

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/comb_reg_address_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[7]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[7]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U150/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[7]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[7]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[6]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[6]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U146/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[6]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[6]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[5]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[5]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U142/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[5]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[5]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[4]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[4]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U138/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[4]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[4]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[3]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[3]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U134/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[3]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[3]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[2]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[2]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U130/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[2]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[2]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[1]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[1]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U126/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[1]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[1]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Reg_file/R_REG_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/R_REG_DATA_reg[0]/CK (DFFQX2M)                 0.00       0.00 r
  Reg_file/R_REG_DATA_reg[0]/Q (DFFQX2M)                  0.31       0.31 r
  Reg_file/U122/Y (AO22X1M)                               0.14       0.45 r
  Reg_file/R_REG_DATA_reg[0]/D (DFFQX2M)                  0.00       0.45 r
  data arrival time                                                  0.45

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/R_REG_DATA_reg[0]/CK (DFFQX2M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_WR/add_ptr_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/FIFO_WR/add_ptr_reg[2]/Q (DFFRQX2M)            0.44       0.44 r
  FIFO_TOP/FIFO_WR/U8/Y (XNOR2X2M)                        0.06       0.50 f
  FIFO_TOP/FIFO_WR/add_ptr_reg[2]/D (DFFRQX2M)            0.00       0.50 f
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_WR/add_ptr_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_WR/add_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_WR/add_ptr_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/FIFO_WR/add_ptr_reg[0]/Q (DFFRQX2M)            0.49       0.49 r
  FIFO_TOP/FIFO_WR/U7/Y (XNOR2X2M)                        0.07       0.56 f
  FIFO_TOP/FIFO_WR/add_ptr_reg[0]/D (DFFRQX2M)            0.00       0.56 f
  data arrival time                                                  0.56

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_WR/add_ptr_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[7]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[7]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U111/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[7]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[6]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[6]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U110/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[6]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[5]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[5]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U109/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[5]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[4]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[4]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U108/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[4]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[3]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U107/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[3]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[2]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U106/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[2]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[1]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U105/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[1]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYSTEM_CONTROL/W_DATA_2_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/W_DATA_2_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/W_DATA_2_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  SYSTEM_CONTROL/W_DATA_2_reg[0]/Q (DFFRQX2M)             0.37       0.37 r
  SYSTEM_CONTROL/U104/Y (AO2B2X2M)                        0.13       0.50 r
  SYSTEM_CONTROL/W_DATA_2_reg[0]/D (DFFRQX2M)             0.00       0.50 r
  data arrival time                                                  0.50

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/W_DATA_2_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: Reg_file/Reg_file_reg[3][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[3][5]/CK (DFFSQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[3][5]/Q (DFFSQX2M)                0.46       0.46 r
  Reg_file/U234/Y (OAI2BB2X1M)                            0.16       0.62 r
  Reg_file/Reg_file_reg[3][5]/D (DFFSQX2M)                0.00       0.62 r
  data arrival time                                                  0.62

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[3][5]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: DATA_SYNC/SYNC_BUS_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: SYSTEM_CONTROL/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/SYNC_BUS_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  DATA_SYNC/SYNC_BUS_reg[5]/Q (DFFRQX2M)                  0.39       0.39 r
  DATA_SYNC/SYNC_BUS[5] (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.39 r
  SYSTEM_CONTROL/SYNC_BUS[5] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       0.39 r
  SYSTEM_CONTROL/U100/Y (INVX2M)                          0.08       0.47 f
  SYSTEM_CONTROL/U89/Y (NAND3X2M)                         0.07       0.54 r
  SYSTEM_CONTROL/U88/Y (OAI221X1M)                        0.10       0.64 f
  SYSTEM_CONTROL/current_state_reg[2]/D (DFFRQX2M)        0.00       0.64 f
  data arrival time                                                  0.64

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYSTEM_CONTROL/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U84/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U83/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U82/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U81/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U80/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U79/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U78/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U77/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[6][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U60/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U59/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U58/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U57/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U56/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U55/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U54/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U53/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[2][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][7]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][7]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U113/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][7]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][6]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][6]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U112/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][6]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][5]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][5]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U111/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][5]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][4]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][4]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U110/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][4]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][3]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][3]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U109/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][3]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][2]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][2]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U108/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][2]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][1]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][1]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U107/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][1]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[14][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[14][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[14][0]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[14][0]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U106/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[14][0]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[14][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][7]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][7]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U81/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][7]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][6]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][6]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U80/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][6]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][5]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][5]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U79/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][5]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][4]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][4]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U78/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][4]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][3]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][3]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U77/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][3]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][2]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][2]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U76/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][2]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][1]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][1]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U75/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][1]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[10][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[10][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[10][0]/CK (DFFRQX2M)              0.00       0.00 r
  Reg_file/Reg_file_reg[10][0]/Q (DFFRQX2M)               0.37       0.37 r
  Reg_file/U74/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[10][0]/D (DFFRQX2M)               0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[10][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][7]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][7]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U210/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][7]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][6]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U209/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][6]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][5]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][5]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U208/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][5]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][4]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][4]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U207/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][4]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][3]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][3]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U206/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][3]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][2]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][2]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U205/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][2]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][1]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U204/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][1]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[6][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[6][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[6][0]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U203/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[6][0]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[6][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U76/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U75/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U74/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U73/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U72/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U71/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U70/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U69/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[5][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U36/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U35/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U34/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U33/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U32/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U31/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U30/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]/CK (DFFRQX2M)        0.00       0.00 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]/Q (DFFRQX2M)         0.37       0.37 r
  FIFO_TOP/FIFO_BUFFER/U29/Y (OAI2BB2X1M)                 0.15       0.52 r
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]/D (DFFRQX2M)         0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_BUFFER/REG_reg[1][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[9][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[9][2]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[9][2]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U68/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[9][2]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[9][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[9][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[9][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[9][1]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U67/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[9][1]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[9][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[9][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[9][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[9][0]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U66/Y (OAI2BB2X1M)                             0.15       0.52 r
  Reg_file/Reg_file_reg[9][0]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[9][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][7]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][7]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U202/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][7]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][6]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U201/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][6]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][5]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][5]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U200/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][5]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][4]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][4]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U199/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][4]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][3]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][3]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U198/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][3]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][2]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][2]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U197/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][2]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][1]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U196/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][1]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Reg_file/Reg_file_reg[5][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[5][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[5][0]/Q (DFFRQX2M)                0.37       0.37 r
  Reg_file/U195/Y (OAI2BB2X1M)                            0.15       0.52 r
  Reg_file/Reg_file_reg[5][0]/D (DFFRQX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/Reg_file_reg[5][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RESET_SYNC_1/SYNC_BUS_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: RESET_SYNC_1/RST_SYNC_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  RESET_SYNC_1/RST_SYNC_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RESET_SYNC_1/SYNC_BUS_reg[0]/CK
              (internal path startpoint clocked by MASTER_CLK_2)
  Endpoint: RESET_SYNC_1/SYNC_BUS_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  RESET_SYNC_1/SYNC_BUS_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RESET_SYNC_1/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CLK_DIV_TX/flag_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/flag_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_TX/flag_reg/CK (DFFSQX2M)        0.00       0.00 r
  CLK_DIV_TX/flag_reg/Q (DFFSQX2M)         0.42       0.42 r
  CLK_DIV_TX/U18/Y (XNOR2X1M)              0.05       0.48 f
  CLK_DIV_TX/flag_reg/D (DFFSQX2M)         0.00       0.48 f
  data arrival time                                   0.48

  clock MASTER_CLK_2 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_TX/flag_reg/CK (DFFSQX2M)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: CLK_DIV_RX/flag_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/flag_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_RX/flag_reg/CK (DFFSQX2M)        0.00       0.00 r
  CLK_DIV_RX/flag_reg/Q (DFFSQX2M)         0.42       0.42 r
  CLK_DIV_RX/U18/Y (XNOR2X1M)              0.05       0.48 f
  CLK_DIV_RX/flag_reg/D (DFFSQX2M)         0.00       0.48 f
  data arrival time                                   0.48

  clock MASTER_CLK_2 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_RX/flag_reg/CK (DFFSQX2M)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: CLK_DIV_TX/out_clk_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/out_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/out_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  CLK_DIV_TX/out_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  CLK_DIV_TX/U15/Y (CLKXOR2X2M)                           0.20       0.58 f
  CLK_DIV_TX/out_clk_reg/D (DFFRQX2M)                     0.00       0.58 f
  data arrival time                                                  0.58

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/out_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: CLK_DIV_RX/out_clk_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/out_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/out_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  CLK_DIV_RX/out_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  CLK_DIV_RX/U15/Y (CLKXOR2X2M)                           0.20       0.58 f
  CLK_DIV_RX/out_clk_reg/D (DFFRQX2M)                     0.00       0.58 f
  data arrival time                                                  0.58

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/out_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: CLK_DIV_TX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[7]/Q (DFFRQX2M)                  0.41       0.41 r
  CLK_DIV_TX/U13/Y (AO2B2X1M)                             0.15       0.56 r
  CLK_DIV_TX/counter_reg[7]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[7]/Q (DFFRQX2M)                  0.41       0.41 r
  CLK_DIV_RX/U13/Y (AO2B2X1M)                             0.15       0.56 r
  CLK_DIV_RX/counter_reg[7]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U12/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_TX/counter_reg[6]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[5]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U11/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_TX/counter_reg[5]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[4]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U10/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_TX/counter_reg[4]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[3]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U9/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_TX/counter_reg[3]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U8/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_TX/counter_reg[2]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[1]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_TX/U7/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_TX/counter_reg[1]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[4]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U10/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_RX/counter_reg[4]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U12/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_RX/counter_reg[6]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[5]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U11/Y (AO2B2X1M)                             0.16       0.57 r
  CLK_DIV_RX/counter_reg[5]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[3]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U9/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_RX/counter_reg[3]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U8/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_RX/counter_reg[2]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[1]/Q (DFFRQX2M)                  0.42       0.42 r
  CLK_DIV_RX/U7/Y (AO2B2X1M)                              0.16       0.57 r
  CLK_DIV_RX/counter_reg[1]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  CLK_DIV_TX/U5/Y (AO2B2X1M)                              0.16       0.60 r
  CLK_DIV_TX/counter_reg[0]/D (DFFRQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: CLK_DIV_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  CLK_DIV_RX/U5/Y (AO2B2X1M)                              0.16       0.60 r
  CLK_DIV_RX/counter_reg[0]/D (DFFRQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: Stop_error (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00    8681.60 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/Q (DFFRQX2M)
                                                          0.76    8682.36 f
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error (Stop_Check)
                                                          0.00    8682.36 f
  SYS_UART_TOP/UART_RX_TOP/Stop_error (UART_RX_TOP)       0.00    8682.36 f
  SYS_UART_TOP/Stop_error (SYS_UART_TOP_DATA_WIDTH8)      0.00    8682.36 f
  Stop_error (out)                                        0.00    8682.36 f
  data arrival time                                               8682.36

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                       0.10    8681.70
  output external delay                                 -54.26    8627.44
  data required time                                              8627.44
  --------------------------------------------------------------------------
  data required time                                              8627.44
  data arrival time                                              -8682.36
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: Parity_error
            (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/CK (DFFRQX2M)
                                                          0.00    8681.60 r
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/Q (DFFRQX2M)
                                                          0.76    8682.36 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error (Parity_Check)
                                                          0.00    8682.36 f
  SYS_UART_TOP/UART_RX_TOP/Parity_error (UART_RX_TOP)     0.00    8682.36 f
  SYS_UART_TOP/Parity_error (SYS_UART_TOP_DATA_WIDTH8)
                                                          0.00    8682.36 f
  Parity_error (out)                                      0.00    8682.36 f
  data arrival time                                               8682.36

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                       0.10    8681.70
  output external delay                                 -54.26    8627.44
  data required time                                              8627.44
  --------------------------------------------------------------------------
  data required time                                              8627.44
  data arrival time                                              -8682.36
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: Tx_OUT (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U4/Y (AOI22X1M)            0.13       0.57 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U3/Y (INVX2M)              0.07       0.64 r
  SYS_UART_TOP/UART_TX_TOP/FSM/mux_sel[2] (FSM_TX)        0.00       0.64 r
  SYS_UART_TOP/UART_TX_TOP/MUX/mux_sel[2] (MUX)           0.00       0.64 r
  SYS_UART_TOP/UART_TX_TOP/MUX/U3/Y (NAND3BX2M)           0.64       1.27 r
  SYS_UART_TOP/UART_TX_TOP/MUX/Tx_OUT (MUX)               0.00       1.27 r
  SYS_UART_TOP/UART_TX_TOP/Tx_OUT (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.27 r
  SYS_UART_TOP/Tx_OUT (SYS_UART_TOP_DATA_WIDTH8)          0.00       1.27 r
  Tx_OUT (out)                                            0.00       1.27 r
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                       55.43


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/QN (DFFRX1M)
                                                          0.32       0.32 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U29/Y (MXI2X1M)
                                                          0.08       0.40 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/D (DFFRX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit (Data_Sampling)
                                                          0.00       0.42 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Sampled_Bit (Stop_Check)
                                                          0.00       0.42 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/U2/Y (OAI2BB2X1M)
                                                          0.09       0.51 f
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U26/Y (OAI2BB2X1M)
                                                          0.15       0.47 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/D (DFFQX2M)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U18/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U24/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U22/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U30/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U20/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/Q (DFFQX2M)
                                                          0.33       0.33 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U28/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/CK (DFFQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/Q (DFFQX2M)
                                                          0.34       0.34 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U32/Y (OAI2BB2X1M)
                                                          0.15       0.49 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/D (DFFQX2M)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/Q (DFFRQX2M)
                                                          0.35       0.35 r
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch (Start_Check)
                                                          0.00       0.35 r
  SYS_UART_TOP/UART_RX_TOP/FSM/Start_glitch (FSM)         0.00       0.35 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U43/Y (NAND4BX1M)          0.14       0.49 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U42/Y (OAI211X2M)          0.07       0.56 f
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U28/Y (CLKNAND2X2M)
                                                          0.06       0.53 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U27/Y (MXI2X1M)
                                                          0.07       0.60 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U13/Y (OAI32X1M)
                                                          0.12       0.61 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U19/Y (OAI22X1M)
                                                          0.11       0.61 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U33/Y (NOR3X2M)            0.07       0.48 f
  SYS_UART_TOP/UART_RX_TOP/FSM/start_en (FSM)             0.00       0.48 f
  SYS_UART_TOP/UART_RX_TOP/Start_Check/start_en (Start_Check)
                                                          0.00       0.48 f
  SYS_UART_TOP/UART_RX_TOP/Start_Check/U3/Y (AND2X2M)     0.13       0.61 f
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U26/Y (CLKNAND2X2M)
                                                          0.06       0.53 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U25/Y (MXI2X1M)
                                                          0.08       0.61 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U29/S (ADDHX1M)
                                                          0.11       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U8/Y (AND2X2M)     0.13       0.66 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U28/S (ADDHX1M)
                                                          0.11       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U7/Y (AND2X2M)     0.13       0.66 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U23/Y (INVX2M)     0.06       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U22/Y (AND2X2M)
                                                          0.13       0.66 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U29/Y (INVX2M)             0.09       0.49 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U27/Y (NAND3X2M)           0.09       0.58 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U34/Y (OAI31X1M)           0.08       0.66 f
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U38/Y (OAI2BB2X1M)
                                                          0.15       0.51 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U17/Y (INVX2M)     0.09       0.62 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U15/Y (OAI22X1M)
                                                          0.05       0.68 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U22/Y (NOR3X2M)            0.08       0.49 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U15/Y (AOI31X2M)           0.14       0.63 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U14/Y (NAND2X2M)           0.05       0.68 f
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U12/Y (OAI32X1M)
                                                          0.14       0.68 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U30/S (ADDHX1M)
                                                          0.11       0.55 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U9/Y (AND2X2M)     0.13       0.68 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U27/S (ADDHX1M)
                                                          0.08       0.55 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U6/Y (AND2X2M)     0.14       0.68 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/Q (DFFRQX2M)
                                                          0.50       0.50 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U34/Y (MXI2X1M)
                                                          0.12       0.62 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U33/Y (NOR2X1M)
                                                          0.06       0.69 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U31/Y (NOR3X2M)            0.11       0.59 f
  SYS_UART_TOP/UART_RX_TOP/FSM/parity_check_en (FSM)      0.00       0.59 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/parity_check_en (Parity_Check)
                                                          0.00       0.59 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/U3/Y (AO2B2X2M)
                                                          0.23       0.82 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/D (DFFRQX2M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U42/Y (CLKXOR2X2M)
                                                          0.30       0.71 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U21/Y (AND2X2M)
                                                          0.14       0.84 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: PULSE_GENRATOR_BLOCK/BEFORE_INV_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GENRATOR_BLOCK/RINC_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/CK (DFFQX2M)        0.00       0.00 r
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/Q (DFFQX2M)         0.31       0.31 r
  PULSE_GENRATOR_BLOCK/U3/Y (NOR2BX2M)                    0.04       0.35 f
  PULSE_GENRATOR_BLOCK/RINC_reg/D (DFFQX2M)               0.00       0.35 f
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENRATOR_BLOCK/RINC_reg/CK (DFFQX2M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[3]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[2]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[1]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[0]/Q (DFFRQX2M)             0.45       0.45 f
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/Q (DFFRQX2M)           0.41       0.41 r
  FIFO_TOP/FIFO_RD/U14/Y (XNOR2X2M)                       0.06       0.47 f
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U11/Y (AOI21X2M)           0.05       0.49 f
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U15/Y (AOI2B1X1M)          0.06       0.50 f
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U14/Y (OAI21BX1M)          0.10       0.53 f
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/QN (DFFRX1M)           0.37       0.37 f
  FIFO_TOP/FIFO_RD/U19/Y (CLKXOR2X2M)                     0.18       0.55 f
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/D (DFFRX1M)            0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  SYS_UART_TOP/UART_TX_TOP/serial/U22/Y (NOR2X2M)         0.08       0.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: PULSE_GENRATOR_BLOCK/RINC_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENRATOR_BLOCK/RINC_reg/CK (DFFQX2M)              0.00       0.00 r
  PULSE_GENRATOR_BLOCK/RINC_reg/Q (DFFQX2M)               0.32       0.32 f
  PULSE_GENRATOR_BLOCK/RINC (PULSE_GENRATOR_BLOCK)        0.00       0.32 f
  FIFO_TOP/RINC (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       0.32 f
  FIFO_TOP/FIFO_RD/RINC (FIFO_RD_ADDRESS_BITS3)           0.00       0.32 f
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.08       0.41 r
  FIFO_TOP/FIFO_RD/U6/Y (NOR2X2M)                         0.05       0.46 f
  FIFO_TOP/FIFO_RD/U12/Y (NAND2X2M)                       0.07       0.53 r
  FIFO_TOP/FIFO_RD/U7/Y (XNOR2X2M)                        0.09       0.61 f
  FIFO_TOP/FIFO_RD/add_ptrr_reg[2]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_RD/add_ptrr_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GENRATOR_BLOCK/BEFORE_INV_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U4/Y (AOI22X1M)            0.13       0.57 f
  SYS_UART_TOP/UART_TX_TOP/FSM/busy (FSM_TX)              0.00       0.57 f
  SYS_UART_TOP/UART_TX_TOP/busy (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       0.57 f
  SYS_UART_TOP/PULSE_GEN (SYS_UART_TOP_DATA_WIDTH8)       0.00       0.57 f
  PULSE_GENRATOR_BLOCK/PULSE_GEN (PULSE_GENRATOR_BLOCK)
                                                          0.00       0.57 f
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/D (DFFQX2M)         0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U18/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U14/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U17/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U13/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U19/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U15/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U16/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  SYS_UART_TOP/UART_TX_TOP/serial/U12/Y (AO22X1M)         0.14       0.51 r
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: PULSE_GENRATOR_BLOCK/RINC_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENRATOR_BLOCK/RINC_reg/CK (DFFQX2M)              0.00       0.00 r
  PULSE_GENRATOR_BLOCK/RINC_reg/Q (DFFQX2M)               0.32       0.32 f
  PULSE_GENRATOR_BLOCK/RINC (PULSE_GENRATOR_BLOCK)        0.00       0.32 f
  FIFO_TOP/RINC (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       0.32 f
  FIFO_TOP/FIFO_RD/RINC (FIFO_RD_ADDRESS_BITS3)           0.00       0.32 f
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.08       0.41 r
  FIFO_TOP/FIFO_RD/U6/Y (NOR2X2M)                         0.05       0.46 f
  FIFO_TOP/FIFO_RD/U18/Y (CLKXOR2X2M)                     0.20       0.66 f
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/D (DFFRQX2M)           0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U5/Y (NOR3X2M)             0.08       0.52 f
  SYS_UART_TOP/UART_TX_TOP/FSM/ser_en (FSM_TX)            0.00       0.52 f
  SYS_UART_TOP/UART_TX_TOP/serial/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.52 f
  SYS_UART_TOP/UART_TX_TOP/serial/U4/Y (INVX2M)           0.10       0.62 r
  SYS_UART_TOP/UART_TX_TOP/serial/U6/Y (AOI211X2M)        0.05       0.67 f
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_UART_TOP/UART_TX_TOP/serial/U25/Y (INVX2M)          0.07       0.49 f
  SYS_UART_TOP/UART_TX_TOP/serial/U21/Y (AOI22X1M)        0.10       0.59 r
  SYS_UART_TOP/UART_TX_TOP/serial/U20/Y (OAI2BB2X1M)      0.08       0.68 f
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


1
