I 000046 55 731           1562031052915 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562031052916 2019.07.01 22:30:52)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 91c3c19e94c6c187959283cbc19795979597949693)
	(_ent
		(_time 1562030903441)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000044 55 2059          1562030903527 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1562030903528 2019.07.01 22:28:23)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 020d00045354531400024159560403045105070403)
	(_ent
		(_time 1562030903522)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000052 55 889           1562030903180 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562030903181 2019.07.01 22:28:23)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code aba4abfcaafdfabefcaab8f1acadfeacafaca9adfd)
	(_ent
		(_time 1562030903176)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(3))(2(1))(2(0))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000053 55 3559          1562030902844 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562030902845 2019.07.01 22:28:22)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 626d61623635637560677038656431673465676437)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562030903215 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562030903216 2019.07.01 22:28:23)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code cac5cf9f9a9c9adcc99d8c90cfcccfcc9ecc9ccdc8)
	(_ent
		(_time 1562030903211)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562030903254 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562030903255 2019.07.01 22:28:23)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code f9f6fda8f8adfbefaeadeca3fcfcaffefbfffcfffe)
	(_ent
		(_time 1562030903250)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 9081          1562031038299 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031038300 2019.07.01 22:30:38)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 80d7848f88d7d196d08395dbd5868986d686d58685)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 159(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 172(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 179(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 185(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 207(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000050 55 2797          1562030903104 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562030903105 2019.07.01 22:28:23)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 5c53545f0b085e4a5a0e44055b5b5e5a595a5b5a55)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562030902888 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562030902889 2019.07.01 22:28:22)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 828d8b8c86d68094898496db85858084878485848b)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1562030902768 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562030902769 2019.07.01 22:28:22)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 141b1d13454243034446064f4012171310121d1242)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4704          1562030902722 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562030902723 2019.07.01 22:28:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e5ebbab6b5b3b2f2e6e5f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 955           1562030903070 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562030903071 2019.07.01 22:28:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3d3235383c6b6a2a3b682f66693b3e3a393b343b6b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000051 55 1415          1562030903338 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562030903339 2019.07.01 22:28:23)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 47481145451047521343501d144211404541424140)
	(_ent
		(_time 1562030903334)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562030903376 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562030903377 2019.07.01 22:28:23)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 76792077752176602877642d2e7320707770757075)
	(_ent
		(_time 1562030903371)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 12936         1562031046589 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562031046590 2019.07.01 22:30:46)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code d98c8c8bd98f8dce8c8e9d8381ded9dedadf8ddfd0)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000054 55 1083          1562030903492 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562030903493 2019.07.01 22:28:23)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code e3ecb5b1e5b4e4f4e5e4fab8b2e5b0e5e6e4ebe5e2)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000043 55 901           1562030903036 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562030903037 2019.07.01 22:28:23)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1e101f1948484a081c110e444c191e181d191e181d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4233          1562030902924 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562030902925 2019.07.01 22:28:22)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b1bfb3e5b5e6e2a7bde7a2eae4b7b4b6b3b4e7b7b7)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000051 55 691           1562030903574 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562030903575 2019.07.01 22:28:23)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 313f313438666c273637256b333734373736353233)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 871           1562030903003 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562030903004 2019.07.01 22:28:23)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code fff1fcafa0a8ace9aaaceea5fdfaa9f9faf8f7f8fb)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000053 55 3511          1562030902687 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562030902688 2019.07.01 22:28:22)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c6c99393c99091d1c6c9d39cc3c0c7c390c092c0cf)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1487          1562030902961 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562030902962 2019.07.01 22:28:22)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d0ded482d58687c7d682c28a84d685d6d3d6d8d586)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000051 55 2398          1562030903410 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562030903411 2019.07.01 22:28:23)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 959b909b92c2c882929b80cc9293979394939693c7)
	(_ent
		(_time 1562030903406)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000050 55 9251          1562031366011 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031366012 2019.07.01 22:36:06)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 97c0939998c0c681c79582ccc2919e91c191c29192)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000050 55 9251          1562031414334 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031414335 2019.07.01 22:36:54)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 5f5c0f5d01080e490f5d4a040a59565909590a595a)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
V 000044 55 2182          1562031787581 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562031787582 2019.07.01 22:43:07)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 61666061333730776360223a356760673266646760)
	(_ent
		(_time 1562031787577)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562032153639 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032153640 2019.07.01 22:49:13)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4f18484d4a191e594d4e0c141b494e491c484a494e)
	(_ent
		(_time 1562032153637)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562032155220 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032155221 2019.07.01 22:49:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 792e2b78232f286f7b783a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000053 55 2967          1562032161570 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562032161571 2019.07.01 22:49:21)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4115474349171656414e541b444740441747154748)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562032161581 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562032161582 2019.07.01 22:49:21)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 51040052590705460406150b095651565257055758)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562032161609 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562032161610 2019.07.01 22:49:21)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 70257c71252627677370622b247673777476797626)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562032161645 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562032161646 2019.07.01 22:49:21)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8fda83818cd9d898dfdd9dd4db898c888b898689d9)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9278          1562032161684 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562032161685 2019.07.01 22:49:21)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code affaaff9f1f8feb9ffaebaf4faa9a6a9f9a9faa9aa)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((C)(BUS2593(d_31_0)))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562032161719 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562032161720 2019.07.01 22:49:21)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code dd88db8fdf8adccadfd8cf87dadb8ed88bdad8db88)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562032161753 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562032161754 2019.07.01 22:49:21)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code fda8f1adafa9ffebf6fbe9a4fafafffbf8fbfafbf4)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562032161789 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562032161790 2019.07.01 22:49:21)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1c48181b4a4b4f0a104a0f47491a191b1e194a1a1a)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562032161873 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562032161874 2019.07.01 22:49:21)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7a2e787b2e2c2d6d7c2868202e7c2f7c797c727f2c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562032161904 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562032161905 2019.07.01 22:49:21)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 99cd9c9699ceca8fccca88c39b9ccf9f9c9e919e9d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562032161943 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562032161944 2019.07.01 22:49:21)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b8ecbeecb3eeecaebab7a8e2eabfb8bebbbfb8bebb)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 955           1562032161977 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562032161978 2019.07.01 22:49:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d782d885858180c0d182c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562032162013 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562032162014 2019.07.01 22:49:22)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f7a2f8a7f4a3f5e1f1a5efaef0f0f5f1f2f1f0f1fe)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562032162049 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562032162050 2019.07.01 22:49:22)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 26732022247176302223347c762022202220232124)
	(_ent
		(_time 1562032162045)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562032162078 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562032162079 2019.07.01 22:49:22)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 45104347131314501244561f424310424142474313)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562032162113 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562032162114 2019.07.01 22:49:22)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 64316764613234726733223e616261623062326366)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562032162143 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562032162144 2019.07.01 22:49:22)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 83d6818c88d78195d4d796d98686d5848185868584)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562032162189 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562032162190 2019.07.01 22:49:22)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code b2e7e1e6b5e5b2a7e6b6a5e8e1b7e4b5b0b4b7b4b5)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562032162221 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562032162222 2019.07.01 22:49:22)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code d1848283d586d1c78fd0c38a89d487d7d0d7d2d7d2)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562032162254 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562032162255 2019.07.01 22:49:22)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f1a5f1a0f2a6ace6f6ffe4a8f6f7f3f7f0f7f2f7a3)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562032162288 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562032162289 2019.07.01 22:49:22)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 10451917144740061413024a401614161416151712)
	(_ent
		(_time 1562032162280)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562032162321 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562032162322 2019.07.01 22:49:22)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 2f7a732a7c782838292836747e297c292a2827292e)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562032162347 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032162348 2019.07.01 22:49:22)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4e1b474c48181f584c4f0d151a484f481d494b484f)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562032162382 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562032162383 2019.07.01 22:49:22)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6e3a656e3339337869687a346c686b6868696a6d6c)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000046 55 731           1562032183116 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562032183117 2019.07.01 22:49:43)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 6c6b646c3b3b3c7a686f7e363c6a686a686a696b6e)
	(_ent
		(_time 1562032162279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9278          1562032723873 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562032723874 2019.07.01 22:58:43)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code cac9c69e939d9bdc9acbdf919fccc3cc9ccc9fcccf)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((C)(BUS2593(d_31_0)))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000059 55 978           1562032726015 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562032726016 2019.07.01 22:58:46)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 26262d22757071312077347d7220252122202f2070)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000044 55 2377          1562033173217 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033173218 2019.07.01 23:06:13)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 090c0d0f535f581f0b084a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033174127 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033174128 2019.07.01 23:06:14)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 94919d9bc3c2c5829695d7cfc0929592c793919295)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033174998 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033174999 2019.07.01 23:06:14)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code fffaacaffaa9aee9fdfebca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033175718 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033175719 2019.07.01 23:06:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code cdc89998ca9b9cdbcfcc8e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033332758 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033332759 2019.07.01 23:08:52)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 35623030636364233734766e613334336632303334)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000050 55 9302          1562033396079 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033396080 2019.07.01 23:09:56)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 959ac29b98c2c483c5c380cec0939c93c393c09390)
	(_ent
		(_time 1562033396076)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 2967          1562033489849 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562033489850 2019.07.01 23:11:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code daddd088828c8dcddad5cf80dfdcdbdf8cdc8edcd3)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562033489857 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562033489858 2019.07.01 23:11:29)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code eaecb7b9b2bcbefdbfbdaeb0b2edeaede9ecbeece3)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562033489886 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562033489887 2019.07.01 23:11:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fafcfaaafeacadedf9fae8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562033489919 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562033489920 2019.07.01 23:11:29)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 191f411e454f4e0e494b0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9302          1562033489941 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033489942 2019.07.01 23:11:29)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 383e6c3c386f692e686e2d636d3e313e6e3e6d3e3d)
	(_ent
		(_time 1562033396075)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562033489966 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562033489967 2019.07.01 23:11:29)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 57510554060056405552450d505104520150525102)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562033490000 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562033490001 2019.07.01 23:11:30)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 77712f76762375617c71632e70707571727170717e)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562033490037 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562033490038 2019.07.01 23:11:30)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9691c59995c1c5809ac085cdc39093919493c09090)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562033490075 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562033490076 2019.07.01 23:11:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b5b2e0e1b5e3e2a2b3e7a7efe1b3e0b3b6b3bdb0e3)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562033490099 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562033490100 2019.07.01 23:11:30)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d4d38686d98387c28187c58ed6d182d2d1d3dcd3d0)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562033490130 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562033490131 2019.07.01 23:11:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f4f3a5a4f3a2a0e2f6fbe4aea6f3f4f2f7f3f4f2f7)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 978           1562033490163 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033490164 2019.07.01 23:11:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1315481445454404154201484715101417151a1545)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562033490187 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562033490188 2019.07.01 23:11:30)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 323469373466302434602a6b35353034373435343b)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562033490223 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562033490224 2019.07.01 23:11:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 51570252540601475554430b015755575557545653)
	(_ent
		(_time 1562033490220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562033490252 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562033490253 2019.07.01 23:11:30)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 71772270232720642670622b767724767576737727)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562033490282 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562033490283 2019.07.01 23:11:30)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9096c69f91c6c08693c7d6ca95969596c496c69792)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562033490312 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562033490313 2019.07.01 23:11:30)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code afa9f8f9f1fbadb9f8fbbaf5aaaaf9a8ada9aaa9a8)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562033490342 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562033490343 2019.07.01 23:11:30)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code cec8c89b9e99cedb9acad9949dcb98c9ccc8cbc8c9)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562033490368 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562033490369 2019.07.01 23:11:30)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code ded8d88c8e89dec880dfcc8586db88d8dfd8ddd8dd)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562033490398 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562033490399 2019.07.01 23:11:30)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code fdfaa8acabaaa0eafaf3e8a4fafbfffbfcfbfefbaf)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562033490429 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033490430 2019.07.01 23:11:30)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 1d1b4f1a4d4a4d0b191e0f474d1b191b191b181a1f)
	(_ent
		(_time 1562033490422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562033490463 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562033490464 2019.07.01 23:11:30)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 3c3a3b386a6b3b2b3a3b25676d3a6f3a393b343a3d)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562033490490 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033490491 2019.07.01 23:11:30)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5b5d09585a0d0a4d595a18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562033490525 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562033490526 2019.07.01 23:11:30)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 7a7d2a7b232d276c7d7c6e20787c7f7c7c7d7e7978)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 2967          1562033749127 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562033749128 2019.07.01 23:15:49)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code acfdfafbf6fafbbbaca3b9f6a9aaada9faaaf8aaa5)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562033749140 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562033749141 2019.07.01 23:15:49)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code bbebbaefe0edefaceeecffe1e3bcbbbcb8bdefbdb2)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562033749167 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562033749168 2019.07.01 23:15:49)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cb9b979ecc9d9cdcc8cbd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562033749193 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562033749194 2019.07.01 23:15:49)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code eabab6b9eebcbdfdbab8f8b1beece9edeeece3ecbc)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9302          1562033749214 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033749215 2019.07.01 23:15:49)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code faaaaaaba3adabecaaacefa1affcf3fcacfcaffcff)
	(_ent
		(_time 1562033396075)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562033749235 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562033749236 2019.07.01 23:15:49)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 19494c1e464e180e1b1c0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562033749269 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562033749270 2019.07.01 23:15:49)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 3868673d366c3a2e333e2c613f3f3a3e3d3e3f3e31)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562033749298 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562033749299 2019.07.01 23:15:49)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 58090c5b550f0b4e540e4b030d5e5d5f5a5d0e5e5e)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(9)(3)(5)(6))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(9)(4)(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562033749331 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562033749332 2019.07.01 23:15:49)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 77262576752120607125652d2371227174717f7221)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562033749349 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562033749350 2019.07.01 23:15:49)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 86d7d38889d1d590d3d597dc8483d08083818e8182)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562033749375 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562033749376 2019.07.01 23:15:49)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a6f7f0f1a3f0f2b0a4a9b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 978           1562033749402 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033749403 2019.07.01 23:15:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b5e5eae1e5e3e2a2b3e4a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562033749429 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562033749430 2019.07.01 23:15:49)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d5858a87d481d7c3d387cd8cd2d2d7d3d0d3d2d3dc)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562033749462 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562033749463 2019.07.01 23:15:49)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f4a4a3a4f4a3a4e2f0f1e6aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1562033749460)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562033749488 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562033749489 2019.07.01 23:15:49)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 131512144345420644120049141546141714111545)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562033749518 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562033749519 2019.07.01 23:15:49)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 323436373164622431657468373437346634643530)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562033749549 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562033749550 2019.07.01 23:15:49)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 525457505806504405064708575704555054575455)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562033749582 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562033749583 2019.07.01 23:15:49)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 71772570752671642575662b227427767377747776)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562033749606 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562033749607 2019.07.01 23:15:49)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 8086d48e85d78096de8192dbd885d6868186838683)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562033749629 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562033749630 2019.07.01 23:15:49)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code a0a7a7f6a2f7fdb7a7aeb5f9a7a6a2a6a1a6a3a6f2)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562033749651 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033749652 2019.07.01 23:15:49)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code afa9aef8fdf8ffb9abacbdf5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1562033749647)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562033749679 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562033749680 2019.07.01 23:15:49)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code cfc99b9b9c98c8d8c9c8d6949ec99cc9cac8c7c9ce)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562033749714 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033749715 2019.07.01 23:15:49)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code eee8efbde8b8bff8ecefadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562033749749 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562033749750 2019.07.01 23:15:49)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 1d1a1f1a414a400b1a1b09471f1b181b1b1a191e1f)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000046 55 731           1562033764895 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033764896 2019.07.01 23:16:04)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 41441343441611574542531b114745474547444643)
	(_ent
		(_time 1562033749646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000059 55 978           1562033908866 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033908867 2019.07.01 23:18:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2a2fef5f5f4f5b5a4f3b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033925974 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033925975 2019.07.01 23:18:45)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 77237f76252120607126652c2371747073717e7121)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033956106 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033956107 2019.07.01 23:19:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 24202a20757273332275367f7022272320222d2272)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033998014 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033998015 2019.07.01 23:19:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e6b3beb5b5b0b1f1e0b7f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(33686018 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562034038736 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034038737 2019.07.01 23:20:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f5f5f5a5a5a3a2e2f3a4e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562034063454 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034063455 2019.07.01 23:21:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 84d1dc8ad5d2d39382d596dfd082878380828d82d2)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50463234 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562034123720 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034123721 2019.07.01 23:22:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code edb9e1beecbbbafaebbcffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 946           1562034218622 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034218623 2019.07.01 23:23:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 989c9997c5cecf8f9ec98ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 930           1562034223417 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034223418 2019.07.01 23:23:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 55500e56050302425304470e0153565251535c5303)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 12936         1562034889914 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562034889915 2019.07.01 23:34:49)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code d9d98b8bd98f8dce8c8e9d8381ded9dedadf8ddfd0)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000059 55 960           1562035004570 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562035004571 2019.07.01 23:36:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b9bdb6ede5efeeaebfe8abe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50463234 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000044 55 2377          1562035455710 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562035455711 2019.07.01 23:44:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code fef8f7aef8a8afe8fcffbda5aaf8fff8adf9fbf8ff)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000059 55 960           1562035490958 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562035490959 2019.07.01 23:44:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b0bfbbe4e5e6e7a7b6e1a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036007924 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036007925 2019.07.01 23:53:27)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1918161e454f4e0e1f480b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(50463234 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036091711 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036091712 2019.07.01 23:54:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5e0a035d5e080949580f4c050a585d595a58575808)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036108409 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036108410 2019.07.01 23:55:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9dcdc1929ccbca8a9bcc8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33686018 3)
		(50463234 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036125434 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036125435 2019.07.01 23:55:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 15171d12454342021344074e4113161211131c1343)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036164046 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036164047 2019.07.01 23:56:04)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f6a4f8a6a5a0a1e1f0a7e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036175980 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036175981 2019.07.01 23:56:15)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 87818889d5d1d09081d695dcd381848083818e81d1)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562036454650 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036454651 2019.07.02 00:00:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 17151910454140001146054c4311141013111e1141)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562036735154 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036735155 2019.07.02 00:05:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dbd58789dc8d8cccdd8ac9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 3)
		(33686018 2)
		(50463234 2)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562037981055 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562037981056 2019.07.02 00:26:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9e9196919ec8c989999a8cc5ca989d999a989798c8)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562038788028 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562038788029 2019.07.02 00:39:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d685de84858081c1d6d6c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562038883335 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562038883336 2019.07.02 00:41:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 27242823757170302727357c7321242023212e2171)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33751554 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562039006146 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039006147 2019.07.02 00:43:26)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e3e6efb0b5b5b4f4e3e3f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562039045738 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039045739 2019.07.02 00:44:05)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8ddf84838cdbda9a8d8d9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039077193 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039077194 2019.07.02 00:44:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6a68316a6e3c3d7d6a6a78313e6c696d6e6c636c3c)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039116201 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039116202 2019.07.02 00:45:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d281d880858485c5d2d2c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039144778 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039144779 2019.07.02 00:45:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 64676e64353233736464763f3062676360626d6232)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039166711 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039166712 2019.07.02 00:46:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 16411611454041011616044d4210151112101f1040)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039184003 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039184004 2019.07.02 00:46:24)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a7f4fdf0f5f1f0b0a7a7b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039203888 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039203889 2019.07.02 00:46:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 595c015a050f0e4e59594b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039207680 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039207681 2019.07.02 00:46:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1f1d1f181c4948081f1f0d444b191c181b19161949)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039208633 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039208634 2019.07.02 00:46:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d8da828a858e8fcfd8d8ca838cdedbdfdcded1de8e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039233773 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039233774 2019.07.02 00:47:13)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0c5b530a0a5a5b1b0c0c1e57580a0f0b080a050a5a)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039269271 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039269272 2019.07.02 00:47:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b8bdb8ece5eeefafb8b8aae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(50463234 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039283286 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039283287 2019.07.02 00:48:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 78797179252e2f6f78786a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039335743 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039335744 2019.07.02 00:48:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5d58005e5c0b0a4a5d5d4f06095b5e5a595b545b0b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039361804 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039361805 2019.07.02 00:49:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2c7b26282a7a7b3b2c2c3e77782a2f2b282a252a7a)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039418506 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039418507 2019.07.02 00:50:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aba5a2fcacfdfcbcababb9f0ffada8acafada2adfd)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039441184 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039441185 2019.07.02 00:50:41)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3b693b3e3c6d6c2c3b3b29606f3d383c3f3d323d6d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039477018 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039477019 2019.07.02 00:51:17)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3e3e323b3e6869293e3e2c656a383d393a38373868)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040149166 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040149167 2019.07.02 01:02:29)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cb9cc49ecc9d9cdccbcbd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000051 55 2019          1562040575286 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562040575287 2019.07.02 01:09:35)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 585c5a5a580c5a4e0f084d025d5d0e5f5a5e5d5e5f)
	(_ent
		(_time 1562040575282)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 9522          1562040641887 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562040641888 2019.07.02 01:10:41)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 7a7e2d7a232d2b6c2a2b6f212f7c737c2c7c2f7c7f)
	(_ent
		(_time 1562040641882)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 134(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 135(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 135(_arch(_uni))))
		(_sig(_int BUS3590 16 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 137(_arch(_uni))))
		(_sig(_int BUS4096 16 0 138(_arch(_uni))))
		(_sig(_int BUS544 16 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000052 55 1787          1562040748182 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562040748183 2019.07.02 01:12:28)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code b3e6e6e7b1e5e3a5b0e4f5e9b6b5b6b5e7b5e5b4b1)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(6)(6(2))(6(1))(6(0))(7)(8)(9)(4))(_sens(6)(0)(1)(2)(3(2))(3(3))(5))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000054 55 5913          1562040820646 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562040820647 2019.07.02 01:13:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c7949692c590c7d199c7d59c9fc291c1c6c1c4c1c4)
	(_ent
		(_time 1562040820639)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 13163         1562040844515 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562040844516 2019.07.02 01:14:04)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0a085d0c525c5e1d5f5a4e50520d0a0d090c5e0c03)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 146(_arch(_uni))))
		(_sig(_int BUS3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 148(_arch(_uni))))
		(_sig(_int BUS3355 24 0 149(_arch(_uni))))
		(_sig(_int BUS3363 20 0 150(_arch(_uni))))
		(_sig(_int BUS3389 20 0 151(_arch(_uni))))
		(_sig(_int BUS3517 20 0 152(_arch(_uni))))
		(_sig(_int BUS3532 24 0 153(_arch(_uni))))
		(_sig(_int BUS3540 20 0 154(_arch(_uni))))
		(_sig(_int BUS5239 24 0 155(_arch(_uni))))
		(_sig(_int BUS5243 20 0 156(_arch(_uni))))
		(_sig(_int BUS5247 20 0 157(_arch(_uni))))
		(_sig(_int BUS5255 20 0 158(_arch(_uni))))
		(_sig(_int BUS5259 20 0 159(_arch(_uni))))
		(_sig(_int BUS5263 22 0 160(_arch(_uni))))
		(_sig(_int BUS5267 21 0 161(_arch(_uni))))
		(_sig(_int BUS5717 20 0 162(_arch(_uni))))
		(_sig(_int BUS5721 20 0 163(_arch(_uni))))
		(_sig(_int BUS5800 21 0 164(_arch(_uni))))
		(_sig(_int BUS6149 24 0 165(_arch(_uni))))
		(_sig(_int BUS6588 20 0 166(_arch(_uni))))
		(_sig(_int BUS6592 20 0 167(_arch(_uni))))
		(_sig(_int BUS6691 24 0 168(_arch(_uni))))
		(_sig(_int BUS6738 20 0 169(_arch(_uni))))
		(_sig(_int BUS6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
V 000053 55 2967          1562040849138 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562040849139 2019.07.02 01:14:09)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1b191d1c404d4c0c1b140e411e1d1a1e4d1d4f1d12)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 13163         1562040849154 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562040849155 2019.07.02 01:14:09)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 2b287a2f707d7f3c7e7b6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 146(_arch(_uni))))
		(_sig(_int BUS3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 148(_arch(_uni))))
		(_sig(_int BUS3355 24 0 149(_arch(_uni))))
		(_sig(_int BUS3363 20 0 150(_arch(_uni))))
		(_sig(_int BUS3389 20 0 151(_arch(_uni))))
		(_sig(_int BUS3517 20 0 152(_arch(_uni))))
		(_sig(_int BUS3532 24 0 153(_arch(_uni))))
		(_sig(_int BUS3540 20 0 154(_arch(_uni))))
		(_sig(_int BUS5239 24 0 155(_arch(_uni))))
		(_sig(_int BUS5243 20 0 156(_arch(_uni))))
		(_sig(_int BUS5247 20 0 157(_arch(_uni))))
		(_sig(_int BUS5255 20 0 158(_arch(_uni))))
		(_sig(_int BUS5259 20 0 159(_arch(_uni))))
		(_sig(_int BUS5263 22 0 160(_arch(_uni))))
		(_sig(_int BUS5267 21 0 161(_arch(_uni))))
		(_sig(_int BUS5717 20 0 162(_arch(_uni))))
		(_sig(_int BUS5721 20 0 163(_arch(_uni))))
		(_sig(_int BUS5800 21 0 164(_arch(_uni))))
		(_sig(_int BUS6149 24 0 165(_arch(_uni))))
		(_sig(_int BUS6588 20 0 166(_arch(_uni))))
		(_sig(_int BUS6592 20 0 167(_arch(_uni))))
		(_sig(_int BUS6691 24 0 168(_arch(_uni))))
		(_sig(_int BUS6738 20 0 169(_arch(_uni))))
		(_sig(_int BUS6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
V 000058 55 4704          1562040849184 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562040849185 2019.07.02 01:14:09)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3b38373e3c6d6c2c383b29606f3d383c3f3d323d6d)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
V 000059 55 12003         1562040849221 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562040849222 2019.07.02 01:14:09)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 696a6569353f3e7e393b7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
V 000050 55 9522          1562040849258 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562040849259 2019.07.02 01:14:09)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 898a898688ded89fd9d89cd2dc8f808fdf8fdc8f8c)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 134(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 135(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 135(_arch(_uni))))
		(_sig(_int BUS3590 16 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 137(_arch(_uni))))
		(_sig(_int BUS4096 16 0 138(_arch(_uni))))
		(_sig(_int BUS544 16 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562040849290 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562040849291 2019.07.02 01:14:09)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a8abaefff6ffa9bfaaadbaf2afaefbadfeafadaefd)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
V 000050 55 1218          1562040849332 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562040849333 2019.07.02 01:14:09)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code d7d4db85d683d5c1dcd1c38ed0d0d5d1d2d1d0d1de)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000054 55 4233          1562040849365 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562040849366 2019.07.02 01:14:09)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code f6f4f1a6f5a1a5e0faa0e5ada3f0f3f1f4f3a0f0f0)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000055 55 1487          1562040849407 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562040849408 2019.07.02 01:14:09)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 25272721257372322377377f7123702326232d2073)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000054 55 871           1562040849436 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562040849437 2019.07.02 01:14:09)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 44464146491317521117551e4641124241434c4340)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000043 55 901           1562040849469 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562040849470 2019.07.02 01:14:09)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6361656363353775616c7339316463656064636560)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 969           1562040849505 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040849506 2019.07.02 01:14:09)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 83808c8dd5d5d494838391d8d785808487858a85d5)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000050 55 2797          1562040849534 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562040849535 2019.07.02 01:14:09)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code a2a1adf5a4f6a0b4a4f0bafba5a5a0a4a7a4a5a4ab)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562040849571 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562040849572 2019.07.02 01:14:09)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c1c2c694c49691d7c5c4d39b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1562040849567)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562040849607 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562040849608 2019.07.02 01:14:09)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e0e3e7b3b3b6b1f5b7e1f3bae7e6b5e7e4e7e2e6b6)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
V 000052 55 1787          1562040849645 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562040849646 2019.07.02 01:14:09)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 0f0c0c0958595f190c5849550a090a095b0959080d)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
V 000051 55 2019          1562040849678 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562040849679 2019.07.02 01:14:09)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 2f2c2d2a717b2d39787f3a752a2a79282d292a2928)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
V 000051 55 1415          1562040849714 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562040849715 2019.07.02 01:14:09)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 4e4d1d4c1e194e5b1a4a59141d4b18494c484b4849)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5913          1562040849755 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562040849756 2019.07.02 01:14:09)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 7d7e2e7c2c2a7d6b237d6f2625782b7b7c7b7e7b7e)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000051 55 2398          1562040849784 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562040849785 2019.07.02 01:14:09)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9c9e9c92cdcbc18b9b9289c59b9a9e9a9d9a9f9ace)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
V 000046 55 731           1562040849823 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562040849824 2019.07.02 01:14:09)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code bbb8bdefedecebadbfb8a9e1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1562040849814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000054 55 1083          1562040849862 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562040849863 2019.07.02 01:14:09)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code eae9b9b8bebdedfdecedf3b1bbecb9ecefede2eceb)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562040849901 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562040849902 2019.07.02 01:14:09)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 090a000f535f581f0b084a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562040849944 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562040849945 2019.07.02 01:14:09)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 383a333d386f652e3f3e2c623a3e3d3e3e3f3c3b3a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000059 55 969           1562040875678 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040875679 2019.07.02 01:14:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfebe5ebbce9e8a8bfbfade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040880972 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040880973 2019.07.02 01:14:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6f3d676f6c3938786f6f7d343b696c686b69666939)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040899317 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040899318 2019.07.02 01:14:59)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 17101710454140001717054c4311141013111e1141)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040918181 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040918182 2019.07.02 01:15:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c3c3c896959594d4c3c3d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 967           1562040966197 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040966198 2019.07.02 01:16:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 52550e5105040545525240090654515556545b5404)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 197122)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040970994 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040970995 2019.07.02 01:16:10)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0f0a07090c5958180f0f1d545b090c080b09060959)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040972010 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040972011 2019.07.02 01:16:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 07020b01555150100707155c5301040003010e0151)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 878           1562041110249 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562041110250 2019.07.02 01:18:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 11121916454746061111034a451712161517181747)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000053 55 3559          1562041685815 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562041685816 2019.07.02 01:28:05)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5b5c51585f0c5a4c595e49015c5d085e0d5c5e5d0e)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
V 000054 55 5913          1562041687642 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562041687643 2019.07.02 01:28:07)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 7f7b2b7e2c287f69217f6d24277a29797e797c797c)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000052 55 895           1562041690368 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562041690369 2019.07.02 01:28:10)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 1e1a4d1918484f0b491f0d4419184b191a191c1848)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 969           1562041698543 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562041698544 2019.07.02 01:28:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0a08510c0e5c5d1d0a0a18515e0c090d0e0c030c5c)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562041740692 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562041740693 2019.07.02 01:29:00)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b6e5e9e2e5e0e1a1b6b6a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000059 55 969           1562041744961 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562041744962 2019.07.02 01:29:04)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 60666960353637776060723b346663676466696636)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2967          1562063110957 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562063110958 2019.07.02 07:25:10)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1214421519444505121d074817141317441446141b)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 15179         1562063110963 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562063110964 2019.07.02 07:25:10)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 21262625297775367471657b792621262227752728)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 146(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 149(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562063110988 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063110989 2019.07.02 07:25:10)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 40471a42151617574340521b144643474446494616)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562063111013 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562063111014 2019.07.02 07:25:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 50570a53050607470002420b045653575456595606)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9882          1562063111035 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063111036 2019.07.02 07:25:11)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 6f68396e31383e793f3e7a343a69666939693a696a)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562063111062 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063111063 2019.07.02 07:25:11)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7f782f7e7f287e687d7a6d2578792c7a29787a792a)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562063111090 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562063111091 2019.07.02 07:25:11)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9e99c491cdca9c8895988ac799999c989b98999897)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562063111118 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562063111119 2019.07.02 07:25:11)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code bdbbece9eceaeeabb1ebaee6e8bbb8babfb8ebbbbb)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562063111149 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562063111150 2019.07.02 07:25:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code dddb8a8f8c8b8acadb8fcf8789db88dbdedbd5d88b)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562063111177 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562063111178 2019.07.02 07:25:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code fcfaacaca6abafeaa9afeda6fef9aafaf9fbf4fbf8)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562063111203 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562063111204 2019.07.02 07:25:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0c0a580a5c5a581a0e031c565e0b0c0a0f0b0c0a0f)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 878           1562063111225 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562063111226 2019.07.02 07:25:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2b2c762f2c7d7c3c2b2b39707f2d282c2f2d222d7d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562063111246 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562063111247 2019.07.02 07:25:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 3a3d673f6f6e382c3c6822633d3d383c3f3c3d3c33)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562063111269 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562063111270 2019.07.02 07:25:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5a5d0f590f0d0a4c5e5f48000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1562063111267)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562063111288 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562063111289 2019.07.02 07:25:11)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 696e3c69333f387c3e687a336e6f3c6e6d6e6b6f3f)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562063111310 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562063111311 2019.07.02 07:25:11)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 797e2978712f296f7a2e3f237c7f7c7f2d7f2f7e7b)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 2019          1562063111332 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562063111333 2019.07.02 07:25:11)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 989fc99698cc9a8ecfc88dc29d9dce9f9a9e9d9e9f)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562063111355 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562063111356 2019.07.02 07:25:11)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code a8afa8ffa5ffa8bdfcacbff2fbadfeafaaaeadaeaf)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5913          1562063111379 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063111380 2019.07.02 07:25:11)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c7c0c792c590c7d199c7d59c9fc291c1c6c1c4c1c4)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562063111401 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063111402 2019.07.02 07:25:11)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code d7d18484d2808ac0d0d9c28ed0d1d5d1d6d1d4d185)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562063111425 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562063111426 2019.07.02 07:25:11)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code f6f1a3a6f4a1a6e0f2f5e4aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1562063111420)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562063111447 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562063111448 2019.07.02 07:25:11)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 060107010551011100011f5d5700550003010e0007)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562063111472 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562063111473 2019.07.02 07:25:11)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 25227121737374332724667e712324237622202324)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562063111501 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562063111502 2019.07.02 07:25:11)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 34326231386369223332206e363231323233303736)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000050 55 9882          1562063111627 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063111628 2019.07.02 07:25:11)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b1b6e1e4b8e6e0a7e1e0a4eae4b7b8b7e7b7e4b7b4)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562063111640 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063111641 2019.07.02 07:25:11)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c1c6c094c596c1d79fc1d39a99c497c7c0c7c2c7c2)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 4704          1562063111652 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063111653 2019.07.02 07:25:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d1d68d83858786c6d2d1c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562063111671 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562063111672 2019.07.02 07:25:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e0e7bcb3b5b6b7f7b0b2f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562063111682 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063111683 2019.07.02 07:25:11)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f0f6a2a1f2a7ade7f7fee5a9f7f6f2f6f1f6f3f6a2)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000045 55 15179         1562063111696 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562063111697 2019.07.02 07:25:11)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 00070206095654175550445a580700070306540609)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 146(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 149(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 2967          1562063111710 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562063111711 2019.07.02 07:25:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 0f095a09505958180f001a550a090e0a59095b0906)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 868           1562063750661 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063750662 2019.07.02 07:35:50)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code f8aaaea8a6aff9effdadeaa2fffeabfdaefffdfead)
	(_ent
		(_time 1562063731508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 1 -1)
)
I 000053 55 868           1562063784603 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063784604 2019.07.02 07:36:24)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 8a8a8a848ddd8b9d8fdf98d08d8cd98fdc8d8f8cdf)
	(_ent
		(_time 1562063731508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 1 -1)
)
I 000053 55 868           1562063807831 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063807832 2019.07.02 07:36:47)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 3d696b383f6a3c2a38682f673a3b6e386b3a383b68)
	(_ent
		(_time 1562063731508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 1 -1)
)
I 000053 55 3559          1562063841421 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063841422 2019.07.02 07:37:21)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 76747477262177617473642c717025732071737023)
	(_ent
		(_time 1562063841418)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000059 55 878           1562063841445 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562063841446 2019.07.02 07:37:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 96949e99c5c0c181969684cdc290959192909f90c0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562063841461 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562063841462 2019.07.02 07:37:21)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a5a6a6f2a5f2f6b3a9f3b6fef0a3a0a2a7a0f3a3a3)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562063841481 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562063841482 2019.07.02 07:37:21)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b5b6b0e1b5e3e2a2b3e7a7efe1b3e0b3b6b3bdb0e3)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562063841508 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562063841509 2019.07.02 07:37:21)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d4d7d686d98387c28187c58ed6d182d2d1d3dcd3d0)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562063841526 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562063841527 2019.07.02 07:37:21)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e4e7e5b7e3b2b0f2e6ebf4beb6e3e4e2e7e3e4e2e7)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562063841545 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562063841546 2019.07.02 07:37:21)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code f3f1a6a3f5a4f3e6a7f7e4a9a0f6a5f4f1f5f6f5f4)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000050 55 2797          1562063841571 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562063841572 2019.07.02 07:37:21)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 131118141447110515410b4a14141115161514151a)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562063841593 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562063841594 2019.07.02 07:37:21)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 22202926267620342924367b25252024272425242b)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000052 55 1787          1562063841617 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562063841618 2019.07.02 07:37:21)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 41434743411711574216071b444744471547174643)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 2019          1562063841641 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562063841642 2019.07.02 07:37:21)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 51535653580553470601440b545407565357545756)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000046 55 869           1562063841661 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562063841662 2019.07.02 07:37:21)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 70727371742720667475622a207674767476757772)
	(_ent
		(_time 1562063841659)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562063841680 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562063841681 2019.07.02 07:37:21)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 8082838ed3d6d195d78193da8786d58784878286d6)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562063841699 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063841700 2019.07.02 07:37:21)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 9092979e98c7c186c0c185cbc5969996c696c59695)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562063841720 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063841721 2019.07.02 07:37:21)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 9f9dc990ccc89f89c19f8dc4c79ac9999e999c999c)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 4891          1562063841742 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063841743 2019.07.02 07:37:21)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code bebcb5eabee8e9a9bdeaace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Reset -1 0 55(_ent (_in))))
				(_port(_int instruction_bus 2 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 57(_ent (_in))))
				(_port(_int Instruction 2 0 58(_ent (_out))))
				(_port(_int next_instruction_address 2 0 59(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 64(_ent (_in))))
				(_port(_int instruction_bus 3 0 65(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Reset -1 0 71(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 72(_ent (_in))))
				(_port(_int address_bus 4 0 73(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_port(_int input0 5 0 81(_ent (_in))))
				(_port(_int input1 5 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_port(_int output 5 0 84(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 103(_comp IC_CONTROL)
		(_use(_implicit)
		)
	)
	(_inst IF_ID_REG_01 0 105(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 115(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 129(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 137(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 90(_arch(_uni))))
		(_sig(_int address_bus 6 0 91(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 92(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 93(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 94(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562063841768 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562063841769 2019.07.02 07:37:21)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code ceccc59bce9899d99e9cdc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562063841793 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063841794 2019.07.02 07:37:21)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code edeee8bfbbbab0faeae3f8b4eaebefebecebeeebbf)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000045 55 15179         1562063841814 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562063841815 2019.07.02 07:37:21)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code fdffabada0aba9eaa8adb9a7a5fafdfafefba9fbf4)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 146(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 149(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 2967          1562063841833 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562063841834 2019.07.02 07:37:21)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1c1f1c1b464a4b0b1c130946191a1d194a1a481a15)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 868           1562063841844 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063841845 2019.07.02 07:37:21)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 1c1e1c1b194b1d0b19490e461b1a4f194a1b191a49)
	(_ent
		(_time 1562063841840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 1 -1)
)
I 000054 55 1083          1562063841864 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562063841865 2019.07.02 07:37:21)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 3b396c3f6c6c3c2c3d3c22606a3d683d3e3c333d3a)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562063841886 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562063841887 2019.07.02 07:37:21)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 4b484b49111c165d4c4d5f11494d4e4d4d4c4f4849)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562063841906 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562063841907 2019.07.02 07:37:21)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5b5959585a0d0a4d595a18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562063841944 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562063841945 2019.07.02 07:37:21)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 8a888884dfddda9c8e8998d0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1562063841940)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562063842060 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063842061 2019.07.02 07:37:22)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code f7f5f1a6f8a0a6e1a7a6e2aca2f1fef1a1f1a2f1f2)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 4819          1562063842073 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063842074 2019.07.02 07:37:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 07050a01555150100453155c5301040003010e0151)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Reset -1 0 55(_ent (_in))))
				(_port(_int instruction_bus 2 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 57(_ent (_in))))
				(_port(_int Instruction 2 0 58(_ent (_out))))
				(_port(_int next_instruction_address 2 0 59(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 64(_ent (_in))))
				(_port(_int instruction_bus 3 0 65(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Reset -1 0 71(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 72(_ent (_in))))
				(_port(_int address_bus 4 0 73(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_port(_int input0 5 0 81(_ent (_in))))
				(_port(_int input1 5 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_port(_int output 5 0 84(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 103(_comp IC_CONTROL)
		(_use(_implicit)
		)
	)
	(_inst IF_ID_REG_01 0 105(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 115(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 129(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 137(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 90(_arch(_uni))))
		(_sig(_int address_bus 6 0 91(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 92(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 93(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 94(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562063842088 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063842089 2019.07.02 07:37:22)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 1615151012414b011118034f111014101710151044)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562063842100 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063842101 2019.07.02 07:37:22)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 26247622257126307826347d7e2370202720252025)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000056 55 872           1562063878949 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562063878950 2019.07.02 07:37:58)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 12401f151346100410465448161516151014441441)
	(_ent
		(_time 1562063878947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 895           1562063880722 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562063880723 2019.07.02 07:38:00)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code f7a5a7a7a3a1a6e2a0f6e4adf0f1a2f0f3f0f5f1a1)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 878           1562063880748 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562063880749 2019.07.02 07:38:00)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 16444d11454041011616044d4210151112101f1040)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562063880765 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562063880766 2019.07.02 07:38:00)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 26757622257175302a70357d732023212423702020)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562063880785 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562063880786 2019.07.02 07:38:00)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 45161447491216531016541f4740134340424d4241)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562063880800 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562063880801 2019.07.02 07:38:00)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 55060356550302425307470f0153005356535d5003)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562063880816 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562063880817 2019.07.02 07:38:00)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6536376563333173676a753f376265636662656366)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562063880832 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562063880833 2019.07.02 07:38:00)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 74267275752374612070632e277122737672717273)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562063880848 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562063880849 2019.07.02 07:38:00)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 84d6d38b88d08692d3d491de8181d2838682818283)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562063880871 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562063880872 2019.07.02 07:38:00)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 93c1c89c94c7918595c18bca94949195969594959a)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562063880893 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562063880894 2019.07.02 07:38:00)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code a3f1f8f4a6f7a1b5a8a5b7faa4a4a1a5a6a5a4a5aa)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562063880914 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562063880915 2019.07.02 07:38:00)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code c2909997c396c0d4c0968498c6c5c6c5c0c494c491)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 1787          1562063880933 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562063880934 2019.07.02 07:38:00)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code d2808480d18482c4d1859488d7d4d7d486d484d5d0)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000046 55 869           1562063880962 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562063880963 2019.07.02 07:38:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f1a3a2a1f4a6a1e7f5f4e3aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1562063880956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 9954          1562063880984 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063880985 2019.07.02 07:38:00)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 01535706085650175150145a540708075707540704)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 4899          1562063881008 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063881009 2019.07.02 07:38:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 20727a24757677372374327b742623272426292676)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Reset -1 0 55(_ent (_in))))
				(_port(_int instruction_bus 2 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 57(_ent (_in))))
				(_port(_int Instruction 2 0 58(_ent (_out))))
				(_port(_int next_instruction_address 2 0 59(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 64(_ent (_in))))
				(_port(_int instruction_bus 3 0 65(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Reset -1 0 71(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 72(_ent (_in))))
				(_port(_int address_bus 4 0 73(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_port(_int input0 5 0 81(_ent (_in))))
				(_port(_int input1 5 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_port(_int output 5 0 84(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 103(_comp IC_CONTROL)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 105(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 115(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 129(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 137(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 90(_arch(_uni))))
		(_sig(_int address_bus 6 0 91(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 92(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 93(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 94(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562063881026 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063881027 2019.07.02 07:38:01)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 3063643432676d27373e2569373632363136333662)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562063881045 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063881046 2019.07.02 07:38:01)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 3f6d383a6c683f29613f2d64673a69393e393c393c)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000053 55 3559          1562063881067 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562063881068 2019.07.02 07:38:01)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5f0d0f5c5f085e485d5a4d0558590c5a09585a590a)
	(_ent
		(_time 1562063881064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000059 55 12003         1562063881092 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562063881093 2019.07.02 07:38:01)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6e3c346e6e3839793e3c7c353a686d696a68676838)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000045 55 15179         1562063881113 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562063881114 2019.07.02 07:38:01)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 8ddf8a83d0dbd99ad8ddc9d7d58a8d8a8e8bd98b84)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 146(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 149(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 2967          1562063881135 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562063881136 2019.07.02 07:38:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9dcecd92c0cbca8a9d9288c7989b9c98cb9bc99b94)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562063881145 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562063881146 2019.07.02 07:38:01)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code adffaafbfcfaaabaabaab4f6fcabfeaba8aaa5abac)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562063881164 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562063881165 2019.07.02 07:38:01)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code bcefece8e7ebe1aabbbaa8e6bebab9bababbb8bfbe)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562063881186 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562063881187 2019.07.02 07:38:01)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code cc9e9e99cc9a9ddacecd8f9798cacdca9fcbc9cacd)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562063881223 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562063881224 2019.07.02 07:38:01)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code fba9a9abadacabedfff8e9a1abfdfffdfffdfefcf9)
	(_ent
		(_time 1562063881216)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562063881310 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562063881311 2019.07.02 07:38:01)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 491b184a481e185f19185c121c4f404f1f4f1c4f4c)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562063881323 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562063881324 2019.07.02 07:38:01)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 590b595a550e594f07594b02015c0f5f585f5a5f5a)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562063881335 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562063881336 2019.07.02 07:38:01)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 683b3b69623f357f6f667d316f6e6a6e696e6b6e3a)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000058 55 4827          1562063881348 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562063881349 2019.07.02 07:38:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 782a2579252e2f6f7b2c6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Reset -1 0 55(_ent (_in))))
				(_port(_int instruction_bus 2 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 57(_ent (_in))))
				(_port(_int Instruction 2 0 58(_ent (_out))))
				(_port(_int next_instruction_address 2 0 59(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 64(_ent (_in))))
				(_port(_int instruction_bus 3 0 65(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Reset -1 0 71(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 72(_ent (_in))))
				(_port(_int address_bus 4 0 73(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_port(_int input0 5 0 81(_ent (_in))))
				(_port(_int input1 5 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_port(_int output 5 0 84(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 103(_comp IC_CONTROL)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 105(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 115(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 129(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 137(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 90(_arch(_uni))))
		(_sig(_int address_bus 6 0 91(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 92(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 93(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 94(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 923           1562064217844 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 12))
	(_version vde)
	(_time 1562064217845 2019.07.02 07:43:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dc8c838eda8a8bcbdc89ce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1562064217841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int instruction_bus 0 0 7(_ent(_out))))
		(_port(_int ic_pronto -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1562064227211 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562064227212 2019.07.02 07:43:47)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 7b7f7e7a2d2c2b6d7f7e69212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1562064227203)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 923           1562064227230 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 12))
	(_version vde)
	(_time 1562064227231 2019.07.02 07:43:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8b8f86858cdddc9c8bde99d0df8d888c8f8d828ddd)
	(_ent
		(_time 1562064217840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int instruction_bus 0 0 7(_ent(_out))))
		(_port(_int ic_pronto -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562064227246 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562064227247 2019.07.02 07:43:47)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9a9f9c95cecdc98c96cc89c1cf9c9f9d989fcc9c9c)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562064227273 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562064227274 2019.07.02 07:43:47)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code babfbdeee2ede9acefe9abe0b8bfecbcbfbdb2bdbe)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562064227291 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562064227292 2019.07.02 07:43:47)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c9ccc99cc59f9edecf9bdb939dcf9ccfcacfc1cc9f)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562064227314 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562064227315 2019.07.02 07:43:47)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d9dcdd8bd38f8dcfdbd6c9838bded9dfdaded9dfda)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562064227329 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562064227330 2019.07.02 07:43:47)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code e9edb9bae5bee9fcbdedfeb3baecbfeeebefecefee)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562064227348 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562064227349 2019.07.02 07:43:47)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 080c080f085c0a1e5f581d520d0d5e0f0a0e0d0e0f)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562064227368 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562064227369 2019.07.02 07:43:47)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 17131b101443150111450f4e10101511121110111e)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562064227390 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562064227391 2019.07.02 07:43:47)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 27232b23267325312c21337e20202521222120212e)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562064227407 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562064227408 2019.07.02 07:43:47)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 37333b32336335213563716d333033303531613164)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562064227425 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562064227426 2019.07.02 07:43:47)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 46424044161147514443541c414015431041434013)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562064227447 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562064227448 2019.07.02 07:43:47)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 66626766613036706531203c636063603260306164)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562064227467 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562064227468 2019.07.02 07:43:47)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 75717174232324602274662f727320727172777323)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 12003         1562064227484 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562064227485 2019.07.02 07:43:47)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8581898bd5d3d292d5d797ded183868281838c83d3)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9954          1562064227502 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064227503 2019.07.02 07:43:47)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 9490949a98c3c582c4c581cfc1929d92c292c19291)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562064227524 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064227525 2019.07.02 07:43:47)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code b4b0e5e0b5e3b4a2eab4a6efecb1e2b2b5b2b7b2b7)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562064227548 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064227549 2019.07.02 07:43:47)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code c3c6c197c2949ed4c4cdd69ac4c5c1c5c2c5c0c591)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000058 55 5697          1562064227570 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562064227571 2019.07.02 07:43:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e3e7efb0b5b5b4f4efb2f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 51(_ent (_in))))
				(_port(_int ic_pronto -1 0 52(_ent (_in))))
				(_port(_int ic_enable -1 0 53(_ent (_out))))
				(_port(_int ic_stall -1 0 54(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int Reset -1 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 62(_ent (_in))))
				(_port(_int Instruction 3 0 63(_ent (_out))))
				(_port(_int next_instruction_address 3 0 64(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 69(_ent (_in))))
				(_port(_int instruction_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 83(_ent((i 32)))))
				(_port(_int input0 6 0 86(_ent (_in))))
				(_port(_int input1 6 0 87(_ent (_in))))
				(_port(_int selection -1 0 88(_ent (_in))))
				(_port(_int output 6 0 89(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 114(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(Dangling_Input_Signal))
		)
		(_use(_ent . IC_CONTROL)
			(_port
				((address)(address))
				((ic_pronto)(ic_pronto))
				((ic_enable)(ic_enable))
				((ic_stall)(ic_stall))
			)
		)
	)
	(_inst IF_ID_REG_01 0 120(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 130(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((instruction_bus)(instruction_bus))
				((ic_pronto)(_open))
			)
		)
	)
	(_inst PC_IF 0 136(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 144(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 152(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 98(_arch(_uni))))
		(_sig(_int address_bus 7 0 99(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 100(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 101(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(6))(_mon))))
			(line__162(_arch 1 0 162(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000045 55 15179         1562064227597 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562064227598 2019.07.02 07:43:47)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0206500409545615575246585a050205010456040b)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 146(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 149(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 2967          1562064227617 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562064227618 2019.07.02 07:43:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1114141619474606111e044b141710144717451718)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562064227627 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562064227628 2019.07.02 07:43:47)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 11154317154616061716084a401742171416191710)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562064227648 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562064227649 2019.07.02 07:43:47)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 3134343438666c273637256b333734373736353233)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562064227667 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562064227668 2019.07.02 07:43:47)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 40444742131611564241031b144641461347454641)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562064227703 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562064227704 2019.07.02 07:43:47)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 60646760643730766463723a306664666466656762)
	(_ent
		(_time 1562064227698)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562064227815 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064227816 2019.07.02 07:43:47)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code ddd9de8e818a8ccb8d8cc88688dbd4db8bdb88dbd8)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5625          1562064227828 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562064227829 2019.07.02 07:43:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code ddd9d28fdc8b8acad18ccf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 51(_ent (_in))))
				(_port(_int ic_pronto -1 0 52(_ent (_in))))
				(_port(_int ic_enable -1 0 53(_ent (_out))))
				(_port(_int ic_stall -1 0 54(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int Reset -1 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 62(_ent (_in))))
				(_port(_int Instruction 3 0 63(_ent (_out))))
				(_port(_int next_instruction_address 3 0 64(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 69(_ent (_in))))
				(_port(_int instruction_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 83(_ent((i 32)))))
				(_port(_int input0 6 0 86(_ent (_in))))
				(_port(_int input1 6 0 87(_ent (_in))))
				(_port(_int selection -1 0 88(_ent (_in))))
				(_port(_int output 6 0 89(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 114(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(Dangling_Input_Signal))
		)
		(_use(_ent . IC_CONTROL)
			(_port
				((address)(address))
				((ic_pronto)(ic_pronto))
				((ic_enable)(ic_enable))
				((ic_stall)(ic_stall))
			)
		)
	)
	(_inst IF_ID_REG_01 0 120(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 130(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((instruction_bus)(instruction_bus))
				((ic_pronto)(_open))
			)
		)
	)
	(_inst PC_IF 0 136(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 144(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 152(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 98(_arch(_uni))))
		(_sig(_int address_bus 7 0 99(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 100(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 101(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(6))(_mon))))
			(line__162(_arch 1 0 162(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562064227840 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064227841 2019.07.02 07:43:47)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code ece9edbebdbbb1fbebe2f9b5ebeaeeeaedeaefeabe)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562064227852 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064227853 2019.07.02 07:43:47)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code fcf8aeacaaabfceaa2fceea7a4f9aafafdfafffaff)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000059 55 927           1562064351639 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 12))
	(_version vde)
	(_time 1562064351640 2019.07.02 07:45:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8187d98fd5d7d69681d493dad587828685878887d7)
	(_ent
		(_time 1562064351637)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int instruction_bus 0 0 7(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 5624          1562064455737 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562064455738 2019.07.02 07:47:35)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1f4817181c494808134b0d444b191c181b19161949)
	(_ent
		(_time 1562064455734)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 112(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(ic_enable_IF))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 120(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 130(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 137(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 145(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 153(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_enable_IF -1 0 33(_ent(_out))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int ic_pronto_out -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 99(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 99(_arch(_uni))))
		(_sig(_int address_bus 7 0 100(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 101(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 102(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 103(_arch(_uni))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000058 55 5624          1562064537604 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562064537605 2019.07.02 07:48:57)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f2a1fba2a5a4a5e5fea6e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1562064455733)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 112(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(ic_enable_IF))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 120(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 130(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 137(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 145(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 153(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_enable_IF -1 0 33(_ent(_out))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int ic_pronto_out -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 99(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 99(_arch(_uni))))
		(_sig(_int address_bus 7 0 100(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 101(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 102(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 103(_arch(_uni))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 979           1562064698638 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562064698639 2019.07.02 07:51:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f9faf5a9a5afaeeef9abeba2adfffafefdfff0ffaf)
	(_ent
		(_time 1562064698636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 979           1562064738782 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562064738783 2019.07.02 07:52:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c696cd93959091d1c694d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1562064851450 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562064851451 2019.07.02 07:54:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e6b1b6b5e4b1b6f0e2e3f4bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1562064851448)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 979           1562064851468 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562064851469 2019.07.02 07:54:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f5a2ada5a5a3a2e2f5a7e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562064851485 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562064851486 2019.07.02 07:54:11)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 05535503055256130953165e500300020700530303)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562064851504 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562064851505 2019.07.02 07:54:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 24727520297377327177357e2621722221232c2320)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562064851522 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562064851523 2019.07.02 07:54:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 34626231356263233266266e6032613237323c3162)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562064851538 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562064851539 2019.07.02 07:54:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4315114143151755414c5319114443454044434540)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562064851560 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562064851561 2019.07.02 07:54:11)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 530455505504534607574409005605545155565554)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562064851577 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562064851578 2019.07.02 07:54:11)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 633434626837617534337639666635646165666564)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562064851594 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562064851595 2019.07.02 07:54:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 722529737426706474206a2b75757074777475747b)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562064851614 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562064851615 2019.07.02 07:54:11)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 91c6ca9e96c593879a9785c8969693979497969798)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562064851637 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562064851638 2019.07.02 07:54:11)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code a1f6faf6a3f5a3b7a3f5e7fba5a6a5a6a3a7f7a7f2)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562064851657 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562064851658 2019.07.02 07:54:11)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b1e6e0e5e6e6b0a6b3b4a3ebb6b7e2b4e7b6b4b7e4)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562064851674 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562064851675 2019.07.02 07:54:11)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code c0979695c19690d6c397869ac5c6c5c694c696c7c2)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562064851693 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562064851694 2019.07.02 07:54:11)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e0b7b3b3b3b6b1f5b7e1f3bae7e6b5e7e4e7e2e6b6)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562064851710 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064851711 2019.07.02 07:54:11)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code efb8b8bdb1b8bef9bfbefab4bae9e6e9b9e9bae9ea)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562064851734 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562064851735 2019.07.02 07:54:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code ffa8a4affca9a8e8f3adeda4abf9fcf8fbf9f6f9a9)
	(_ent
		(_time 1562064851731)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562064851760 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562064851761 2019.07.02 07:54:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 1e4944191e4849094e4c0c454a181d191a18171848)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562064851781 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064851782 2019.07.02 07:54:11)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 2e787a2b7979733929203b7729282c282f282d287c)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562064851800 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064851801 2019.07.02 07:54:11)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 3d6a3a386c6a3d2b633d2f6665386b3b3c3b3e3b3e)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562064851822 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562064851823 2019.07.02 07:54:11)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 5d0a5a5e000b094a5e5a095944060c5a5e5b095b545a5d)
	(_ent
		(_time 1562064851818)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562064851855 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562064851856 2019.07.02 07:54:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 7c2a2c7d262a2b6b7c736926797a7d792a7a287a75)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562064851865 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562064851866 2019.07.02 07:54:11)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 8bdc8c84dcdc8c9c8d8c92d0da8dd88d8e8c838d8a)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562064851886 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562064851887 2019.07.02 07:54:11)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 9bcdcb94c1ccc68d9c9d8fc1999d9e9d9d9c9f9899)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562064851905 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562064851906 2019.07.02 07:54:11)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code abfcf9fcaafdfabda9aae8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562064851935 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562064851936 2019.07.02 07:54:11)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code ca9d989f9f9d9adccec9d8909acccecccecccfcdc8)
	(_ent
		(_time 1562064851931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562064852045 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064852046 2019.07.02 07:54:12)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 37606633386066216766226c62313e316131623132)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562064852058 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562064852059 2019.07.02 07:54:12)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 47101a45151110504b15551c1341444043414e4111)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562064852070 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064852071 2019.07.02 07:54:12)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 5701045552000a405059420e505155515651545105)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562064852082 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064852083 2019.07.02 07:54:12)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 66316666653166703866743d3e6330606760656065)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562064949260 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562064949261 2019.07.02 07:55:49)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code fafef3aaafadaaecfeffe8a0aafcfefcfefcfffdf8)
	(_ent
		(_time 1562064949258)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1079          1562064949275 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562064949276 2019.07.02 07:55:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0a0e0a0c0e5c5d1d0a5818515e0c090d0e0c030c5c)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562064949299 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562064949300 2019.07.02 07:55:49)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 191c121e154e4a0f154f0a424c1f1c1e1b1c4f1f1f)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562064949316 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562064949317 2019.07.02 07:55:49)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 292c232d297e7a3f7c7a38732b2c7f2f2c2e212e2d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562064949327 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562064949328 2019.07.02 07:55:49)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 393c343c356f6e2e3f6b2b636d3f6c3f3a3f313c6f)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562064949340 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562064949341 2019.07.02 07:55:49)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 484d414a431e1c5e4a4758121a4f484e4b4f484e4b)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562064949355 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562064949356 2019.07.02 07:55:49)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 585c055b550f584d0c5c4f020b5d0e5f5a5e5d5e5f)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562064949369 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562064949370 2019.07.02 07:55:49)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 67636b66683365713037723d626231606561626160)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562064949384 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562064949385 2019.07.02 07:55:49)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 777377767423756171256f2e70707571727170717e)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562064949402 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562064949403 2019.07.02 07:55:49)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8783878986d385918c8193de80808581828180818e)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562064949423 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562064949424 2019.07.02 07:55:49)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 9692969993c2948094c2d0cc929192919490c090c5)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562064949437 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562064949438 2019.07.02 07:55:49)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a6a2acf1f6f1a7b1a4a3b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562064949456 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562064949457 2019.07.02 07:55:49)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code b6b2bbe2b1e0e6a0b5e1f0ecb3b0b3b0e2b0e0b1b4)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562064949471 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562064949472 2019.07.02 07:55:49)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code c5c1cd90939394d092c4d69fc2c390c2c1c2c7c393)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562064949485 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064949486 2019.07.02 07:55:49)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d5d1d986d88284c38584c08e80d3dcd383d380d3d0)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562064949499 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562064949500 2019.07.02 07:55:49)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e4e0e4b7b5b2b3f3e8b6f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562064949517 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562064949518 2019.07.02 07:55:49)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f4f0f4a4a5a2a3e3a4a6e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562064949531 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064949532 2019.07.02 07:55:49)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0401520302535913030a115d030206020502070256)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562064949548 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064949549 2019.07.02 07:55:49)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 13171614154413054d1301484b1645151215101510)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562064949568 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562064949569 2019.07.02 07:55:49)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3337363639656724303467372a686234303567353a3433)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562064949586 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562064949587 2019.07.02 07:55:49)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4247104049141555424d571847444347144416444b)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562064949594 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562064949595 2019.07.02 07:55:49)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 424647414515455544455b191344114447454a4443)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562064949611 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562064949612 2019.07.02 07:55:49)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 5257005158050f4455544608505457545455565150)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562064949625 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562064949626 2019.07.02 07:55:49)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 61653161333730776360223a356760673266646760)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562064949651 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562064949652 2019.07.02 07:55:49)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 8185d18f84d6d197858293dbd18785878587848683)
	(_ent
		(_time 1562064949648)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562064949762 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562064949763 2019.07.02 07:55:49)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code eeeababcb3b9bff8bebffbb5bbe8e7e8b8e8bbe8eb)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562064949772 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562064949773 2019.07.02 07:55:49)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fefaa6aefea8a9e9f2aceca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562064949784 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562064949785 2019.07.02 07:55:49)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code fefba8afa9a9a3e9f9f0eba7f9f8fcf8fff8fdf8ac)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562064949792 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562064949793 2019.07.02 07:55:49)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 0d090b0b5c5a0d1b530d1f5655085b0b0c0b0e0b0e)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562065153796 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562065153797 2019.07.02 07:59:13)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code edefebbebdbabdfbe9e8ffb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1562065153794)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1079          1562065153812 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065153813 2019.07.02 07:59:13)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code fdfff3adfcabaaeafdafefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562065153835 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562065153836 2019.07.02 07:59:13)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1c1f161b4a4b4f0a104a0f47491a191b1e194a1a1a)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562065153854 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562065153855 2019.07.02 07:59:13)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 2c2f2728767b7f3a797f3d762e297a2a292b242b28)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562065153866 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562065153867 2019.07.02 07:59:13)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3b38373e6c6d6c2c3d6929616f3d6e3d383d333e6d)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562065153883 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562065153884 2019.07.02 07:59:13)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4b4843491a1d1f5d49445b11194c4b4d484c4b4d48)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562065153906 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562065153907 2019.07.02 07:59:13)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 5b5907580c0c5b4e0f5f4c01085e0d5c595d5e5d5c)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562065153921 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562065153922 2019.07.02 07:59:13)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 6a68676b333e687c3d3a7f306f6f3c6d686c6f6c6d)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562065153936 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562065153937 2019.07.02 07:59:13)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7a787b7b2f2e786c7c2862237d7d787c7f7c7d7c73)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562065153953 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562065153954 2019.07.02 07:59:13)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8a888b84ddde889c818c9ed38d8d888c8f8c8d8c83)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562065153972 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562065153973 2019.07.02 07:59:13)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 999b989693cd9b8f9bcddfc39d9e9d9e9b9fcf9fca)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562065153985 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562065153986 2019.07.02 07:59:13)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a9aba2fef6fea8beabacbbf3aeaffaacffaeacaffc)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562065154004 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562065154005 2019.07.02 07:59:14)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code c8cac49dc19e98decb9f8e92cdcecdce9cce9ecfca)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562065154025 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562065154026 2019.07.02 07:59:14)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code d8dad18a838e89cd8fd9cb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562065154039 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065154040 2019.07.02 07:59:14)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code e7e5eab5e8b0b6f1b7b6f2bcb2e1eee1b1e1b2e1e2)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562065154054 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065154055 2019.07.02 07:59:14)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f7f5f6a7a5a1a0e0fba5e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562065154072 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562065154073 2019.07.02 07:59:14)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 07050701555150105755155c5301040003010e0151)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562065154088 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065154089 2019.07.02 07:59:14)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 1615181012414b011118034f111014101710151044)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065154102 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065154103 2019.07.02 07:59:14)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 26247b22257126307826347d7e2370202720252025)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562065154122 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562065154123 2019.07.02 07:59:14)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3537683039636122363261312c6e6432363361333c3235)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562065154137 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562065154138 2019.07.02 07:59:14)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 45464f4749131252454a501f40434440134311434c)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562065154143 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562065154144 2019.07.02 07:59:14)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 454718464512425243425c1e1443164340424d4344)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562065154165 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562065154166 2019.07.02 07:59:14)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 64676e64683339726362703e666261626263606766)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562065154179 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562065154180 2019.07.02 07:59:14)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 74767c75232225627675372f207275722773717275)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562065154205 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562065154206 2019.07.02 07:59:14)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 84868c8a84d3d492808796ded48280828082818386)
	(_ent
		(_time 1562065154200)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562065154298 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065154299 2019.07.02 07:59:14)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code e1e3edb3e8b6b0f7b1b0f4bab4e7e8e7b7e7b4e7e4)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562065154308 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065154309 2019.07.02 07:59:14)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f1f3f1a1a5a7a6e6fda3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562065154320 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065154321 2019.07.02 07:59:14)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0102570602565c16060f1458060703070007020753)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065154328 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065154329 2019.07.02 07:59:14)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 01030407055601175f01135a590457070007020702)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000059 55 1144          1562065421138 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065421139 2019.07.02 08:03:41)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3d3e67383c6b6a2a3c392f66693b3e3a393b343b6b)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
			(line__77(_arch 1 0 77(_prcs(_simple)(_trgt(3))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000046 55 869           1562065423374 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562065423375 2019.07.02 08:03:43)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f7f7f2a7f4a0a7e1f3f2e5ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1562065423371)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1144          1562065423389 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065423390 2019.07.02 08:03:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 07070b01555150100603155c5301040003010e0151)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(1))(_read(0)))))
			(line__77(_arch 1 0 77(_prcs(_simple)(_trgt(3))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562065423404 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562065423405 2019.07.02 08:03:43)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 17161010154044011b41044c421112101512411111)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562065423421 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562065423422 2019.07.02 08:03:43)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 26272022297175307375377c2423702023212e2122)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562065423435 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562065423436 2019.07.02 08:03:43)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 36373733356061213064246c6230633035303e3360)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562065423450 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562065423451 2019.07.02 08:03:43)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 46474344431012504449561c144146404541464045)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562065423467 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562065423468 2019.07.02 08:03:43)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 55550456550255400151420f065003525753505352)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562065423481 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562065423482 2019.07.02 08:03:43)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 65656564683167733235703f606033626763606362)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562065423496 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562065423497 2019.07.02 08:03:43)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 747478757420766272266c2d73737672717273727d)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562065423513 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562065423514 2019.07.02 08:03:43)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8484888a86d086928f8290dd83838682818283828d)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562065423531 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562065423532 2019.07.02 08:03:43)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 9494989b93c0968296c0d2ce909390939692c292c7)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562065423544 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562065423545 2019.07.02 08:03:43)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a3a3a5f4f6f4a2b4a1a6b1f9a4a5f0a6f5a4a6a5f6)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562065423563 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562065423564 2019.07.02 08:03:43)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code b3b3b2e7b1e5e3a5b0e4f5e9b6b5b6b5e7b5e5b4b1)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562065423578 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562065423579 2019.07.02 08:03:43)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code c3c3c796939592d694c2d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562065423593 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065423594 2019.07.02 08:03:43)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d2d2d281d88583c48283c78987d4dbd484d487d4d7)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562065423608 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065423609 2019.07.02 08:03:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e2e2eeb1b5b4b5f5eeb0f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562065423625 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562065423626 2019.07.02 08:03:43)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f1f1fda1a5a7a6e6a1a3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562065423643 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065423644 2019.07.02 08:03:43)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0100000602565c16060f1458060703070007020753)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065423659 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065423660 2019.07.02 08:03:43)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 11114316154611074f11034a491447171017121712)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562065423684 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562065423685 2019.07.02 08:03:43)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 303062353966642733376434296b613733366436393730)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562065423699 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562065423700 2019.07.02 08:03:43)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4041454249161757404f551a454641451646144649)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562065423705 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562065423706 2019.07.02 08:03:43)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 40401243451747574647591b114613464547484641)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562065423724 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562065423725 2019.07.02 08:03:43)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 5f5e5a5c0108024958594b055d595a5959585b5c5d)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562065423737 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562065423738 2019.07.02 08:03:43)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5f5f585c5a090e495d5e1c040b595e590c585a595e)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562065423761 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562065423762 2019.07.02 08:03:43)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 7e7e797f2f292e687a7d6c242e787a787a787b797c)
	(_ent
		(_time 1562065423758)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562065423895 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065423896 2019.07.02 08:03:43)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 0b0b090c515c5a1d5b5a1e505e0d020d5d0d5e0d0e)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562065423908 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065423909 2019.07.02 08:03:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0b0b050d0c5d5c1c075919505f0d080c0f0d020d5d)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562065423919 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065423920 2019.07.02 08:03:43)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 1a1b1a1c494d470d1d140f431d1c181c1b1c191c48)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065423927 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065423928 2019.07.02 08:03:43)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 2a2a792e7e7d2a3c742a3871722f7c2c2b2c292c29)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562065519865 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562065519866 2019.07.02 08:05:19)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code ebb9beb8bdbcbbfdefeef9b1bbedefedefedeeece9)
	(_ent
		(_time 1562065519863)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1154          1562065519881 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065519882 2019.07.02 08:05:19)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code fba9a6abfcadacecfafee9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_simple)(_trgt(3))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562065519902 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562065519903 2019.07.02 08:05:19)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0b585c0d5c5c581d075d18505e0d0e0c090e5d0d0d)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562065519919 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562065519920 2019.07.02 08:05:19)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 1a494c1d424d490c4f490b40181f4c1c1f1d121d1e)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562065519930 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562065519931 2019.07.02 08:05:19)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2a797b2e7e7c7d3d2c7838707e2c7f2c292c222f7c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562065519945 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562065519946 2019.07.02 08:05:19)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3a696f3f686c6e2c38352a60683d3a3c393d3a3c39)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562065519962 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562065519963 2019.07.02 08:05:19)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 491b484b451e495c1d4d5e131a4c1f4e4b4f4c4f4e)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562065519978 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562065519979 2019.07.02 08:05:19)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 590b095b580d5b4f0e094c035c5c0f5e5b5f5c5f5e)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562065519993 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562065519994 2019.07.02 08:05:19)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 683a3468643c6a7e6e3a70316f6f6a6e6d6e6f6e61)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562065520011 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562065520012 2019.07.02 08:05:20)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 782a2479762c7a6e737e6c217f7f7a7e7d7e7f7e71)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562065520029 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562065520030 2019.07.02 08:05:20)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 88dad48683dc8a9e8adcced28c8f8c8f8a8ede8edb)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562065520043 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562065520044 2019.07.02 08:05:20)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 97c5c198c6c09680959285cd9091c492c1909291c2)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562065520062 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562065520063 2019.07.02 08:05:20)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code a7f5f6f0a1f1f7b1a4f0e1fda2a1a2a1f3a1f1a0a5)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562065520078 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562065520079 2019.07.02 08:05:20)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code b7e5e3e3e3e1e6a2e0b6a4edb0b1e2b0b3b0b5b1e1)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562065520093 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065520094 2019.07.02 08:05:20)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code c6949692c89197d09697d39d93c0cfc090c093c0c3)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562065520107 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065520108 2019.07.02 08:05:20)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d6848a84858081c1da84c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562065520125 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562065520126 2019.07.02 08:05:20)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e5b7b9b6b5b3b2f2b5b7f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562065520139 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065520140 2019.07.02 08:05:20)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f5a6a7a4f2a2a8e2f2fbe0acf2f3f7f3f4f3f6f3a7)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065520154 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065520155 2019.07.02 08:05:20)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 05570703055205135b05175e5d0053030403060306)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562065520174 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562065520175 2019.07.02 08:05:20)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 1446161319424003171340100d4f4513171240121d1314)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562065520188 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562065520189 2019.07.02 08:05:20)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2477712029727333242b317e21222521722270222d)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562065520194 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562065520195 2019.07.02 08:05:20)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 346636303563332332332d6f6532673231333c3235)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562065520211 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562065520212 2019.07.02 08:05:20)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 4310164148141e5544455719414546454544474041)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562065520225 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562065520226 2019.07.02 08:05:20)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 530104500305024551521008075552550054565552)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562065520249 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562065520250 2019.07.02 08:05:20)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 623035626435327466617038326466646664676560)
	(_ent
		(_time 1562065520246)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562065520356 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065520357 2019.07.02 08:05:20)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d0828383d88781c68081c58b85d6d9d686d685d6d5)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562065520366 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065520367 2019.07.02 08:05:20)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code df8d808ddc8988c8d38dcd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562065520380 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065520381 2019.07.02 08:05:20)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code efbcbebdbbb8b2f8e8e1fab6e8e9ede9eee9ece9bd)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065520389 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065520390 2019.07.02 08:05:20)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code efbdedbcbcb8eff9b1effdb4b7eab9e9eee9ece9ec)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000059 55 1132          1562065837261 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065837262 2019.07.02 08:10:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code baeeb6eebeecedadbbbda8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_var(_int pronto -1 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1562065840395 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562065840396 2019.07.02 08:10:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code ffaaffafada8afe9fbfaeda5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1562065840392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1132          1562065840411 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562065840412 2019.07.02 08:10:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0e5b05080e5859190f091c555a080d090a08070858)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_var(_int pronto -1 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1562065840425 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562065840426 2019.07.02 08:10:40)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0e5a0e085e595d1802581d555b080b090c0b580808)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562065840442 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562065840443 2019.07.02 08:10:40)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 2e7a2f2a72797d387b7d3f742c2b78282b2926292a)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562065840454 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562065840455 2019.07.02 08:10:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2e7a282a7e787939287c3c747a287b282d28262b78)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562065840470 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562065840471 2019.07.02 08:10:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3d693f386a6b692b3f322d676f3a3d3b3e3a3d3b3e)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562065840492 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562065840493 2019.07.02 08:10:40)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 5c090a5f0a0b5c4908584b060f590a5b5e5a595a5b)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562065840506 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562065840507 2019.07.02 08:10:40)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 6c396b6d37386e7a3b3c793669693a6b6e6a696a6b)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562065840522 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562065840523 2019.07.02 08:10:40)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7c29777d2b287e6a7a2e64257b7b7e7a797a7b7a75)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562065840539 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562065840540 2019.07.02 08:10:40)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8bde8085dfdf899d808d9fd28c8c898d8e8d8c8d82)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562065840556 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562065840557 2019.07.02 08:10:40)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 9bce9094cacf998d99cfddc19f9c9f9c999dcd9dc8)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562065840570 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562065840571 2019.07.02 08:10:40)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code abfeaafcaffcaabca9aeb9f1acadf8aefdacaeadfe)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562065840589 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562065840590 2019.07.02 08:10:40)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code baefbceeeaeceaacb9edfce0bfbcbfbceebcecbdb8)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562065840604 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562065840605 2019.07.02 08:10:40)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code ca9fc99fc89c9bdf9dcbd990cdcc9fcdcecdc8cc9c)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562065840618 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065840619 2019.07.02 08:10:40)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d98cde8ad88e88cf8988cc828cdfd0df8fdf8cdfdc)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562065840633 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065840634 2019.07.02 08:10:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e9bce2bab5bfbefee5bbfbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562065840650 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562065840651 2019.07.02 08:10:40)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f9acf2a9a5afaeeea9abeba2adfffafefdfff0ffaf)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562065840667 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065840668 2019.07.02 08:10:40)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 085c0c0f025f551f0f061d510f0e0a0e090e0b0e5a)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065840680 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065840681 2019.07.02 08:10:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 184d4f1f154f180e46180a43401d4e1e191e1b1e1b)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562065840703 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562065840704 2019.07.02 08:10:40)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 287d7f2c297e7c3f2b2f7c2c3173792f2b2e7c2e212f28)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562065840717 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562065840718 2019.07.02 08:10:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 37633732396160203738226d32313632613163313e)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562065840724 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562065840725 2019.07.02 08:10:40)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 471210444510405041405e1c1641144142404f4146)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562065840742 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562065840743 2019.07.02 08:10:40)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 5602565558010b405150420c545053505051525554)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562065840759 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562065840760 2019.07.02 08:10:40)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 66336466333037706467253d326067603561636067)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562065840787 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562065840788 2019.07.02 08:10:40)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 85d0878b84d2d593818697dfd58381838183808287)
	(_ent
		(_time 1562065840784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562065840882 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562065840883 2019.07.02 08:10:40)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code e3b6e5b1e8b4b2f5b3b2f6b8b6e5eae5b5e5b6e5e6)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562065840892 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562065840893 2019.07.02 08:10:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e3b6e9b0b5b5b4f4efb1f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562065840903 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562065840904 2019.07.02 08:10:40)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f3a7f7a2f2a4aee4f4fde6aaf4f5f1f5f2f5f0f5a1)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562065840911 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562065840912 2019.07.02 08:10:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 02575204055502145c0210595a0754040304010401)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000059 55 1146          1562066131150 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562066131151 2019.07.02 08:15:31)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bdb8b5e9bcebeaaabcb8afe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000046 55 869           1562066133022 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562066133023 2019.07.02 08:15:33)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 10151817144740061415024a401614161416151712)
	(_ent
		(_time 1562066133020)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562066133038 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562066133039 2019.07.02 08:15:33)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1f1a1f181c4948081e1a0d444b191c181b19161949)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562066133053 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562066133054 2019.07.02 08:15:33)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 2f2b242b7c787c3923793c747a292a282d2a792929)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562066133077 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562066133078 2019.07.02 08:15:33)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 3f3b353a60686c296a6c2e653d3a69393a3837383b)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562066133090 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562066133091 2019.07.02 08:15:33)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4e4a434c1e181959481c5c141a481b484d48464b18)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562066133107 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562066133108 2019.07.02 08:15:33)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5e5a575d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562066133125 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562066133126 2019.07.02 08:15:33)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 6d68306d3c3a6d7839697a373e683b6a6f6b686b6a)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562066133139 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562066133140 2019.07.02 08:15:33)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 7d78717d21297f6b2a2d682778782b7a7f7b787b7a)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562066133157 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562066133158 2019.07.02 08:15:33)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 8d888d83ddd98f9b8bdf95d48a8a8f8b888b8a8b84)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562066133176 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562066133177 2019.07.02 08:15:33)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code aca9acfbf9f8aebaa7aab8f5ababaeaaa9aaabaaa5)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562066133194 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562066133195 2019.07.02 08:15:33)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code bcb9bce8ece8beaabee8fae6b8bbb8bbbebaeabaef)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562066133209 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562066133210 2019.07.02 08:15:33)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code cbcec19ecf9ccadcc9ced991cccd98ce9dcccecd9e)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562066133228 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562066133229 2019.07.02 08:15:33)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code dbded689888d8bcdd88c9d81dedddedd8fdd8ddcd9)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562066133246 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562066133247 2019.07.02 08:15:33)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code eaefe2b9e8bcbbffbdebf9b0edecbfedeeede8ecbc)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562066133261 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066133262 2019.07.02 08:15:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code fafff6aba3adabecaaabefa1affcf3fcacfcaffcff)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5779          1562066133276 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066133277 2019.07.02 08:15:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0a0f520c0e5c5d1d065818515e0c090d0e0c030c5c)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562066133294 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562066133295 2019.07.02 08:15:33)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 191c411e454f4e0e494b0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562066133307 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066133308 2019.07.02 08:15:33)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 292d7f2c227e743e2e273c702e2f2b2f282f2a2f7b)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066133321 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066133322 2019.07.02 08:15:33)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 393c3c3c356e392f67392b62613c6f3f383f3a3f3a)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562066133342 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562066133343 2019.07.02 08:15:33)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 484d4d4a491e1c5f4b4f1c4c5113194f4b4e1c4e414f48)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562066133357 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562066133358 2019.07.02 08:15:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 585c0a5b590e0f4f58574d025d5e595d0e5e0c5e51)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562066133363 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562066133364 2019.07.02 08:15:33)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 585d5d5a550f5f4f5e5f4103095e0b5e5d5f505e59)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562066133382 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562066133383 2019.07.02 08:15:33)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 7773257678202a617071632d757172717170737475)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562066133395 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562066133396 2019.07.02 08:15:33)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 8782d789d3d1d6918586c4dcd3818681d480828186)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562066133420 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562066133421 2019.07.02 08:15:33)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 9693c69994c1c680929584ccc69092909290939194)
	(_ent
		(_time 1562066133417)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562066133527 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066133528 2019.07.02 08:15:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 04015303085355125455115f51020d025202510201)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5707          1562066133537 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066133538 2019.07.02 08:15:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 13164814454544041f4101484715101417151a1545)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 63(_ent (_in))))
				(_port(_int Instruction 3 0 64(_ent (_out))))
				(_port(_int next_instruction_address 3 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 70(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 72(_ent (_out))))
				(_port(_int instruction_bus 4 0 73(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 80(_ent (_in))))
				(_port(_int address_bus 5 0 81(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 86(_ent((i 32)))))
				(_port(_int input0 6 0 89(_ent (_in))))
				(_port(_int input1 6 0 90(_ent (_in))))
				(_port(_int selection -1 0 91(_ent (_in))))
				(_port(_int output 6 0 92(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 113(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall_IF))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 121(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 131(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 139(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 147(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 155(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 80(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 98(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 100(_arch(_uni))))
		(_sig(_int address_bus 7 0 101(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 102(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 103(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 104(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000051 55 2398          1562066133548 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066133549 2019.07.02 08:15:33)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 1317461512444e04141d064a141511151215101541)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066133557 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066133558 2019.07.02 08:15:33)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 23262527257423357d2331787b2675252225202520)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000050 55 1273          1562066631083 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562066631084 2019.07.02 08:23:51)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9ecc9591cdca9c8895998ac799999c989b98999897)
	(_ent
		(_time 1562066631081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int ic_stall -1 0 37(_ent(_in))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000050 55 1274          1562066647276 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562066647277 2019.07.02 08:24:07)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code daddd2888d8ed8ccd1ddce83ddddd8dcdfdcdddcd3)
	(_ent
		(_time 1562066631080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int ic_stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 5972          1562066706766 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066706767 2019.07.02 08:25:06)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 36666e33656061213b36246d6230353132303f3060)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int ic_stall -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int enable -1 0 72(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 73(_ent (_out))))
				(_port(_int instruction_bus 4 0 74(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 81(_ent (_in))))
				(_port(_int address_bus 5 0 82(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 87(_ent((i 32)))))
				(_port(_int input0 6 0 90(_ent (_in))))
				(_port(_int input1 6 0 91(_ent (_in))))
				(_port(_int selection -1 0 92(_ent (_in))))
				(_port(_int output 6 0 93(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 115(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 123(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((ic_stall)(ic_stall))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((ic_stall)(ic_stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 134(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 142(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 150(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 158(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 99(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 100(_arch(_uni))))
		(_sig(_int ic_stall -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 102(_arch(_uni))))
		(_sig(_int address_bus 7 0 103(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 104(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 105(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 106(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(10))(_mon))))
			(line__169(_arch 1 0 169(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000046 55 869           1562066713484 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562066713485 2019.07.02 08:25:13)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 75727074742225637170672f257371737173707277)
	(_ent
		(_time 1562066713482)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562066713504 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562066713505 2019.07.02 08:25:13)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9493999bc5c2c383959186cfc092979390929d92c2)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562066713524 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562066713525 2019.07.02 08:25:13)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a4a2a2f3a5f3f7b2a8f2b7fff1a2a1a3a6a1f2a2a2)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(9)(3)(5)(6))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(9)(4)(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562066713541 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562066713542 2019.07.02 08:25:13)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code b3b5b4e7b9e4e0a5e6e0a2e9b1b6e5b5b6b4bbb4b7)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562066713557 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562066713558 2019.07.02 08:25:13)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c3c5c396c59594d4c591d19997c596c5c0c5cbc695)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562066713571 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562066713572 2019.07.02 08:25:13)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d3d5d781d38587c5d1dcc38981d4d3d5d0d4d3d5d0)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562066713589 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562066713590 2019.07.02 08:25:13)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code e2e5b2b1e5b5e2f7b6e6f5b8b1e7b4e5e0e4e7e4e5)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562066713603 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562066713604 2019.07.02 08:25:13)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code f2f5f3a3f8a6f0e4a5a2e7a8f7f7a4f5f0f4f7f4f5)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562066713618 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562066713619 2019.07.02 08:25:13)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 01060d070455031707531958060603070407060708)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1274          1562066713639 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562066713640 2019.07.02 08:25:13)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 11161d16164513071a160548161613171417161718)
	(_ent
		(_time 1562066631080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int ic_stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562066713659 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562066713660 2019.07.02 08:25:13)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 30373c35336432263264766a343734373236663663)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562066713678 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562066713679 2019.07.02 08:25:13)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 40474642161741574245521a474613451647454615)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562066713697 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562066713698 2019.07.02 08:25:13)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 50575153510600465307160a555655560456065752)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562066713716 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562066713717 2019.07.02 08:25:13)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 5f585b5c5a090e4a085e4c0558590a585b585d5909)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562066713731 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066713732 2019.07.02 08:25:13)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 6f686f6e31383e793f3e7a343a69666939693a696a)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6044          1562066713745 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066713746 2019.07.02 08:25:13)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7e79727f7e282969737e6c252a787d797a78777828)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int ic_stall -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int enable -1 0 72(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 73(_ent (_out))))
				(_port(_int instruction_bus 4 0 74(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 81(_ent (_in))))
				(_port(_int address_bus 5 0 82(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 87(_ent((i 32)))))
				(_port(_int input0 6 0 90(_ent (_in))))
				(_port(_int input1 6 0 91(_ent (_in))))
				(_port(_int selection -1 0 92(_ent (_in))))
				(_port(_int output 6 0 93(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 115(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 123(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((ic_stall)(ic_stall))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((ic_stall)(ic_stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 134(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 142(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 150(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 158(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 99(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 100(_arch(_uni))))
		(_sig(_int ic_stall -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 102(_arch(_uni))))
		(_sig(_int address_bus 7 0 103(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 104(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 105(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 106(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(10))(_mon))))
			(line__169(_arch 1 0 169(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12003         1562066713763 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562066713764 2019.07.02 08:25:13)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8e8982808ed8d999dedc9cd5da888d898a888788d8)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562066713782 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066713783 2019.07.02 08:25:13)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9e989c90c9c9c38999908bc799989c989f989d98cc)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066713796 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066713797 2019.07.02 08:25:13)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code adaafcfafcfaadbbf3adbff6f5a8fbabacabaeabae)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562066713817 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562066713818 2019.07.02 08:25:13)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code cdca9c98909b99daceca99c9d4969ccacecb99cbc4cacd)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562066713831 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562066713832 2019.07.02 08:25:13)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code cdcbcb98909b9adacdc2d897c8cbccc89bcb99cbc4)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562066713838 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562066713839 2019.07.02 08:25:13)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code dcdb8d8f8a8bdbcbdadbc5878dda8fdad9dbd4dadd)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562066713856 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562066713857 2019.07.02 08:25:13)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code eceaeabfb7bbb1faebeaf8b6eeeae9eaeaebe8efee)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562066713869 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562066713870 2019.07.02 08:25:13)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code fbfcffabfaadaaedf9fab8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562066713896 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562066713897 2019.07.02 08:25:13)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 1b1c1c1c4d4c4b0d1f1809414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1562066713893)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562066714008 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066714009 2019.07.02 08:25:14)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 888f8b8788dfd99ed8d99dd3dd8e818ede8edd8e8d)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5972          1562066714018 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066714019 2019.07.02 08:25:14)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 888f8786d5dedf9f85889ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int ic_stall -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int enable -1 0 72(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 73(_ent (_out))))
				(_port(_int instruction_bus 4 0 74(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 81(_ent (_in))))
				(_port(_int address_bus 5 0 82(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 87(_ent((i 32)))))
				(_port(_int input0 6 0 90(_ent (_in))))
				(_port(_int input1 6 0 91(_ent (_in))))
				(_port(_int selection -1 0 92(_ent (_in))))
				(_port(_int output 6 0 93(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 115(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 123(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((ic_stall)(ic_stall))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((ic_stall)(ic_stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 134(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 142(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 150(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 158(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 99(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 100(_arch(_uni))))
		(_sig(_int ic_stall -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 102(_arch(_uni))))
		(_sig(_int address_bus 7 0 103(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 104(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 105(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 106(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(10))(_mon))))
			(line__169(_arch 1 0 169(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562066714030 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066714031 2019.07.02 08:25:14)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 989e999692cfc58f9f968dc19f9e9a9e999e9b9eca)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066714038 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066714039 2019.07.02 08:25:14)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code a7a0f5f0a5f0a7b1f9a7b5fcffa2f1a1a6a1a4a1a4)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562066787504 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562066787505 2019.07.02 08:26:27)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a4a1a0f3a4f3f4b2a0a1b6fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1562066787502)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562066787523 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562066787524 2019.07.02 08:26:27)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b4b1b8e0e5e2e3a3b5b0a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562066787549 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562066787550 2019.07.02 08:26:27)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c3c7c496c59490d5cf95d09896c5c6c4c1c695c5c5)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562066787569 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562066787570 2019.07.02 08:26:27)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code e3e7e5b0e9b4b0f5b6b0f2b9e1e6b5e5e6e4ebe4e7)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562066787582 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562066787583 2019.07.02 08:26:27)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e3e7e2b0e5b5b4f4e5b1f1b9b7e5b6e5e0e5ebe6b5)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562066787595 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562066787596 2019.07.02 08:26:27)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f2f6f7a2f3a4a6e4f0fde2a8a0f5f2f4f1f5f2f4f1)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562066787610 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562066787611 2019.07.02 08:26:27)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 020750040555021756061558510754050004070405)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562066787624 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562066787625 2019.07.02 08:26:27)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 11141217184513074641044b141447161317141716)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562066787639 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562066787640 2019.07.02 08:26:27)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 21242e252475233727733978262623272427262728)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1274          1562066787658 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562066787659 2019.07.02 08:26:27)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 31343e34366533273a362568363633373437363738)
	(_ent
		(_time 1562066631080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int ic_stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562066787674 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562066787675 2019.07.02 08:26:27)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 40454f42431442564214061a444744474246164613)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562066787687 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562066787688 2019.07.02 08:26:27)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 50555553060751475255420a575603550657555605)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562066787706 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562066787707 2019.07.02 08:26:27)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 60656260613630766337263a656665663466366762)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562066787721 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562066787722 2019.07.02 08:26:27)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 6f6a686f6a393e7a386e7c3568693a686b686d6939)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562066787735 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066787736 2019.07.02 08:26:27)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 7f7a7c7f21282e692f2e6a242a79767929792a797a)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6044          1562066787755 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066787756 2019.07.02 08:26:27)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9e9b91919ec8c989939e8cc5ca989d999a989798c8)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int ic_stall -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int enable -1 0 72(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 73(_ent (_out))))
				(_port(_int instruction_bus 4 0 74(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 81(_ent (_in))))
				(_port(_int address_bus 5 0 82(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 87(_ent((i 32)))))
				(_port(_int input0 6 0 90(_ent (_in))))
				(_port(_int input1 6 0 91(_ent (_in))))
				(_port(_int selection -1 0 92(_ent (_in))))
				(_port(_int output 6 0 93(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 115(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 123(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((ic_stall)(ic_stall))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((ic_stall)(ic_stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 134(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 142(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 150(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 158(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 99(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 100(_arch(_uni))))
		(_sig(_int ic_stall -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 102(_arch(_uni))))
		(_sig(_int address_bus 7 0 103(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 104(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 105(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 106(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(10))(_mon))))
			(line__169(_arch 1 0 169(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12003         1562066787775 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562066787776 2019.07.02 08:26:27)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code aeaba1f9aef8f9b9fefcbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562066787795 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066787796 2019.07.02 08:26:27)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code bdb9bce8ebeae0aabab3a8e4babbbfbbbcbbbebbef)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066787812 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066787813 2019.07.02 08:26:27)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code cdc89f989c9acddb93cddf9695c89bcbcccbcecbce)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 15589         1562066787831 mips
(_unit VHDL(mips 0 27(mips 0 40))
	(_version vde)
	(_time 1562066787832 2019.07.02 08:26:27)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code ddd88f8f808b89cadeda89d9c4868cdadedb89dbd4dadd)
	(_ent
		(_time 1562064851817)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 46(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 47(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 48(_ent (_in))))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int jump_address 5 0 50(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 51(_ent (_in))))
				(_port(_int rd_address 6 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int rs 5 0 54(_ent (_in))))
				(_port(_int rt 5 0 55(_ent (_in))))
				(_port(_int rt_address 6 0 56(_ent (_in))))
				(_port(_int shamt 6 0 57(_ent (_in))))
				(_port(_int signal_extended 5 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 178(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 204(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 226(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 237(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 258(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 140(_arch(_uni))))
		(_sig(_int NET410 -1 0 141(_arch(_uni))))
		(_sig(_int NET5251 -1 0 142(_arch(_uni))))
		(_sig(_int NET6046 -1 0 143(_arch(_uni))))
		(_sig(_int NET6613 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 145(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 146(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 147(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 148(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 148(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 172(_arch(_uni))))
		(_prcs
			(line__275(_arch 0 0 275(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__276(_arch 1 0 276(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 3238          1562066787849 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562066787850 2019.07.02 08:26:27)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code fcf8f9aca6aaabebfcf3e9a6f9fafdf9aafaa8faf5)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562066787855 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562066787856 2019.07.02 08:26:27)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code fcf9aeadaaabfbebfafbe5a7adfaaffaf9fbf4fafd)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562066787874 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562066787875 2019.07.02 08:26:27)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 0b0f0f0d515c561d0c0d1f51090d0e0d0d0c0f0809)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562066787887 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562066787888 2019.07.02 08:26:27)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 1b1e1d1c1a4d4a0d191a58404f1d1a1d481c1e1d1a)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562066787916 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562066787917 2019.07.02 08:26:27)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 3a3f3c3f6f6d6a2c3e3928606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1562066787911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562066788003 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562066788004 2019.07.02 08:26:28)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 888d8a8788dfd99ed8d99dd3dd8e818ede8edd8e8d)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 5972          1562066788016 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 39))
	(_version vde)
	(_time 1562066788017 2019.07.02 08:26:28)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 989d9697c5cecf8f95988ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1562064851730)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 52(_ent (_in))))
				(_port(_int ic_pronto -1 0 53(_ent (_in))))
				(_port(_int ic_enable -1 0 54(_ent (_out))))
				(_port(_int ic_stall -1 0 55(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 60(_ent (_in))))
				(_port(_int Reset -1 0 61(_ent (_in))))
				(_port(_int ic_stall -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int Instruction 3 0 65(_ent (_out))))
				(_port(_int next_instruction_address 3 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 71(_ent (_in))))
				(_port(_int enable -1 0 72(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 73(_ent (_out))))
				(_port(_int instruction_bus 4 0 74(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 81(_ent (_in))))
				(_port(_int address_bus 5 0 82(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 87(_ent((i 32)))))
				(_port(_int input0 6 0 90(_ent (_in))))
				(_port(_int input1 6 0 91(_ent (_in))))
				(_port(_int selection -1 0 92(_ent (_in))))
				(_port(_int output 6 0 93(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 45(_ent (_in))))
				(_port(_int B 1 0 46(_ent (_in))))
				(_port(_int resultado 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 115(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 123(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((ic_stall)(ic_stall))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((ic_stall)(ic_stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 134(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 142(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 150(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 158(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 33(_ent(_out))))
		(_port(_int Instruction 0 0 34(_ent(_out))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 99(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 100(_arch(_uni))))
		(_sig(_int ic_stall -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 102(_arch(_uni))))
		(_sig(_int address_bus 7 0 103(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 104(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 105(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 106(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(10))(_mon))))
			(line__169(_arch 1 0 169(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562066788027 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562066788028 2019.07.02 08:26:28)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code a8aca8fea2fff5bfafa6bdf1afaeaaaea9aeabaefa)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562066788035 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562066788036 2019.07.02 08:26:28)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code b7b2e4e3b5e0b7a1e9b7a5ecefb2e1b1b6b1b4b1b4)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562067028288 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562067028289 2019.07.02 08:30:28)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 31623234346661273534236b613735373537343633)
	(_ent
		(_time 1562067028286)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562067028306 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562067028307 2019.07.02 08:30:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 41124a43151716564045531a154742464547484717)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562067028321 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562067028322 2019.07.02 08:30:28)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 51035152550602475d07420a045754565354075757)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562067028339 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562067028340 2019.07.02 08:30:28)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 60326160693733763533713a626536666567686764)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562067028353 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562067028354 2019.07.02 08:30:28)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 70227671752627677622622a247625767376787526)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562067028368 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562067028369 2019.07.02 08:30:28)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 7f2d7d7e2a292b697d706f252d787f797c787f797c)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562067028385 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562067028386 2019.07.02 08:30:28)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 8fdcd981dcd88f9adb8b98d5dc8ad9888d898a8988)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562067028402 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067028403 2019.07.02 08:30:28)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 9fcc9891c1cb9d89c8cf8ac59a9ac9989d999a9998)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562067028418 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562067028419 2019.07.02 08:30:28)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code aefda5f9fffaacb8a8fcb6f7a9a9aca8aba8a9a8a7)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562067028440 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562067028441 2019.07.02 08:30:28)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code beedb5eaedeabca8b5b9aae7b9b9bcb8bbb8b9b8b7)
	(_ent
		(_time 1562067028437)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562067028457 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562067028458 2019.07.02 08:30:28)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code dd8ed68f8a89dfcbdf899b87d9dad9dadfdb8bdb8e)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562067028472 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562067028473 2019.07.02 08:30:28)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code dd8edc8fdf8adccadfd8cf87dadb8ed88bdad8db88)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562067028492 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562067028493 2019.07.02 08:30:28)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code fcaffaacaeaaaceaffabbaa6f9faf9faa8faaafbfe)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562067028507 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562067028508 2019.07.02 08:30:28)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 0c5f0e0a0c5a5d195b0d1f560b0a590b080b0e0a5a)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9954          1562067028524 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067028525 2019.07.02 08:30:28)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 1c4f1a1a474b4d0a4c4d0947491a151a4a1a491a19)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562067028539 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067028540 2019.07.02 08:30:28)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2b78212f2c7d7c3c262439707f2d282c2f2d222d7d)
	(_ent
		(_time 1562067028537)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12003         1562067028563 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562067028564 2019.07.02 08:30:28)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 3b68313e3c6d6c2c6b6929606f3d383c3f3d323d6d)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562067028576 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067028577 2019.07.02 08:30:28)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 4b194f481b1c165c4c455e124c4d494d4a4d484d19)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562067028591 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067028592 2019.07.02 08:30:28)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 5a090d590e0d5a4c045a4801025f0c5c5b5c595c59)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000053 55 3238          1562067028616 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562067028617 2019.07.02 08:30:28)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 792b7978792f2e6e79766c237c7f787c2f7f2d7f70)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562067028626 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562067028627 2019.07.02 08:30:28)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 792a2e79752e7e6e7f7e6022287f2a7f7c7e717f78)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562067028647 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562067028648 2019.07.02 08:30:28)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 99cb999698cec48f9e9f8dc39b9f9c9f9f9e9d9a9b)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562067028666 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562067028667 2019.07.02 08:30:28)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code a8fbaafff3fef9beaaa9ebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562067028694 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562067028695 2019.07.02 08:30:28)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code c89bca9dc49f98decccbda9298cecccecccecdcfca)
	(_ent
		(_time 1562067028689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 5913          1562067029083 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067029084 2019.07.02 08:30:29)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 4e1d1f4c1e194e58104e5c15164b18484f484d484d)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562067029095 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067029096 2019.07.02 08:30:29)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 4e1c4c4d1919135949405b1749484c484f484d481c)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000058 55 6001          1562067029108 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067029109 2019.07.02 08:30:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5e0d525d5e08094953514c050a585d595a58575808)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 9882          1562067029121 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067029122 2019.07.02 08:30:29)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 6d3e6d6c313a3c7b3d3c7836386b646b3b6b386b68)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000046 55 869           1562067152504 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562067152505 2019.07.02 08:32:32)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5c095a5f0b0b0c4a58594e060c5a585a585a595b5e)
	(_ent
		(_time 1562067152502)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562067152520 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562067152521 2019.07.02 08:32:32)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7c29727d7a2a2b6b7d786e27287a7f7b787a757a2a)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562067152533 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562067152534 2019.07.02 08:32:32)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7c28797d2a2b2f6a702a6f27297a797b7e792a7a7a)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562067152555 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562067152556 2019.07.02 08:32:32)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9bcf9f94c0ccc88dcec88ac1999ecd9d9e9c939c9f)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562067152567 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562067152568 2019.07.02 08:32:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code abffa8fcfcfdfcbcadf9b9f1ffadfeada8ada3aefd)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562067152579 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562067152580 2019.07.02 08:32:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code abffacfcfafdffbda9a4bbf1f9acabada8acabada8)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562067152595 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562067152596 2019.07.02 08:32:32)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code baefe9eeeeedbaafeebeade0e9bfecbdb8bcbfbcbd)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562067152606 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067152607 2019.07.02 08:32:32)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code ca9fc89e939ec8dc9d9adf90cfcf9ccdc8cccfcccd)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2797          1562067152618 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562067152619 2019.07.02 08:32:32)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d98cd78bd48ddbcfdf8bc180dededbdfdcdfdedfd0)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562067152635 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562067152636 2019.07.02 08:32:32)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code e9bce7bae6bdebffe2eefdb0eeeeebefecefeeefe0)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562067152650 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562067152651 2019.07.02 08:32:32)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code f9acf7a9f3adfbeffbadbfa3fdfefdfefbffafffaa)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562067152663 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562067152664 2019.07.02 08:32:32)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 085d030e565f091f0a0d1a520f0e5b0d5e0f0d0e5d)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562067152688 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562067152689 2019.07.02 08:32:32)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 184d141f114e480e1b4f5e421d1e1d1e4c1e4e1f1a)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562067152704 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562067152705 2019.07.02 08:32:32)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 287d212c737e793d7f293b722f2e7d2f2c2f2a2e7e)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000054 55 5913          1562067152720 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067152721 2019.07.02 08:32:32)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 37626b32356037216937256c6f3261313631343134)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000053 55 3238          1562067152740 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562067152741 2019.07.02 08:32:32)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 56025d55590001415659430c53505753005002505f)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((ic_stall_IF)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2398          1562067152751 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067152752 2019.07.02 08:32:32)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 5602595452010b415158430f515054505750555004)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000059 55 12003         1562067152771 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562067152772 2019.07.02 08:32:32)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 76237777252021612624642d2270757172707f7020)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 6073          1562067152788 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067152789 2019.07.02 08:32:32)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 85d0848bd5d3d292888a97ded183868281838c83d3)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 9954          1562067152809 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067152810 2019.07.02 08:32:32)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 95c0989b98c2c483c5c480cec0939c93c393c09390)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000045 55 15787         1562067152829 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562067152830 2019.07.02 08:32:32)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code a5f0f9f2a9f3f1b2a6a2f1a4bcfef4a2a6a3f1a3aca2a5)
	(_ent
		(_time 1562067152824)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int stall -1 0 97(_ent (_in))))
				(_port(_int Instruction 12 0 98(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 99(_ent (_out))))
				(_port(_int next_instruction_address 12 0 100(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 105(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 106(_ent (_in))))
				(_port(_int EX_branch_address 15 0 107(_ent (_in))))
				(_port(_int EX_jump_address 15 0 108(_ent (_in))))
				(_port(_int EX_rs 15 0 109(_ent (_in))))
				(_port(_int EX_rt 15 0 110(_ent (_in))))
				(_port(_int ULA_RES 15 0 111(_ent (_in))))
				(_port(_int Zero -1 0 112(_ent (_in))))
				(_port(_int clk -1 0 113(_ent (_in))))
				(_port(_int reset -1 0 114(_ent (_in))))
				(_port(_int val 16 0 115(_ent (_in))))
				(_port(_int M_DATA 15 0 116(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 117(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 118(_ent (_out))))
				(_port(_int PCSrc -1 0 119(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 120(_ent (_out))))
				(_port(_int write_register 16 0 121(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 126(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 127(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 128(_ent (_in))))
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int reset -1 0 130(_ent (_in))))
				(_port(_int write_register 19 0 131(_ent (_in))))
				(_port(_int M_write_register 19 0 132(_ent (_out))))
				(_port(_int RegWrite -1 0 133(_ent (_out))))
				(_port(_int WB_DATA 17 0 134(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 182(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 208(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 230(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 242(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 263(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 105(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 107(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 115(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 126(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int ic_stall_IF -1 0 140(_arch(_uni))))
		(_sig(_int NET138 -1 0 141(_arch(_uni))))
		(_sig(_int NET410 -1 0 142(_arch(_uni))))
		(_sig(_int NET5251 -1 0 143(_arch(_uni))))
		(_sig(_int NET6046 -1 0 144(_arch(_uni))))
		(_sig(_int NET6613 -1 0 145(_arch(_uni))))
		(_sig(_int stall -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 147(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 149(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 150(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 150(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 152(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 152(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 174(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_trgt(13))(_sens(7)))))
			(line__280(_arch 1 0 280(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__281(_arch 2 0 281(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000054 55 1083          1562067152853 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562067152854 2019.07.02 08:32:32)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code c4919890c593c3d3c2c3dd9f95c297c2c1c3ccc2c5)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562067152874 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562067152875 2019.07.02 08:32:32)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code d387d881d8848ec5d4d5c789d1d5d6d5d5d4d7d0d1)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562067152893 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562067152894 2019.07.02 08:32:32)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code f3a6faa3a3a5a2e5f1f2b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562067152921 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562067152922 2019.07.02 08:32:32)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 02570a040455521406011058520406040604070500)
	(_ent
		(_time 1562067152916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562067153039 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067153040 2019.07.02 08:32:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 7f2a737f21282e692f2e6a242a79767929792a797a)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562067153051 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067153052 2019.07.02 08:32:33)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 8fdad281dcd88f99d18f9dd4d78ad9898e898c898c)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562067153063 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067153064 2019.07.02 08:32:33)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 8fdb8180dbd8d29888819ad688898d898e898c89dd)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000058 55 6001          1562067153076 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067153077 2019.07.02 08:32:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9fca9f909cc9c88892908dc4cb999c989b999699c9)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000053 55 2967          1562067153088 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562067153089 2019.07.02 08:32:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aefaa4f9f2f8f9b9aea1bbf4aba8afabf8a8faa8a7)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2851          1562067251768 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562067251769 2019.07.02 08:34:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 1e1c45194f4a1c08184f064719191c181b18191817)
	(_ent
		(_time 1562067251765)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562067272644 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562067272645 2019.07.02 08:34:32)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a9a6fbfea4fef9bfadacbbf3f9afadafadafacaeab)
	(_ent
		(_time 1562067272641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562067272660 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562067272661 2019.07.02 08:34:32)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c8c7929d959e9fdfc9ccda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562067272674 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562067272675 2019.07.02 08:34:32)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c8c6999dc59f9bdec49edb939dcecdcfcacd9ecece)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562067272691 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562067272692 2019.07.02 08:34:32)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d8d6888ad98f8bce8d8bc982dadd8ededddfd0dfdc)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562067272707 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562067272708 2019.07.02 08:34:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f7f9a0a7f5a1a0e0f1a5e5ada3f1a2f1f4f1fff2a1)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562067272721 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562067272722 2019.07.02 08:34:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f7f9a4a7f3a1a3e1f5f8e7ada5f0f7f1f4f0f7f1f4)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1415          1562067272736 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562067272737 2019.07.02 08:34:32)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 07080701055007125303105d540251000501020100)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2019          1562067272753 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067272754 2019.07.02 08:34:32)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 16194710184214004146034c131340111410131011)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562067272768 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562067272769 2019.07.02 08:34:32)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 26297b222472243020773e7f21212420232021202f)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562067272786 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562067272787 2019.07.02 08:34:32)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 454a1847461147534e42511c42424743404342434c)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562067272801 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562067272802 2019.07.02 08:34:32)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 555a0856530157435701130f515251525753035306)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562067272817 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562067272818 2019.07.02 08:34:32)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 656a3265363264726760773f626336603362606330)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562067272836 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562067272837 2019.07.02 08:34:32)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 747b2475712224627723322e717271722072227376)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562067272855 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562067272856 2019.07.02 08:34:32)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 848bd18ad3d2d591d38597de8382d18380838682d2)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 12133         1562067272873 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562067272874 2019.07.02 08:34:32)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 939cce9cc5c5c484c29581c8c795909497959a95c5)
	(_ent
		(_time 1562067272871)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9954          1562067272899 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067272900 2019.07.02 08:34:32)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b3bce2e6b8e4e2a5e3e2a6e8e6b5bab5e5b5e6b5b6)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000054 55 5913          1562067272920 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067272921 2019.07.02 08:34:32)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c2cdc297c595c2d49cc2d0999ac794c4c3c4c1c4c1)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562067272947 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067272948 2019.07.02 08:34:32)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code e2ecb1b0e2b5bff5e5ecf7bbe5e4e0e4e3e4e1e4b0)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000058 55 6073          1562067272971 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067272972 2019.07.02 08:34:32)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f1feaca1a5a7a6e6fcfee3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000045 55 15876         1562067272994 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562067272995 2019.07.02 08:34:32)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 101f1117194644071317441f094b411713164416191710)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int stall -1 0 76(_ent (_in))))
				(_port(_int write_data 7 0 77(_ent (_in))))
				(_port(_int write_register 8 0 78(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 79(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 80(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 81(_ent (_out))))
				(_port(_int jump_address 7 0 82(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 83(_ent (_out))))
				(_port(_int rd_address 8 0 84(_ent (_out))))
				(_port(_int rs 7 0 85(_ent (_out))))
				(_port(_int rt 7 0 86(_ent (_out))))
				(_port(_int rt_address 8 0 87(_ent (_out))))
				(_port(_int shamt 8 0 88(_ent (_out))))
				(_port(_int signal_extended 7 0 89(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 94(_ent (_in))))
				(_port(_int PCSrc -1 0 95(_ent (_in))))
				(_port(_int Reset -1 0 96(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 97(_ent (_in))))
				(_port(_int stall -1 0 98(_ent (_in))))
				(_port(_int Instruction 12 0 99(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 100(_ent (_out))))
				(_port(_int next_instruction_address 12 0 101(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 106(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 107(_ent (_in))))
				(_port(_int EX_branch_address 15 0 108(_ent (_in))))
				(_port(_int EX_jump_address 15 0 109(_ent (_in))))
				(_port(_int EX_rs 15 0 110(_ent (_in))))
				(_port(_int EX_rt 15 0 111(_ent (_in))))
				(_port(_int ULA_RES 15 0 112(_ent (_in))))
				(_port(_int Zero -1 0 113(_ent (_in))))
				(_port(_int clk -1 0 114(_ent (_in))))
				(_port(_int reset -1 0 115(_ent (_in))))
				(_port(_int val 16 0 116(_ent (_in))))
				(_port(_int M_DATA 15 0 117(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 118(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 119(_ent (_out))))
				(_port(_int PCSrc -1 0 120(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 121(_ent (_out))))
				(_port(_int write_register 16 0 122(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 127(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 128(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 129(_ent (_in))))
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int reset -1 0 131(_ent (_in))))
				(_port(_int write_register 19 0 132(_ent (_in))))
				(_port(_int M_write_register 19 0 133(_ent (_out))))
				(_port(_int RegWrite -1 0 134(_ent (_out))))
				(_port(_int WB_DATA 17 0 135(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 183(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 209(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 232(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 244(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 265(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 81(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 106(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 107(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 108(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 116(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 129(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 132(_array -1((_dto i 4 i 0)))))
		(_sig(_int ic_stall_IF -1 0 141(_arch(_uni))))
		(_sig(_int NET138 -1 0 142(_arch(_uni))))
		(_sig(_int NET410 -1 0 143(_arch(_uni))))
		(_sig(_int NET5251 -1 0 144(_arch(_uni))))
		(_sig(_int NET6046 -1 0 145(_arch(_uni))))
		(_sig(_int NET6613 -1 0 146(_arch(_uni))))
		(_sig(_int stall -1 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 148(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 149(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 150(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 151(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 151(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 154(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 175(_arch(_uni))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_trgt(13))(_sens(7)))))
			(line__282(_arch 1 0 282(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__283(_arch 2 0 283(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562067273017 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562067273018 2019.07.02 08:34:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 202e762429767737202f357a252621257626742629)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562067273027 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562067273028 2019.07.02 08:34:33)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 303f3134356737273637296b613663363537383631)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562067273051 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562067273052 2019.07.02 08:34:33)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 4f41194d1118125948495b154d494a4949484b4c4d)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562067273067 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562067273068 2019.07.02 08:34:33)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5f500b5c5a090e495d5e1c040b595e590c585a595e)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562067273092 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562067273093 2019.07.02 08:34:33)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 6e613a6e3f393e786a6d7c343e686a686a686b696c)
	(_ent
		(_time 1562067273087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9882          1562067273197 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562067273198 2019.07.02 08:34:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code dcd38c8f878b8dca8c8dc98789dad5da8ada89dad9)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 134(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 135(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 136(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 138(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562067273210 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067273211 2019.07.02 08:34:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code ebe4b7b8ecbdbcfce6e4f9b0bfede8ecefede2edbd)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562067273218 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067273219 2019.07.02 08:34:33)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code ebe5b9b9bbbcb6fcece5feb2ecede9edeaede8edb9)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 5913          1562067273231 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562067273232 2019.07.02 08:34:33)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code fbf4faabacacfbeda5fbe9a0a3feadfdfafdf8fdf8)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2071          1562067376501 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067376502 2019.07.02 08:36:16)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 5c595b5e07085e4a0b0c490659590a5b5e5a595a5b)
	(_ent
		(_time 1562067376498)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1468          1562067427699 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562067427700 2019.07.02 08:37:07)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 60306560653760753464773a336536676266656667)
	(_ent
		(_time 1562067427697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562067497849 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067497850 2019.07.02 08:38:17)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 6c6a3a6d37386e7a3b3c793669693a6b6e6a696a6b)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000046 55 869           1562067514315 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562067514316 2019.07.02 08:38:34)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b1b3e3e5b4e6e1a7b5b4a3ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1562067514312)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562067514335 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562067514336 2019.07.02 08:38:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d0d28a82858687c7d1d4c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562067514352 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562067514353 2019.07.02 08:38:34)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e0e3b1b3e5b7b3f6ecb6f3bbb5e6e5e7e2e5b6e6e6)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562067514373 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562067514374 2019.07.02 08:38:34)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code efecbfbcb0b8bcf9babcfeb5edeab9e9eae8e7e8eb)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562067514388 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562067514389 2019.07.02 08:38:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code fffca8afaca9a8e8f9adeda5abf9aaf9fcf9f7faa9)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562067514417 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562067514418 2019.07.02 08:38:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1e1d4a1948484a081c110e444c191e181d191e181d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562067514432 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562067514433 2019.07.02 08:38:34)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 2e2c2e2a7e792e3b7a2a39747d2b78292c282b2829)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562067514448 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562067514449 2019.07.02 08:38:34)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 3e3c6f3a636a3c28696e2b643b3b68393c383b3839)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562067514464 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562067514465 2019.07.02 08:38:34)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 4d4f104f1d194f5b4b1c55144a4a4f4b484b4a4b44)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562067514482 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562067514483 2019.07.02 08:38:34)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5d5f005e0f095f4b565a49045a5a5f5b585b5a5b54)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562067514501 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562067514502 2019.07.02 08:38:34)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 6c6e316c3c386e7a6e382a36686b686b6e6a3a6a3f)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562067514518 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562067514519 2019.07.02 08:38:34)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7c7e2b7d792b7d6b7e796e267b7a2f792a7b797a29)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562067514536 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562067514537 2019.07.02 08:38:34)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9b99cb94c8cdcb8d98ccddc19e9d9e9dcf9dcd9c99)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000052 55 895           1562067514553 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562067514554 2019.07.02 08:38:34)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code aba9fefcaafdfabefcaab8f1acadfeacafaca9adfd)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 10086         1562067514576 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562067514577 2019.07.02 08:38:34)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code bbb9eaeee1eceaadecbeaee0eebdb2bdedbdeebdbe)
	(_ent
		(_time 1562067514572)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562067514605 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067514606 2019.07.02 08:38:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code dad88788de8c8dcdd7d5c8818edcd9dddedcd3dc8c)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562067514627 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562067514628 2019.07.02 08:38:34)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e9ebb4bab5bfbefeb8effbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562067514646 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067514647 2019.07.02 08:38:34)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 090a5b0e025e541e0e071c500e0f0b0f080f0a0f5b)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6043          1562067514664 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 47))
	(_version vde)
	(_time 1562067514665 2019.07.02 08:38:34)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 181a191f154f180e464e0a43401d4e1e191e1b1e1b)
	(_ent
		(_time 1562067514660)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 82(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 84(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 84(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 63(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 64(_ent (_in))))
				(_port(_int ULA_RES 6 0 65(_ent (_in))))
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int reset -1 0 67(_ent (_in))))
				(_port(_int stall -1 0 68(_ent (_in))))
				(_port(_int val 8 0 69(_ent (_in))))
				(_port(_int M_DATA 6 0 70(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 71(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 72(_ent (_out))))
				(_port(_int write_register 8 0 73(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 53(_ent (_in))))
				(_port(_int EX_rt 5 0 54(_ent (_in))))
				(_port(_int ULA_RES 5 0 55(_ent (_in))))
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int DATA_BUS 5 0 58(_ent (_out))))
			)
		)
	)
	(_inst U11 0 104(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 115(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 140(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 148(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int M_DATA 2 0 39(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 40(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 41(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 42(_ent(_out))))
		(_port(_int write_register 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 90(_int(_uni))))
		(_sig(_int NET405 -1 0 91(_int(_uni))))
		(_sig(_int NET536 -1 0 92(_int(_uni))))
		(_sig(_int NET600 -1 0 93(_int(_uni))))
		(_sig(_int NET911 -1 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 95(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 95(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 96(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(22))(_sens(4(0))(4(1))))))
			(line__136(_arch 1 0 136(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16054         1562067514687 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562067514688 2019.07.02 08:38:34)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 282a292c297e7c3f2b2f7c7a3173792f2b2e7c2e212f28)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int write_register 16 0 124(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 129(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 130(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 131(_ent (_in))))
				(_port(_int clk -1 0 132(_ent (_in))))
				(_port(_int reset -1 0 133(_ent (_in))))
				(_port(_int write_register 19 0 134(_ent (_in))))
				(_port(_int M_write_register 19 0 135(_ent (_out))))
				(_port(_int RegWrite -1 0 136(_ent (_out))))
				(_port(_int WB_DATA 17 0 137(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 185(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 212(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 235(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 247(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 269(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 131(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 134(_array -1((_dto i 4 i 0)))))
		(_sig(_int ic_stall_IF -1 0 143(_arch(_uni))))
		(_sig(_int NET138 -1 0 144(_arch(_uni))))
		(_sig(_int NET410 -1 0 145(_arch(_uni))))
		(_sig(_int NET5251 -1 0 146(_arch(_uni))))
		(_sig(_int NET6046 -1 0 147(_arch(_uni))))
		(_sig(_int NET6613 -1 0 148(_arch(_uni))))
		(_sig(_int stall -1 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 150(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 151(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 152(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 153(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 153(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 156(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 177(_arch(_uni))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(13))(_sens(7)))))
			(line__286(_arch 1 0 286(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(8))(_sens(0)))))
			(line__287(_arch 2 0 287(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(9))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562067514705 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562067514706 2019.07.02 08:38:34)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 383b6e3d396e6f2f38372d623d3e393d6e3e6c3e31)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562067514715 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562067514716 2019.07.02 08:38:34)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 474546444510405041405e1c1641144142404f4146)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562067514739 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562067514740 2019.07.02 08:38:34)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6665306668313b706160723c646063606061626564)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562067514753 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562067514754 2019.07.02 08:38:34)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 66643266333037706467253d326067603561636067)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562067514779 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562067514780 2019.07.02 08:38:34)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 8684d28884d1d690828594dcd68082808280838184)
	(_ent
		(_time 1562067514776)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562067514879 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562067514880 2019.07.02 08:38:34)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code f3f1a3a2f8a4a2e5a4f6e6a8a6f5faf5a5f5a6f5f6)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562067514894 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562067514895 2019.07.02 08:38:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 03015c05555554140e0c11585705000407050a0555)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562067514906 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562067514907 2019.07.02 08:38:34)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0300520402545e14040d165a040501050205000551)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6043          1562067514913 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 47))
	(_version vde)
	(_time 1562067514914 2019.07.02 08:38:34)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 12101015154512044c4400494a1744141314111411)
	(_ent
		(_time 1562067514659)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 78(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 82(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 82(_ent (_in))))
				(_port(_int selection -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 84(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 84(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 63(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 64(_ent (_in))))
				(_port(_int ULA_RES 6 0 65(_ent (_in))))
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int reset -1 0 67(_ent (_in))))
				(_port(_int stall -1 0 68(_ent (_in))))
				(_port(_int val 8 0 69(_ent (_in))))
				(_port(_int M_DATA 6 0 70(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 71(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 72(_ent (_out))))
				(_port(_int write_register 8 0 73(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 53(_ent (_in))))
				(_port(_int EX_rt 5 0 54(_ent (_in))))
				(_port(_int ULA_RES 5 0 55(_ent (_in))))
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int DATA_BUS 5 0 58(_ent (_out))))
			)
		)
	)
	(_inst U11 0 104(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 115(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 140(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 148(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int M_DATA 2 0 39(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 40(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 41(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 42(_ent(_out))))
		(_port(_int write_register 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 90(_int(_uni))))
		(_sig(_int NET405 -1 0 91(_int(_uni))))
		(_sig(_int NET536 -1 0 92(_int(_uni))))
		(_sig(_int NET600 -1 0 93(_int(_uni))))
		(_sig(_int NET911 -1 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 95(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 95(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 96(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(22))(_sens(4(0))(4(1))))))
			(line__136(_arch 1 0 136(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000052 55 1944          1562067952168 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562067952169 2019.07.02 08:45:52)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 14444213114244021614524e111211124012421316)
	(_ent
		(_time 1562067952165)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(8)(8(2))(8(1))(8(0))(9)(10)(11)(5))(_sens(8)(0)(1)(3)(4(2))(4(3))(6))(_mon)(_read(9)(2)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562068356911 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068356912 2019.07.02 08:52:36)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 22262e262376203420766478262526252024742471)
	(_ent
		(_time 1562068356909)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000046 55 869           1562068420213 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562068420214 2019.07.02 08:53:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 636434636434337567667139336567656765666461)
	(_ent
		(_time 1562068420210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562068420230 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562068420231 2019.07.02 08:53:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 73742c7225252464727761282775707477757a7525)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562068420251 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562068420252 2019.07.02 08:53:40)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8284d68c85d5d1948ed491d9d78487858087d48484)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562068420269 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562068420270 2019.07.02 08:53:40)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9294c79d99c5c184c7c183c89097c49497959a9596)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562068420286 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562068420287 2019.07.02 08:53:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b1b7e3e5b5e7e6a6b7e3a3ebe5b7e4b7b2b7b9b4e7)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562068420301 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562068420302 2019.07.02 08:53:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c1c79794c39795d7c3ced19b93c6c1c7c2c6c1c7c2)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562068420320 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562068420321 2019.07.02 08:53:40)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code d1d6d383d586d1c485d5c68b82d487d6d3d7d4d7d6)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562068420337 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562068420338 2019.07.02 08:53:40)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code e0e7b3b2e8b4e2f6b7b0f5bae5e5b6e7e2e6e5e6e7)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562068420352 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562068420353 2019.07.02 08:53:40)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f0f7afa0f4a4f2e6f6a1e8a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562068420371 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562068420372 2019.07.02 08:53:40)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code fff8a0afafabfde9f4f8eba6f8f8fdf9faf9f8f9f6)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562068420388 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562068420389 2019.07.02 08:53:40)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 0f0b06095a5b0d190d5b49550b080b080d0959095c)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562068420403 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562068420404 2019.07.02 08:53:40)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 1f1b1c181f481e081d1a0d4518194c1a49181a194a)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 895           1562068420429 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562068420430 2019.07.02 08:53:40)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 3e3a3f3b38686f2b693f2d6439386b393a393c3868)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 10086         1562068420453 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068420454 2019.07.02 08:53:40)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 4e4a4b4d13191f58194b5b151b48474818481b484b)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562068420472 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068420473 2019.07.02 08:53:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6d69646d6c3b3a7a60627f36396b6e6a696b646b3b)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562068420493 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562068420494 2019.07.02 08:53:40)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 7c78757d7a2a2b6b2d7a6e27287a7f7b787a757a2a)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562068420509 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068420510 2019.07.02 08:53:40)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 8c898b83dddbd19b8b8299d58b8a8e8a8d8a8f8ade)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068420524 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068420525 2019.07.02 08:53:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 9c98c893cacb9c8a9b9a8ec7c499ca9a9d9a9f9a9f)
	(_ent
		(_time 1562068420522)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16210         1562068420548 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562068420549 2019.07.02 08:53:40)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code abaffffcf0fdffbca8acfeadb2f0faaca8adffada2acab)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562068420569 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562068420570 2019.07.02 08:53:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code cbcec89e909d9cdccbc4de91cecdcace9dcd9fcdc2)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 876           1562068420579 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068420580 2019.07.02 08:53:40)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code cbcfcf9e9a9fc9ddc99f8d91cfcccfccc9cd9dcd98)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000054 55 1083          1562068420600 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562068420601 2019.07.02 08:53:40)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code eaeebeb8bebdedfdecedf3b1bbecb9ecefede2eceb)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562068420624 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562068420625 2019.07.02 08:53:40)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code f9fcfaa9f8aea4effeffeda3fbfffcfffffefdfafb)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562068420644 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562068420645 2019.07.02 08:53:40)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 090d090f535f581f0b084a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562068420679 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562068420680 2019.07.02 08:53:40)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 383c383d346f682e3c3b2a62683e3c3e3c3e3d3f3a)
	(_ent
		(_time 1562068420674)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562068420807 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068420808 2019.07.02 08:53:40)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b5b1b1e0b8e2e4a3e2b0a0eee0b3bcb3e3b3e0b3b0)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562068420826 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068420827 2019.07.02 08:53:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c5c1cd90959392d2c8cad79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562068420838 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068420839 2019.07.02 08:53:40)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code d4d1d287d28389c3d3dac18dd3d2d6d2d5d2d7d286)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068420851 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068420852 2019.07.02 08:53:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code e4e0b1b7e5b3e4f2e3e2f6bfbce1b2e2e5e2e7e2e7)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000046 55 869           1562068464131 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562068464132 2019.07.02 08:54:24)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f5a0a5a5f4a2a5e3f1f0e7afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1562068464129)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562068464146 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562068464147 2019.07.02 08:54:24)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 05505e03555352120401175e5103060201030c0353)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562068464159 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562068464160 2019.07.02 08:54:24)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 05515503055256130953165e500300020700530303)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562068464176 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562068464177 2019.07.02 08:54:24)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 14404513194347024147054e1611421211131c1310)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562068464190 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562068464191 2019.07.02 08:54:24)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 24707220257273332276367e7022712227222c2172)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562068464202 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562068464203 2019.07.02 08:54:24)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3460663133626022363b246e663334323733343237)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562068464214 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562068464215 2019.07.02 08:54:24)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 431645414514435617475419104615444145464544)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562068464226 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562068464227 2019.07.02 08:54:24)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 530604515807514504034609565605545155565554)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562068464239 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562068464240 2019.07.02 08:54:24)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 623739626436607464337a3b65656064676465646b)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562068464257 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562068464258 2019.07.02 08:54:24)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 72272973762670647975662b75757074777475747b)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562068464272 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562068464273 2019.07.02 08:54:24)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 82d7d98c83d6809480d6c4d8868586858084d484d1)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562068464287 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562068464288 2019.07.02 08:54:24)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 91c4c09ec6c69086939483cb9697c294c7969497c4)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 895           1562068464312 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562068464313 2019.07.02 08:54:24)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code a1f4f2f6f3f7f0b4f6a0b2fba6a7f4a6a5a6a3a7f7)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 10086         1562068464329 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068464330 2019.07.02 08:54:24)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b1e4e6e4b8e6e0a7e6b4a4eae4b7b8b7e7b7e4b7b4)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562068464346 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068464347 2019.07.02 08:54:24)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c0959b95959697d7cdcfd29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562068464364 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562068464365 2019.07.02 08:54:24)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code df8a848ddc8988c88ed9cd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562068464380 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068464381 2019.07.02 08:54:24)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code efbbbabdbbb8b2f8e8e1fab6e8e9ede9eee9ece9bd)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068464395 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068464396 2019.07.02 08:54:24)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code ffaaf9afaca8ffe9f8f9eda4a7faa9f9fef9fcf9fc)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16210         1562068464414 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562068464415 2019.07.02 08:54:24)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0e5b090852585a190d095b0817555f090d085a0807090e)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562068464431 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562068464432 2019.07.02 08:54:24)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e4a4e19424849091e110b441b181f1b48184a1817)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 876           1562068464439 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068464440 2019.07.02 08:54:24)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 1e4b4919484a1c081c4a58441a191a191c1848184d)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000054 55 1083          1562068464454 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562068464455 2019.07.02 08:54:24)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 2e7b292b7e792939282937757f287d282b2926282f)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562068464475 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562068464476 2019.07.02 08:54:24)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 4d191d4f111a105b4a4b59174f4b484b4b4a494e4f)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562068464489 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562068464490 2019.07.02 08:54:24)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5c090e5f5c0a0d4a5e5d1f07085a5d5a0f5b595a5d)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562068464517 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562068464518 2019.07.02 08:54:24)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 6c393e6c3b3b3c7a686f7e363c6a686a686a696b6e)
	(_ent
		(_time 1562068464515)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562068464627 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068464628 2019.07.02 08:54:24)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d98c8f8ad88e88cf8edccc828cdfd0df8fdf8cdfdc)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562068464642 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068464643 2019.07.02 08:54:24)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e9bcb3bab5bfbefee4e6fbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562068464650 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068464651 2019.07.02 08:54:24)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f9adada8f2aea4eefef7eca0fefffbfff8fffaffab)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068464660 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068464661 2019.07.02 08:54:24)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 085d080e055f081e0f0e1a53500d5e0e090e0b0e0b)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000052 55 1947          1562068492183 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562068492184 2019.07.02 08:54:52)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 8481888a81d2d4928684c2de81828182d082d28386)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000046 55 869           1562068495311 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562068495312 2019.07.02 08:54:55)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b9bbbcedb4eee9afbdbcabe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1562068495309)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1146          1562068495325 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562068495326 2019.07.02 08:54:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c9cbc49c959f9edec8cddb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562068495338 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562068495339 2019.07.02 08:54:55)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d8dbde8ad58f8bced48ecb838ddedddfdadd8edede)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562068495355 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562068495356 2019.07.02 08:54:55)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code e8ebefbbe9bfbbfebdbbf9b2eaedbeeeedefe0efec)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562068495368 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562068495369 2019.07.02 08:54:55)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f7f4f7a7f5a1a0e0f1a5e5ada3f1a2f1f4f1fff2a1)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562068495380 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562068495381 2019.07.02 08:54:55)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f7f4f3a7f3a1a3e1f5f8e7ada5f0f7f1f4f0f7f1f4)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562068495392 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562068495393 2019.07.02 08:54:55)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 07055601055007125303105d540251000501020100)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562068495404 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562068495405 2019.07.02 08:54:55)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 17151711184315014047024d121241101511121110)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562068495419 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562068495420 2019.07.02 08:54:55)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 26242a222472243020773e7f21212420232021202f)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562068495436 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562068495437 2019.07.02 08:54:55)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 36343a33366234203d31226f31313430333031303f)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562068495451 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562068495452 2019.07.02 08:54:55)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 46444a44431244504412001c424142414440104015)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562068495464 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562068495465 2019.07.02 08:54:55)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 55575356060254425750470f525306500352505300)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1947          1562068495483 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562068495484 2019.07.02 08:54:55)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 65676465613335736765233f606360633163336267)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000052 55 895           1562068495500 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562068495501 2019.07.02 08:54:55)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 74767075232225612375672e737221737073767222)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 10086         1562068495517 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068495518 2019.07.02 08:54:55)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 8486848b88d3d592d38191dfd1828d82d282d18281)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562068495532 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068495533 2019.07.02 08:54:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9496989bc5c2c383999b86cfc092979390929d92c2)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562068495550 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562068495551 2019.07.02 08:54:55)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a3a1aff4f5f5f4b4f2a5b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562068495568 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068495569 2019.07.02 08:54:55)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code c3c0c197c2949ed4c4cdd69ac4c5c1c5c2c5c0c591)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068495586 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068495587 2019.07.02 08:54:55)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code d2d08380d585d2c4d5d4c0898ad784d4d3d4d1d4d1)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16210         1562068495601 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562068495602 2019.07.02 08:54:55)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code e2e0b3b1e9b4b6f5e1e5b7e4fbb9b3e5e1e4b6e4ebe5e2)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562068495615 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562068495616 2019.07.02 08:54:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f1f2f7a1f9a7a6e6f1fee4abf4f7f0f4a7f7a5f7f8)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 876           1562068495621 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068495622 2019.07.02 08:54:55)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code f1f3f0a1f3a5f3e7f3a5b7abf5f6f5f6f3f7a7f7a2)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000054 55 1083          1562068495637 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562068495638 2019.07.02 08:54:55)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 01035306055606160706185a500752070406090700)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562068495654 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562068495655 2019.07.02 08:54:55)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 1112141618464c071617054b131714171716151213)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562068495667 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562068495668 2019.07.02 08:54:55)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 20222724737671362221637b742621267327252621)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562068495688 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562068495689 2019.07.02 08:54:55)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 30323735346760263433226a603634363436353732)
	(_ent
		(_time 1562068495686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562068495779 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068495780 2019.07.02 08:54:55)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 8e8c8d81d3d9df98d98b9bd5db888788d888db888b)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562068495795 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068495796 2019.07.02 08:54:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9d9f92929ccbca8a90928fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562068495807 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068495808 2019.07.02 08:54:55)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code adaeacfbfbfaf0baaaa3b8f4aaabafabacabaeabff)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068495819 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068495820 2019.07.02 08:54:55)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code bdbfefe9eceabdabbabbafe6e5b8ebbbbcbbbebbbe)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2071          1562068668210 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562068668211 2019.07.02 08:57:48)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 23702e262877213574733679262675242125262524)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 1146          1562068668229 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562068668230 2019.07.02 08:57:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3360323665656424323721686735303437353a3565)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562068668257 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562068668258 2019.07.02 08:57:48)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 52005851550501445e044109075457555057045454)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562068668282 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562068668283 2019.07.02 08:57:48)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 6230696269353174373173386067346467656a6566)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562068668310 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562068668311 2019.07.02 08:57:48)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 81d38d8f85d7d69687d393dbd587d48782878984d7)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562068668326 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562068668327 2019.07.02 08:57:48)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 91c3999e93c7c587939e81cbc39691979296919792)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562068668345 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562068668346 2019.07.02 08:57:48)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code a0f3fcf7a5f7a0b5f4a4b7faf3a5f6a7a2a6a5a6a7)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000050 55 2851          1562068668365 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562068668366 2019.07.02 08:57:48)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code bfecbeebedebbda9b9eea7e6b8b8bdb9bab9b8b9b6)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562068668391 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562068668392 2019.07.02 08:57:48)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code cf9cce9a9f9bcdd9c4c8db96c8c8cdc9cac9c8c9c6)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562068668407 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562068668408 2019.07.02 08:57:48)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code df8cde8d8a8bddc9dd8b9985dbd8dbd8ddd989d98c)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000046 55 869           1562068668424 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562068668425 2019.07.02 08:57:48)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code eebde7bdbfb9bef8eaebfcb4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1562068668422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3559          1562068668441 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562068668442 2019.07.02 08:57:48)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code feadf5aefda9ffe9fcfbeca4f9f8adfba8f9fbf8ab)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1947          1562068668462 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562068668463 2019.07.02 08:57:48)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 1d4e101a484b4d0b1f1d5b47181b181b491b4b1a1f)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562068668486 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068668487 2019.07.02 08:57:48)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 2d7e20297a792f3b2f796b77292a292a2f2b7b2b7e)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000052 55 895           1562068668502 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562068668503 2019.07.02 08:57:48)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 3c6f34393c6a6d296b3d2f663b3a693b383b3e3a6a)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 10086         1562068668531 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068668532 2019.07.02 08:57:48)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 5c0f505e070b0d4a0b594907095a555a0a5a095a59)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6073          1562068668550 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068668551 2019.07.02 08:57:48)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7b287b7a7c2d2c6c767469202f7d787c7f7d727d2d)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562068668576 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562068668577 2019.07.02 08:57:48)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8bd88b858cdddc9cda8d99d0df8d888c8f8d828ddd)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562068668595 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068668596 2019.07.02 08:57:48)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9ac89494c9cdc78d9d948fc39d9c989c9b9c999cc8)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068668614 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068668615 2019.07.02 08:57:48)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code b9eae4edb5eeb9afbebfabe2e1bcefbfb8bfbabfba)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16210         1562068668640 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562068668641 2019.07.02 08:57:48)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code c99a949cc99f9ddecace9ccfd09298cecacf9dcfc0cec9)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562068668662 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562068668663 2019.07.02 08:57:48)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e8bae2bbe9bebfffe8e7fdb2edeee9edbeeebceee1)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1562068668672 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562068668673 2019.07.02 08:57:48)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code e8bbb5bae5bfefffeeeff1b3b9eebbeeedefe0eee9)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000051 55 691           1562068668694 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562068668695 2019.07.02 08:57:48)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 085a5a0e085f551e0f0e1c520a0e0d0e0e0f0c0b0a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 2377          1562068668717 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562068668718 2019.07.02 08:57:48)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 17444710434146011516544c431116114410121116)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562068668744 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562068668745 2019.07.02 08:57:48)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 36656633346166203235246c663032303230333134)
	(_ent
		(_time 1562068668740)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 6976          1562068668872 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068668873 2019.07.02 08:57:48)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code b3e0b6e7b5e4b3a5b4b5a1e8ebb6e5b5b2b5b0b5b0)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 6001          1562068668885 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068668886 2019.07.02 08:57:48)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c3909b96959594d4ceccd19897c5c0c4c7c5cac595)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 10014         1562068668898 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068668899 2019.07.02 08:57:48)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d3808780d88482c584d6c68886d5dad585d586d5d6)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000051 55 2398          1562068668910 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068668911 2019.07.02 08:57:48)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code e2b0b4b0e2b5bff5e5ecf7bbe5e4e0e4e3e4e1e4b0)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000053 55 3559          1562068997842 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562068997843 2019.07.02 09:03:17)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code bcefe9e8b9ebbdabbeb9aee6bbbaefb9eabbb9bae9)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1562068997876 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562068997877 2019.07.02 09:03:17)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code db898f898c8c88cdd78dc8808edddedcd9de8ddddd)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562068997901 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562068997902 2019.07.02 09:03:17)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code fba9aeaba0aca8edaea8eaa1f9feadfdfefcf3fcff)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562068997924 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562068997925 2019.07.02 09:03:17)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0a5b0e0c5e5c5d1d0c5818505e0c5f0c090c020f5c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562068997942 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562068997943 2019.07.02 09:03:17)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 2a7b2a2e787c7e3c28253a70782d2a2c292d2a2c29)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562068997963 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562068997964 2019.07.02 09:03:17)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 39696d3c356e392c6d3d2e636a3c6f3e3b3f3c3f3e)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562068997987 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562068997988 2019.07.02 09:03:17)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 49194c4a481d4b5f1e195c134c4c1f4e4b4f4c4f4e)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562068998013 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562068998014 2019.07.02 09:03:18)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 68386168643c6a7e6e3970316f6f6a6e6d6e6f6e61)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562068998039 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562068998040 2019.07.02 09:03:18)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 87d78e8986d385918c8093de80808581828180818e)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562068998062 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562068998063 2019.07.02 09:03:18)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 97c79e9893c3958195c3d1cd939093909591c191c4)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 1947          1562068998085 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562068998086 2019.07.02 09:03:18)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code b6e6b2e2b1e0e6a0b3b6f0ecb3b0b3b0e2b0e0b1b4)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562068998114 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562068998115 2019.07.02 09:03:18)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code d585d187d381d7c3d781938fd1d2d1d2d7d383d386)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000046 55 869           1562068998136 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562068998137 2019.07.02 09:03:18)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e5b5e4b6e4b2b5f3e1e0f7bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1562068998133)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562068998162 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562068998163 2019.07.02 09:03:18)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 04540402535255115305175e030251030003060252)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 12133         1562068998181 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562068998182 2019.07.02 09:03:18)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 14441c13454243034512064f4012171310121d1242)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000054 55 6976          1562068998201 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068998202 2019.07.02 09:03:18)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 24747120257324322322367f7c2172222522272227)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 6073          1562068998224 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068998225 2019.07.02 09:03:18)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 43134b41151514544e4c51181745404447454a4515)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 10086         1562068998247 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068998248 2019.07.02 09:03:18)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 52025650580503440557470907545b540454075457)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000051 55 2398          1562068998265 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068998266 2019.07.02 09:03:18)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 6233646362353f75656c773b656460646364616430)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000045 55 16210         1562068998286 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562068998287 2019.07.02 09:03:18)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 81d1d48f89d7d5968286d48798dad0868287d587888681)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562068998306 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562068998307 2019.07.02 09:03:18)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 91c0939e99c7c686919e84cb94979094c797c59798)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 691           1562068998316 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562068998317 2019.07.02 09:03:18)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 91c0939e98c6cc87969785cb939794979796959293)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 1083          1562068998337 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562068998338 2019.07.02 09:03:18)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code b0e0e5e5b5e7b7a7b6b7a9ebe1b6e3b6b5b7b8b6b1)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562068998360 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562068998361 2019.07.02 09:03:18)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code c090c095939691d6c2c1839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562068998388 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562068998389 2019.07.02 09:03:18)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code df8fdf8d8d888fc9dbdccd858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1562068998384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562068998497 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562068998498 2019.07.02 09:03:18)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 4c1c4b4f171b1d5a1b495917194a454a1a4a194a49)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562068998511 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562068998512 2019.07.02 09:03:18)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5c0c575f5a0a0b4b51534e07085a5f5b585a555a0a)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562068998523 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562068998524 2019.07.02 09:03:18)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 6c3d696d3d3b317b6b6279356b6a6e6a6d6a6f6a3e)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562068998536 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562068998537 2019.07.02 09:03:18)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 7b2b2d7a2c2c7b6d7c7d6920237e2d7d7a7d787d78)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000052 55 1947          1562069004784 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562069004785 2019.07.02 09:03:24)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code e5e3b0b6e1b3b5f3e0e5a3bfe0e3e0e3b1e3b3e2e7)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000059 55 1146          1562069038440 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562069038441 2019.07.02 09:03:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4e40124c4e1819594f4a5c151a484d494a48474818)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000053 55 3559          1562069040014 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562069040015 2019.07.02 09:04:00)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 78777f79262f796f7a7d6a227f7e2b7d2e7f7d7e2d)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000059 55 1146          1562069040035 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562069040036 2019.07.02 09:04:00)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 97989a98c5c1c080969385ccc391949093919e91c1)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562069040050 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562069040051 2019.07.02 09:04:00)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9799919895c0c4819bc184ccc29192909592c19191)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562069040069 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562069040070 2019.07.02 09:04:00)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code b7b9b0e3b9e0e4a1e2e4a6edb5b2e1b1b2b0bfb0b3)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562069040087 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562069040088 2019.07.02 09:04:00)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c6c8c693c59091d1c094d49c92c093c0c5c0cec390)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1562069040104 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562069040105 2019.07.02 09:04:00)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d6d8d284d38082c0d4d9c68c84d1d6d0d5d1d6d0d5)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562069040115 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562069040116 2019.07.02 09:04:00)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code e5eab5b6e5b2e5f0b1e1f2bfb6e0b3e2e7e3e0e3e2)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562069040132 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562069040133 2019.07.02 09:04:00)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code f5faf4a4f8a1f7e3a2a5e0aff0f0a3f2f7f3f0f3f2)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562069040145 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562069040146 2019.07.02 09:04:00)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 050a09030451071303541d5c02020703000302030c)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562069040167 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562069040168 2019.07.02 09:04:00)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 141b1813164016021f13004d13131612111213121d)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562069040180 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562069040181 2019.07.02 09:04:00)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 242b2820237026322670627e202320232622722277)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 1947          1562069040194 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562069040195 2019.07.02 09:04:00)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 343b3531316264223134726e313231326032623336)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562069040212 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562069040213 2019.07.02 09:04:00)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 434c42414317415541170519474447444145154510)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000046 55 869           1562069040224 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562069040225 2019.07.02 09:04:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 535c57505404034557564109035557555755565451)
	(_ent
		(_time 1562069040222)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562069040241 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562069040242 2019.07.02 09:04:00)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 626d66623334337735637138656437656665606434)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 12133         1562069040254 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562069040255 2019.07.02 09:04:00)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 727d7e7325242565237460292674717576747b7424)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000054 55 6976          1562069040267 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069040268 2019.07.02 09:04:00)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 727d237375257264757460292a7724747374717471)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 6073          1562069040281 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069040282 2019.07.02 09:04:00)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 828d8e8cd5d4d5958f8d90d9d684818586848b84d4)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 10086         1562069040296 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069040297 2019.07.02 09:04:00)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 919e919f98c6c087c69484cac4979897c797c49794)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000051 55 2398          1562069040313 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069040314 2019.07.02 09:04:00)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code a1afa3f7a2f6fcb6a6afb4f8a6a7a3a7a0a7a2a7f3)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000045 55 16210         1562069040327 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562069040328 2019.07.02 09:04:00)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code b1bee0e5b9e7e5a6b2b6e4b7a8eae0b6b2b7e5b7b8b6b1)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562069040344 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562069040345 2019.07.02 09:04:00)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c0cec695c99697d7c0cfd59ac5c6c1c596c694c6c9)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 691           1562069040354 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562069040355 2019.07.02 09:04:00)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code d0ded682d8878dc6d7d6c48ad2d6d5d6d6d7d4d3d2)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 1083          1562069040371 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562069040372 2019.07.02 09:04:00)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code dfd08e8c8c88d8c8d9d8c6848ed98cd9dad8d7d9de)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562069040385 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562069040386 2019.07.02 09:04:00)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code efe0ebbceab9bef9edeeacb4bbe9eee9bce8eae9ee)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562069040406 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562069040407 2019.07.02 09:04:00)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code fff0fbafada8afe9fbfceda5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1562069040404)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562069040504 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069040505 2019.07.02 09:04:00)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 6c636f6d373b3d7a3b697937396a656a3a6a396a69)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6001          1562069040517 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069040518 2019.07.02 09:04:00)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6c63636c6a3a3b7b61637e37386a6f6b686a656a3a)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int address_bus 5 0 83(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 88(_ent((i 32)))))
				(_port(_int input0 6 0 91(_ent (_in))))
				(_port(_int input1 6 0 92(_ent (_in))))
				(_port(_int selection -1 0 93(_ent (_in))))
				(_port(_int output 6 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 116(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 124(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 135(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 143(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 151(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 159(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 100(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 101(_arch(_uni))))
		(_sig(_int ic_stall -1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 103(_arch(_uni))))
		(_sig(_int address_bus 7 0 104(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 105(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 106(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(11))(_mon))))
			(line__170(_arch 1 0 170(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562069040528 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069040529 2019.07.02 09:04:00)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 7c727d7c2d2b216b7b7269257b7a7e7a7d7a7f7a2e)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562069040541 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069040542 2019.07.02 09:04:00)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 8b84d985dcdc8b9d8c8d99d0d38edd8d8a8d888d88)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000043 55 947           1562069243970 PC
(_unit VHDL(pc 0 4(pc 0 14))
	(_version vde)
	(_time 1562069243971 2019.07.02 09:07:23)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 297c282d237f7d3f2b2639737b2e292f2a2e292f2a)
	(_ent
		(_time 1562069243968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 6(_ent(_in)(_event))))
		(_port(_int stall -1 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Reset -1 0 9(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(2)(3))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000052 55 895           1562069250435 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562069250436 2019.07.02 09:07:30)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 6e3b3e6e68383f7b396f7d3469683b696a696c6838)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 1146          1562069250457 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562069250458 2019.07.02 09:07:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8dd8d5838cdbda9a8c899fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562069250478 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562069250479 2019.07.02 09:07:30)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9dc9ce92cccace8b91cb8ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562069250499 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562069250500 2019.07.02 09:07:30)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code acf8fefbf6fbffbaf9ffbdf6aea9faaaa9aba4aba8)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562069250517 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562069250518 2019.07.02 09:07:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bce8e9e8eaeaebabbaeeaee6e8bae9babfbab4b9ea)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 947           1562069250536 PC
(_unit VHDL(pc 0 4(pc 0 14))
	(_version vde)
	(_time 1562069250537 2019.07.02 09:07:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code db8f8a898a8d8fcdd9d4cb8189dcdbddd8dcdbddd8)
	(_ent
		(_time 1562069243967)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 6(_ent(_in)(_event))))
		(_port(_int stall -1 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Reset -1 0 9(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(2)(3))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562069250555 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562069250556 2019.07.02 09:07:30)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code ebbeeeb8bcbcebfebfeffcb1b8eebdece9edeeedec)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562069250577 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562069250578 2019.07.02 09:07:30)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code fbaeafaaa1aff9edacabeea1fefeadfcf9fdfefdfc)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562069250595 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562069250596 2019.07.02 09:07:30)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 0a5f510c5f5e081c0c5b12530d0d080c0f0c0d0c03)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562069250617 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562069250618 2019.07.02 09:07:30)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 297c722d267d2b3f222e3d702e2e2b2f2c2f2e2f20)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562069250636 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562069250637 2019.07.02 09:07:30)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 396c623c336d3b2f3b6d7f633d3e3d3e3b3f6f3f6a)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 1947          1562069250655 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562069250656 2019.07.02 09:07:30)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 491c1f4b411f195f4c490f134c4f4c4f1d4f1f4e4b)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562069250680 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562069250681 2019.07.02 09:07:30)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 683d3e68633c6a7e6a3c2e326c6f6c6f6a6e3e6e3b)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562069250705 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562069250706 2019.07.02 09:07:30)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 782d2979262f796f7a7d6a227f7e2b7d2e7f7d7e2d)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000046 55 869           1562069250733 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562069250734 2019.07.02 09:07:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 97c2c49894c0c781939285cdc79193919391929095)
	(_ent
		(_time 1562069250730)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 10086         1562069250754 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069250755 2019.07.02 09:07:30)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b6e3e1e3b8e1e7a0e1b3a3ede3b0bfb0e0b0e3b0b3)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6161          1562069250779 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069250780 2019.07.02 09:07:30)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c6939d93959091d1cb90d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000059 55 12133         1562069250820 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562069250821 2019.07.02 09:07:30)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f5a0aea5a5a3a2e2a4f3e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562069250841 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069250842 2019.07.02 09:07:30)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0450500302535913030a115d030206020502070256)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562069250861 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069250862 2019.07.02 09:07:30)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 14411313154314021312064f4c1142121512171217)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 16210         1562069250886 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562069250887 2019.07.02 09:07:30)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3366343639656724303466352a686234303567353a3433)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562069250908 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562069250909 2019.07.02 09:07:30)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4317134149151454434c561946454246154517454a)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 691           1562069250918 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562069250919 2019.07.02 09:07:30)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 5206025158050f4455544608505457545455565150)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 1083          1562069250936 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562069250937 2019.07.02 09:07:30)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 623765636535657564657b393364316467656a6463)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562069250959 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562069250960 2019.07.02 09:07:30)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 81d4d38fd3d7d0978380c2dad5878087d286848780)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562069250986 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562069250987 2019.07.02 09:07:30)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 91c4c39e94c6c187959283cbc19795979597949693)
	(_ent
		(_time 1562069250982)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 6976          1562069251110 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069251111 2019.07.02 09:07:31)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 0e5b0e085e590e1809081c55560b58080f080d080d)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 6089          1562069251123 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069251124 2019.07.02 09:07:31)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1d48401a1c4b4a0a104b0f46491b1e1a191b141b4b)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 10014         1562069251136 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069251137 2019.07.02 09:07:31)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 2d787c28717a7c3b7a283876782b242b7b2b782b28)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000051 55 2398          1562069251148 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069251149 2019.07.02 09:07:31)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 3d696e396b6a602a3a3328643a3b3f3b3c3b3e3b6f)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000052 55 895           1562069677710 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562069677711 2019.07.02 09:14:37)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 7f7d287e7a292e6a287e6c2578792a787b787d7929)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000059 55 1146          1562069677728 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562069677729 2019.07.02 09:14:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8f8dd0818cd9d8988e8b9dd4db898c888b898689d9)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
I 000054 55 4233          1562069677744 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562069677745 2019.07.02 09:14:37)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9e9dca91cec9cd8892c88dc5cb989b999c9bc89898)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1562069677766 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562069677767 2019.07.02 09:14:37)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code aeadfbf9f2f9fdb8fbfdbff4acabf8a8aba9a6a9aa)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1487          1562069677781 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562069677782 2019.07.02 09:14:37)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bebdeceaeee8e9a9b8ecace4eab8ebb8bdb8b6bbe8)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 947           1562069677793 PC
(_unit VHDL(pc 0 4(pc 0 14))
	(_version vde)
	(_time 1562069677794 2019.07.02 09:14:37)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code cdce9b989a9b99dbcfc2dd979fcacdcbcecacdcbce)
	(_ent
		(_time 1562069243967)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 6(_ent(_in)(_event))))
		(_port(_int stall -1 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Reset -1 0 9(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(2)(3))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000051 55 1468          1562069677804 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562069677805 2019.07.02 09:14:37)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code dddfdf8f8c8addc889d9ca878ed88bdadfdbd8dbda)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000051 55 2071          1562069677815 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562069677816 2019.07.02 09:14:37)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code dddf8e8e8189dfcb8a8dc887d8d88bdadfdbd8dbda)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 2851          1562069677833 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562069677834 2019.07.02 09:14:37)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code fcfea3acaba8feeafaade4a5fbfbfefaf9fafbfaf5)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1271          1562069677852 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562069677853 2019.07.02 09:14:37)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 0c0f050a59580e1a070b18550b0b0e0a090a0b0a05)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000056 55 872           1562069677866 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562069677867 2019.07.02 09:14:37)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 1b18121c4a4f190d194f5d411f1c1f1c191d4d1d48)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
I 000052 55 1947          1562069677880 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562069677881 2019.07.02 09:14:37)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 2b282f2f787d7b3d2e2b6d712e2d2e2d7f2d7d2c29)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
I 000056 55 876           1562069677897 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562069677898 2019.07.02 09:14:37)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 3b383f3e6a6f392d396f7d613f3c3f3c393d6d3d68)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
I 000053 55 3559          1562069677910 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562069677911 2019.07.02 09:14:37)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3b38383e3f6c3a2c393e29613c3d683e6d3c3e3d6e)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000046 55 869           1562069677932 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562069677933 2019.07.02 09:14:37)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5a595b590f0d0a4c5e5f48000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1562069677930)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 12133         1562069677952 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562069677953 2019.07.02 09:14:37)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6a69636a6e3c3d7d3b6c78313e6c696d6e6c636c3c)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000054 55 6976          1562069677969 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069677970 2019.07.02 09:14:37)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 797a2d78752e796f7e7f6b22217c2f7f787f7a7f7a)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000058 55 6161          1562069677993 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069677994 2019.07.02 09:14:37)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 989b9197c5cecf8f95ce8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000050 55 10086         1562069678013 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069678014 2019.07.02 09:14:38)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code a8abadfea8fff9beffadbdf3fdaea1aefeaefdaead)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000051 55 2398          1562069678032 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069678033 2019.07.02 09:14:38)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code b8babfedb2efe5afbfb6ade1bfbebabeb9bebbbeea)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000045 55 16210         1562069678052 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562069678053 2019.07.02 09:14:38)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code d7d48385d98183c0d4d082d1ce8c86d0d4d183d1ded0d7)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 2967          1562069678071 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562069678072 2019.07.02 09:14:38)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e7e5e4b4e9b1b0f0e7e8f2bde2e1e6e2b1e1b3e1ee)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 691           1562069678081 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562069678082 2019.07.02 09:14:38)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code e7e5e4b4e8b0baf1e0e1f3bde5e1e2e1e1e0e3e4e5)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 1083          1562069678099 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562069678100 2019.07.02 09:14:38)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 060553010551011100011f5d5700550003010e0007)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562069678121 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562069678122 2019.07.02 09:14:38)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 15161512434344031714564e411314134612101314)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000046 55 731           1562069678152 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562069678153 2019.07.02 09:14:38)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 35363530346265233136276f653331333133303237)
	(_ent
		(_time 1562069678147)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 10014         1562069678255 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562069678256 2019.07.02 09:14:38)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code a2a1a6f4a8f5f3b4f5a7b7f9f7a4aba4f4a4f7a4a7)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6089          1562069678268 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562069678269 2019.07.02 09:14:38)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a2a1aaf5f5f4f5b5aff4b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
I 000051 55 2398          1562069678283 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562069678284 2019.07.02 09:14:38)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code b2b0b4e7b2e5efa5b5bca7ebb5b4b0b4b3b4b1b4e0)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562069678295 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562069678296 2019.07.02 09:14:38)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c1c29494c596c1d7c6c7d39a99c497c7c0c7c2c7c2)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000052 55 895           1562070764723 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562070764724 2019.07.02 09:32:44)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code a7f4a3f0f3f1f6b2f0a6b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
V 000059 55 1146          1562070764742 instruction_memory
(_unit VHDL(instruction_memory 0 4(instruction_memory 0 13))
	(_version vde)
	(_time 1562070764743 2019.07.02 09:32:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b6e5bae2e5e0e1a1b7b2a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1562064698635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 6(_ent(_in))))
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 8(_ent(_out))))
		(_port(_int ic_pronto_out -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__76(_arch 1 0 76(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 2 -1)
)
V 000054 55 4233          1562070764759 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562070764760 2019.07.02 09:32:44)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c694c193c59195d0ca90d59d93c0c3c1c4c390c0c0)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000054 55 871           1562070764776 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562070764777 2019.07.02 09:32:44)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d684d084d98185c08385c78cd4d380d0d3d1ded1d2)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000055 55 1487          1562070764789 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562070764790 2019.07.02 09:32:44)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e5b7e4b6e5b3b2f2e3b7f7bfb1e3b0e3e6e3ede0b3)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000043 55 947           1562070764804 PC
(_unit VHDL(pc 0 4(pc 0 14))
	(_version vde)
	(_time 1562070764805 2019.07.02 09:32:44)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f5a7f0a5f3a3a1e3f7fae5afa7f2f5f3f6f2f5f3f6)
	(_ent
		(_time 1562069243967)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 6(_ent(_in)(_event))))
		(_port(_int stall -1 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Reset -1 0 9(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(2)(3))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
V 000051 55 1468          1562070764820 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562070764821 2019.07.02 09:32:44)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 05565703055205105101125f560053020703000302)
	(_ent
		(_time 1562067427696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int stall -1 0 12(_ent(_in))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(7)(8)(9)(10))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
V 000051 55 2071          1562070764838 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562070764839 2019.07.02 09:32:44)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 14471712184016024344014e111142131612111213)
	(_ent
		(_time 1562067376497)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int stall -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_dssslsensitivity 2)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
V 000050 55 2851          1562070764857 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 34))
	(_version vde)
	(_time 1562070764858 2019.07.02 09:32:44)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 24772b202470263222753c7d23232622212223222d)
	(_ent
		(_time 1562067251764)
	)
	(_object
		(_port(_int stall -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 13(_ent(_in)(_event))))
		(_port(_int Clk -1 0 14(_ent(_in)(_event))))
		(_port(_int Reset -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 16(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 17(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 18(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 19(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 19(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 20(_ent(_out))))
		(_port(_int rs 3 0 21(_ent(_out))))
		(_port(_int rt 3 0 22(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 23(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 24(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 25(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 27(_ent(_out))))
		(_port(_int rd_address 8 0 28(_ent(_out))))
		(_port(_int shamt 8 0 29(_ent(_out))))
		(_port(_int jump_address 3 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(13)(11(d_15_11))(12(d_10_6)))(_dssslsensitivity 11)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
V 000050 55 1271          1562070764876 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 45))
	(_version vde)
	(_time 1562070764877 2019.07.02 09:32:44)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 33603c36366731253834276a34343135363534353a)
	(_ent
		(_time 1562067028436)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int stall -1 0 37(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 38(_ent(_out))))
		(_port(_int Instruction 0 0 39(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000056 55 872           1562070764889 IC_CONTROL_ARCH
(_unit VHDL(ic_control 0 5(ic_control_arch 0 14))
	(_version vde)
	(_time 1562070764890 2019.07.02 09:32:44)
	(_source(\./../src/IC_CONTROL.vhd\))
	(_parameters tan)
	(_code 43104c414317415541170519474447444145154510)
	(_ent
		(_time 1562063878946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in)(_event))))
		(_port(_int ic_pronto -1 0 8(_ent(_in)(_event))))
		(_port(_int ic_enable -1 0 9(_ent(_out))))
		(_port(_int ic_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IC_CONTROL_ARCH 1 -1)
)
V 000052 55 1947          1562070764903 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 18))
	(_version vde)
	(_time 1562070764904 2019.07.02 09:32:44)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 530051505105034556531509565556550755055451)
	(_ent
		(_time 1562068420420)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int dc_enable -1 0 8(_ent(_in))))
		(_port(_int ULA_RES 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 10(_ent(_in))))
		(_port(_int DATA_BUS 0 0 11(_ent(_out))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int dc_pronto_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 19(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 23(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 26(_prcs(_simple)(_trgt(5)(8)(8(2))(8(1))(8(0))(9)(10)(11))(_sens(0)(1)(3)(4(2))(4(3))(6)(8))(_mon)(_read(2)(9)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 2 -1)
)
V 000056 55 876           1562070764917 DC_CONTROL_ARCH
(_unit VHDL(dc_control 0 5(dc_control_arch 0 14))
	(_version vde)
	(_time 1562070764918 2019.07.02 09:32:44)
	(_source(\./../src/DC_CONTROL.vhd\))
	(_parameters tan)
	(_code 623160626336607460362438666566656064346431)
	(_ent
		(_time 1562068356908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 0 0 7(_ent(_in)(_event))))
		(_port(_int dc_pronto_out -1 0 8(_ent(_in)(_event))))
		(_port(_int dc_enable -1 0 9(_ent(_out))))
		(_port(_int dc_stall -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . DC_CONTROL_ARCH 1 -1)
)
V 000053 55 3559          1562070764935 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562070764936 2019.07.02 09:32:44)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 722177732625736570776028757421772475777427)
	(_ent
		(_time 1562063881063)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000046 55 869           1562070764957 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562070764958 2019.07.02 09:32:44)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 91c2969e94c6c187959483cbc19795979597949693)
	(_ent
		(_time 1562070764954)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 10086         1562070764980 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562070764981 2019.07.02 09:32:44)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code a1f2a2f7a8f6f0b7f6a4b4faf4a7a8a7f7a7f4a7a4)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp Adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000058 55 6161          1562070764997 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562070764998 2019.07.02 09:32:44)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b0e3bfe4e5e6e7a7bde6a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp Adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
V 000059 55 12133         1562070765018 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 48))
	(_version vde)
	(_time 1562070765019 2019.07.02 09:32:45)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code c093cf95959697d791c6d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1562067272870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 62(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 63(_ent (_in))))
				(_port(_int Instruction 10 0 64(_ent (_in))))
				(_port(_int Instruction_2 11 0 65(_ent (_in))))
				(_port(_int Instruction_3 12 0 66(_ent (_in))))
				(_port(_int Instruction_4 13 0 67(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 68(_ent (_in))))
				(_port(_int Reset -1 0 69(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 70(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 71(_ent (_in))))
				(_port(_int rs_bus 16 0 72(_ent (_in))))
				(_port(_int rt_bus 16 0 73(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 74(_ent (_in))))
				(_port(_int stall -1 0 75(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 76(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 77(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 78(_ent (_out))))
				(_port(_int jump_address 16 0 79(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 80(_ent (_out))))
				(_port(_int rd_address 17 0 81(_ent (_out))))
				(_port(_int rs 16 0 82(_ent (_out))))
				(_port(_int rt 16 0 83(_ent (_out))))
				(_port(_int rt_address 17 0 84(_ent (_out))))
				(_port(_int shamt 17 0 85(_ent (_out))))
				(_port(_int signal_extended 16 0 86(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 54(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 56(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 57(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 91(_ent (_in))))
				(_port(_int Instruction 18 0 92(_ent (_in))))
				(_port(_int Instruction_2 19 0 93(_ent (_in))))
				(_port(_int RegWrite -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int write_data 20 0 96(_ent (_in))))
				(_port(_int write_register 21 0 97(_ent (_in))))
				(_port(_int rs_bus 20 0 98(_ent (_out))))
				(_port(_int rt_bus 20 0 99(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 104(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 105(_ent (_out))))
			)
		)
	)
	(_inst U4 0 123(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((stall)(stall))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((stall)(stall))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 189(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 197(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 218(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 36(_ent(_out))))
		(_port(_int jump_address 0 0 37(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int shamt 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 64(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 65(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 66(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 67(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 68(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 92(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 93(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 97(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 112(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 113(_arch(_uni))))
		(_sig(_int rs_bus 26 0 114(_arch(_uni))))
		(_sig(_int rt_bus 26 0 115(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 117(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 117(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(21))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000051 55 2398          1562070765040 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562070765041 2019.07.02 09:32:45)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code df8dde8c8b8882c8d8d1ca86d8d9ddd9ded9dcd98d)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000054 55 6976          1562070765057 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562070765058 2019.07.02 09:32:45)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code efbcbdbcbcb8eff9e8e9fdb4b7eab9e9eee9ece9ec)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000045 55 16210         1562070765076 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562070765077 2019.07.02 09:32:45)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code ffacadafa0a9abe8fcf8aaf9e6a4aef8fcf9abf9f6f8ff)
	(_ent
		(_time 1562067152823)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int stall -1 0 58(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 59(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 60(_ent (_out))))
				(_port(_int EX_branch_address 5 0 61(_ent (_out))))
				(_port(_int EX_jump_address 5 0 62(_ent (_out))))
				(_port(_int EX_rs 5 0 63(_ent (_out))))
				(_port(_int EX_rt 5 0 64(_ent (_out))))
				(_port(_int ULA_RES 5 0 65(_ent (_out))))
				(_port(_int Zero -1 0 66(_ent (_out))))
				(_port(_int val 6 0 67(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 72(_ent (_in))))
				(_port(_int Instruction 7 0 73(_ent (_in))))
				(_port(_int RegWrite -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int next_instruction_address 7 0 76(_ent (_in))))
				(_port(_int stall -1 0 77(_ent (_in))))
				(_port(_int write_data 7 0 78(_ent (_in))))
				(_port(_int write_register 8 0 79(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 80(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 81(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 82(_ent (_out))))
				(_port(_int jump_address 7 0 83(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 84(_ent (_out))))
				(_port(_int rd_address 8 0 85(_ent (_out))))
				(_port(_int rs 7 0 86(_ent (_out))))
				(_port(_int rt 7 0 87(_ent (_out))))
				(_port(_int rt_address 8 0 88(_ent (_out))))
				(_port(_int shamt 8 0 89(_ent (_out))))
				(_port(_int signal_extended 7 0 90(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 95(_ent (_in))))
				(_port(_int PCSrc -1 0 96(_ent (_in))))
				(_port(_int Reset -1 0 97(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 98(_ent (_in))))
				(_port(_int stall -1 0 99(_ent (_in))))
				(_port(_int Instruction 12 0 100(_ent (_out))))
				(_port(_int ic_stall_IF -1 0 101(_ent (_out))))
				(_port(_int next_instruction_address 12 0 102(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 107(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 108(_ent (_in))))
				(_port(_int EX_branch_address 15 0 109(_ent (_in))))
				(_port(_int EX_jump_address 15 0 110(_ent (_in))))
				(_port(_int EX_rs 15 0 111(_ent (_in))))
				(_port(_int EX_rt 15 0 112(_ent (_in))))
				(_port(_int ULA_RES 15 0 113(_ent (_in))))
				(_port(_int Zero -1 0 114(_ent (_in))))
				(_port(_int clk -1 0 115(_ent (_in))))
				(_port(_int reset -1 0 116(_ent (_in))))
				(_port(_int stall -1 0 117(_ent (_in))))
				(_port(_int val 16 0 118(_ent (_in))))
				(_port(_int M_DATA 15 0 119(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 120(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 121(_ent (_out))))
				(_port(_int PCSrc -1 0 122(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 123(_ent (_out))))
				(_port(_int dc_stall -1 0 124(_ent (_out))))
				(_port(_int write_register 16 0 125(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 130(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 131(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int reset -1 0 134(_ent (_in))))
				(_port(_int write_register 19 0 135(_ent (_in))))
				(_port(_int M_write_register 19 0 136(_ent (_out))))
				(_port(_int RegWrite -1 0 137(_ent (_out))))
				(_port(_int WB_DATA 17 0 138(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 187(_comp execution)
		(_port
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((clk)(NET138))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((reset)(NET410))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
			((stall)(stall))
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((val)(next_instruction_address_IF5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 214(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(next_instruction_address_IF6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address_IF6592))
			((stall)(stall))
			((write_data)(next_instruction_address_IF2335))
			((write_register)(next_instruction_address_IF6149))
			((EX_CONTROL)(next_instruction_address_IF3293))
			((MEM_CONTROL)(next_instruction_address_IF3234))
			((WB_CONTROL)(next_instruction_address_IF3223))
			((jump_address)(next_instruction_address_IF3540))
			((next_instruction_address_ID)(next_instruction_address_IF3297))
			((rd_address)(next_instruction_address_IF3355))
			((rs)(next_instruction_address_IF3389))
			((rt)(next_instruction_address_IF3517))
			((rt_address)(next_instruction_address_IF3340))
			((shamt)(next_instruction_address_IF3532))
			((signal_extended)(next_instruction_address_IF3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((stall)(stall))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 237(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((stall)(stall))
			((Instruction)(next_instruction_address_IF6588))
			((ic_stall_IF)(ic_stall_IF))
			((next_instruction_address)(next_instruction_address_IF6592))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((stall)(stall))
				((branch_instruction_address)(branch_instruction_address))
				((ic_stall_IF)(ic_stall_IF))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 249(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(next_instruction_address_IF5263))
			((EX_WB_CONTROL)(next_instruction_address_IF5267))
			((EX_branch_address)(next_instruction_address_IF5255))
			((EX_jump_address)(next_instruction_address_IF5259))
			((EX_rs)(next_instruction_address_IF5243))
			((EX_rt)(next_instruction_address_IF6920))
			((ULA_RES)(next_instruction_address_IF5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((stall)(stall))
			((val)(next_instruction_address_IF5239))
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(next_instruction_address_IF6738))
			((dc_stall)(dc_stall))
			((write_register)(next_instruction_address_IF6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((dc_stall)(dc_stall))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 272(_comp write_back)
		(_port
			((M_DATA)(next_instruction_address_IF5721))
			((M_ULA_RES)(next_instruction_address_IF5717))
			((M_WB_CONTROL)(next_instruction_address_IF5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(next_instruction_address_IF6691))
			((M_write_register)(next_instruction_address_IF6149))
			((RegWrite)(NET6046))
			((WB_DATA)(next_instruction_address_IF2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 81(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 82(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 107(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 109(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 118(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 132(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_stall -1 0 144(_arch(_uni))))
		(_sig(_int ic_stall_IF -1 0 145(_arch(_uni))))
		(_sig(_int NET138 -1 0 146(_arch(_uni))))
		(_sig(_int NET410 -1 0 147(_arch(_uni))))
		(_sig(_int NET5251 -1 0 148(_arch(_uni))))
		(_sig(_int NET6046 -1 0 149(_arch(_uni))))
		(_sig(_int NET6613 -1 0 150(_arch(_uni))))
		(_sig(_int stall -1 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_IF2335 20 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int next_instruction_address_IF3223 21 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 154(_array -1((_dto i 5 i 0)))))
		(_sig(_int next_instruction_address_IF3234 22 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int next_instruction_address_IF3293 23 0 155(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3297 20 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 157(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF3340 24 0 157(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3355 24 0 158(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3363 20 0 159(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3389 20 0 160(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3517 20 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3532 24 0 162(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3540 20 0 163(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5239 24 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5243 20 0 165(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5247 20 0 166(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5255 20 0 167(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5259 20 0 168(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5263 22 0 169(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5267 21 0 170(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5717 20 0 171(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5721 20 0 172(_arch(_uni))))
		(_sig(_int next_instruction_address_IF5800 21 0 173(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6149 24 0 174(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6588 20 0 175(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6592 20 0 176(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6691 24 0 177(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6738 20 0 178(_arch(_uni))))
		(_sig(_int next_instruction_address_IF6920 20 0 179(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 0 185(_assignment(_trgt(14))(_sens(7)(8)))))
			(line__289(_arch 1 0 289(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
			(line__290(_arch 2 0 290(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(10))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
V 000053 55 2967          1562070765098 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562070765099 2019.07.02 09:32:45)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e4c1a19424849091e110b441b181f1b48184a1817)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 691           1562070765106 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562070765107 2019.07.02 09:32:45)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 1e4c1a194349430819180a441c181b1818191a1d1c)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000054 55 1083          1562070765126 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562070765127 2019.07.02 09:32:45)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 2d7e7e287c7a2a3a2b2a34767c2b7e2b282a252b2c)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562070765143 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562070765144 2019.07.02 09:32:45)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 3d6e3b383a6b6c2b3f3c7e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000046 55 731           1562070765169 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562070765170 2019.07.02 09:32:45)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 5c0f5a5f0b0b0c4a585f4e060c5a585a585a595b5e)
	(_ent
		(_time 1562070765164)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000054 55 6976          1562070765297 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 48))
	(_version vde)
	(_time 1562070765298 2019.07.02 09:32:45)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code d98a8a8bd58ed9cfdedfcb8281dc8fdfd8dfdadfda)
	(_ent
		(_time 1562068420521)
	)
	(_comp
		(DC_CONTROL
			(_object
				(_port(_int ULA_RES 6 0 66(_ent (_in))))
				(_port(_int dc_pronto_out -1 0 67(_ent (_in))))
				(_port(_int dc_enable -1 0 68(_ent (_out))))
				(_port(_int dc_stall -1 0 69(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 92(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 11 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 93(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 12 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 4 i 0)))))
				(_port(_int output 13 0 95(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 7 0 74(_ent (_in))))
				(_port(_int EX_WB_CONTROL 8 0 75(_ent (_in))))
				(_port(_int ULA_RES 7 0 76(_ent (_in))))
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int stall -1 0 79(_ent (_in))))
				(_port(_int val 9 0 80(_ent (_in))))
				(_port(_int M_DATA 7 0 81(_ent (_out))))
				(_port(_int M_ULA_RES 7 0 82(_ent (_out))))
				(_port(_int M_WB_CONTROL 8 0 83(_ent (_out))))
				(_port(_int write_register 9 0 84(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 54(_ent (_in))))
				(_port(_int EX_rt 5 0 55(_ent (_in))))
				(_port(_int ULA_RES 5 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int dc_enable -1 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int DATA_BUS 5 0 60(_ent (_out))))
				(_port(_int dc_pronto_out -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst DC_CONTROL_01 0 115(_comp DC_CONTROL)
		(_port
			((ULA_RES)(ULA_RES))
			((dc_pronto_out)(dc_pronto_out))
			((dc_enable)(dc_enable))
			((dc_stall)(dc_stall))
		)
		(_use(_ent . DC_CONTROL)
		)
	)
	(_inst U11 0 125(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 136(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((stall)(stall))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((stall)(stall))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 161(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 169(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((dc_enable)(dc_enable))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
			((dc_pronto_out)(dc_pronto_out))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((dc_enable)(dc_enable))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
				((dc_pronto_out)(dc_pronto_out))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_port(_int stall -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 32(_ent(_in))))
		(_port(_int EX_jump_address 2 0 33(_ent(_in))))
		(_port(_int EX_rs 2 0 34(_ent(_in))))
		(_port(_int EX_rt 2 0 35(_ent(_in))))
		(_port(_int ULA_RES 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 37(_ent(_in))))
		(_port(_int PCSrc -1 0 38(_ent(_out))))
		(_port(_int dc_stall -1 0 39(_ent(_out))))
		(_port(_int M_DATA 2 0 40(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 41(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 43(_ent(_out))))
		(_port(_int write_register 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_int dc_enable -1 0 101(_arch(_uni))))
		(_sig(_int dc_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int NET356 -1 0 103(_int(_uni))))
		(_sig(_int NET405 -1 0 104(_int(_uni))))
		(_sig(_int NET536 -1 0 105(_int(_uni))))
		(_sig(_int NET600 -1 0 106(_int(_uni))))
		(_sig(_int NET911 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 10 0 108(_arch(_uni))))
		(_sig(_int DATA_BUS 10 0 109(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(25))(_sens(4(0))(4(1))))))
			(line__157(_arch 1 0 157(_assignment(_trgt(12))(_sens(0)(4(0))(4(1))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000058 55 6089          1562070765308 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 40))
	(_version vde)
	(_time 1562070765309 2019.07.02 09:32:45)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e9bae7bab5bfbefee4bffbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1562067028536)
	)
	(_comp
		(IC_CONTROL
			(_object
				(_port(_int address 2 0 53(_ent (_in))))
				(_port(_int ic_pronto -1 0 54(_ent (_in))))
				(_port(_int ic_enable -1 0 55(_ent (_out))))
				(_port(_int ic_stall -1 0 56(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int Reset -1 0 62(_ent (_in))))
				(_port(_int instruction_bus 3 0 63(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 64(_ent (_in))))
				(_port(_int stall -1 0 65(_ent (_in))))
				(_port(_int Instruction 3 0 66(_ent (_out))))
				(_port(_int next_instruction_address 3 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 4 0 72(_ent (_in))))
				(_port(_int enable -1 0 73(_ent (_in))))
				(_port(_int ic_pronto_out -1 0 74(_ent (_out))))
				(_port(_int instruction_bus 4 0 75(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 80(_ent (_in))))
				(_port(_int Reset -1 0 81(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 82(_ent (_in))))
				(_port(_int stall -1 0 83(_ent (_in))))
				(_port(_int address_bus 5 0 84(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 89(_ent((i 32)))))
				(_port(_int input0 6 0 92(_ent (_in))))
				(_port(_int input1 6 0 93(_ent (_in))))
				(_port(_int selection -1 0 94(_ent (_in))))
				(_port(_int output 6 0 95(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 46(_ent (_in))))
				(_port(_int B 1 0 47(_ent (_in))))
				(_port(_int resultado 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst IC_CONTROL_01 0 117(_comp IC_CONTROL)
		(_port
			((address)(address_bus))
			((ic_pronto)(ic_pronto_out))
			((ic_enable)(enable))
			((ic_stall)(ic_stall))
		)
		(_use(_ent . IC_CONTROL)
		)
	)
	(_inst IF_ID_REG_01 0 125(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((stall)(stall))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((stall)(stall))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 136(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((enable)(enable))
			((ic_pronto_out)(ic_pronto_out))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
			(_port
				((address_bus)(address_bus))
				((enable)(enable))
				((instruction_bus)(instruction_bus))
				((ic_pronto_out)(ic_pronto_out))
			)
		)
	)
	(_inst PC_IF 0 144(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((stall)(stall))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((stall)(stall))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 153(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 161(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int ic_stall_IF -1 0 34(_ent(_out))))
		(_port(_int Instruction 0 0 35(_ent(_out))))
		(_port(_int next_instruction_address 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable -1 0 101(_arch(_uni))))
		(_sig(_int ic_pronto_out -1 0 102(_arch(_uni))))
		(_sig(_int ic_stall -1 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 104(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 7 0 104(_arch(_uni))))
		(_sig(_int address_bus 7 0 105(_arch(_uni))))
		(_sig(_int instruction_bus 7 0 106(_arch(_uni))))
		(_sig(_int mux_pc_bus 7 0 107(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 7 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(11))(_mon))))
			(line__172(_arch 1 0 172(_assignment(_alias((ic_stall_IF)(ic_stall)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 2 -1)
)
V 000050 55 10014         1562070765322 execution
(_unit VHDL(execution 0 30(execution 0 58))
	(_version vde)
	(_time 1562070765323 2019.07.02 09:32:45)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code f9aafba8f8aea8efaefceca2acfff0ffafffacfffc)
	(_ent
		(_time 1562067514571)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 92(_ent (_in))))
				(_port(_int RS_in 11 0 93(_ent (_in))))
				(_port(_int RT_in 11 0 94(_ent (_in))))
				(_port(_int ULA_in 11 0 95(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 96(_ent (_in))))
				(_port(_int branch_address_in 11 0 97(_ent (_in))))
				(_port(_int clk -1 0 98(_ent (_in))))
				(_port(_int jump_address_in 11 0 99(_ent (_in))))
				(_port(_int reset -1 0 100(_ent (_in))))
				(_port(_int stall -1 0 101(_ent (_in))))
				(_port(_int val_res 13 0 102(_ent (_in))))
				(_port(_int zero_in -1 0 103(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 104(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 105(_ent (_out))))
				(_port(_int EX_branch_address 11 0 106(_ent (_out))))
				(_port(_int EX_jump_address 11 0 107(_ent (_out))))
				(_port(_int EX_rs 11 0 108(_ent (_out))))
				(_port(_int EX_rt 11 0 109(_ent (_out))))
				(_port(_int ULA_RES 11 0 110(_ent (_out))))
				(_port(_int val 13 0 111(_ent (_out))))
				(_port(_int zero -1 0 112(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 84(_ent (_in))))
				(_port(_int ULAop2 -1 0 85(_ent (_in))))
				(_port(_int instruction 8 0 86(_ent (_in))))
				(_port(_int ulaSelection 9 0 87(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 64(_ent (_in))))
				(_port(_int B 5 0 65(_ent (_in))))
				(_port(_int resultado 5 0 66(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 128(_ent (_in))))
				(_port(_int Out1 14 0 129(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 120(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 121(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 121(_ent (_in))))
				(_port(_int selection -1 0 122(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 123(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 123(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 74(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 75(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 75(_ent (_in))))
				(_port(_int selection 6 0 76(_ent (_in))))
				(_port(_int shamt 7 0 77(_ent (_in))))
				(_port(_int Zero -1 0 78(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 79(_ent (_out))))
			)
		)
	)
	(_inst U1 0 147(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(next_instruction_address_IF2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(next_instruction_address_IF3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((stall)(stall))
			((val_res)(next_instruction_address_IF1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((stall)(stall))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 172(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(next_instruction_address_IF3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 185(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(next_instruction_address_IF544))
			((resultado)(next_instruction_address_IF3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 192(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(next_instruction_address_IF544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 198(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 209(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(next_instruction_address_IF1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 220(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(next_instruction_address_IF3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(next_instruction_address_IF2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int stall -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 38(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 40(_ent(_in))))
		(_port(_int rs 3 0 41(_ent(_in))))
		(_port(_int rt 3 0 42(_ent(_in))))
		(_port(_int rt_address 4 0 43(_ent(_in))))
		(_port(_int shamt 4 0 44(_ent(_in))))
		(_port(_int signal_extended 3 0 45(_ent(_in))))
		(_port(_int Zero -1 0 46(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 47(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 48(_ent(_out))))
		(_port(_int EX_branch_address 3 0 49(_ent(_out))))
		(_port(_int EX_jump_address 3 0 50(_ent(_out))))
		(_port(_int EX_rs 3 0 51(_ent(_out))))
		(_port(_int EX_rt 3 0 52(_ent(_out))))
		(_port(_int ULA_RES 3 0 53(_ent(_out))))
		(_port(_int val 4 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 87(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 102(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS4096 15 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 137(_array -1((_dto i 4 i 0)))))
		(_sig(_int next_instruction_address_IF1767 16 0 137(_arch(_uni))))
		(_sig(_int next_instruction_address_IF2593 15 0 138(_arch(_uni))))
		(_sig(_int next_instruction_address_IF3590 15 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 140(_array -1((_dto i 2 i 0)))))
		(_sig(_int next_instruction_address_IF3665 17 0 140(_arch(_uni))))
		(_sig(_int next_instruction_address_IF544 15 0 141(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
V 000051 55 2398          1562070765333 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562070765334 2019.07.02 09:32:45)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 085a070f025f551f0f061d510f0e0a0e090e0b0e5a)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
