// Seed: 3100766928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_2.id_0 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign id_2 = 1;
endmodule
module module_2 (
    input  wor id_0,
    input  tri id_1
    , id_4,
    output tri id_2
);
  wire id_5;
  wire id_6 = id_1;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6
  );
  assign id_5 = id_7;
endmodule
