<stg><name>conv_last</name>


<trans_list>

<trans id="1280" from="1" to="2">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="2" to="5">
<condition id="322">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="2" to="3">
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="3" to="4">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="4" to="2">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="5" to="6">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="6" to="7">
<condition id="262">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="6" to="45">
<condition id="312">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="7" to="8">
<condition id="264">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="7" to="6">
<condition id="310">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="8" to="9">
<condition id="266">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="8" to="7">
<condition id="308">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="9" to="10">
<condition id="267">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="9" to="8">
<condition id="306">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="10" to="11">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="11" to="12">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="12" to="13">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="13" to="14">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="14" to="15">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="15" to="16">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="16" to="17">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="17" to="18">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="18" to="19">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="19" to="20">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="20" to="21">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="21" to="22">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="22" to="23">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="23" to="24">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="24" to="25">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="25" to="26">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="26" to="27">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="27" to="28">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="28" to="29">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="29" to="30">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="30" to="31">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="31" to="32">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="32" to="33">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="33" to="34">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="34" to="35">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="35" to="36">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="36" to="37">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="37" to="38">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="38" to="39">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="39" to="40">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="40" to="41">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="41" to="42">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="42" to="43">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="43" to="44">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="44" to="9">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="45" to="49">
<condition id="326">
<or_exp><and_exp><literal name="exitcond_flatten15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="45" to="46">
<condition id="330">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="46" to="47">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="47" to="48">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="48" to="45">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, i8* %weight_0_V, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 98304, [19 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %conv_last_weight_7_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_7_V23)

]]></Node>
<StgValue><ssdm name="conv_last_weight_7_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %conv_last_weight_6_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_6_V21)

]]></Node>
<StgValue><ssdm name="conv_last_weight_6_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %conv_last_weight_5_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_5_V19)

]]></Node>
<StgValue><ssdm name="conv_last_weight_5_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %conv_last_weight_4_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_4_V17)

]]></Node>
<StgValue><ssdm name="conv_last_weight_4_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %conv_last_weight_3_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_3_V15)

]]></Node>
<StgValue><ssdm name="conv_last_weight_3_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %conv_last_weight_2_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_2_V13)

]]></Node>
<StgValue><ssdm name="conv_last_weight_2_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %conv_last_weight_1_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_1_V11)

]]></Node>
<StgValue><ssdm name="conv_last_weight_1_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %conv_last_weight_0_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_0_V9)

]]></Node>
<StgValue><ssdm name="conv_last_weight_0_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader66:0  %indvar_flatten10 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader66:1  %i = phi i10 [ 0, %0 ], [ %i_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader66:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader66:3  %j = phi i3 [ 0, %0 ], [ %j_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader66:4  %k = phi i3 [ 0, %0 ], [ %k_2, %1 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader66:5  %exitcond_flatten = icmp eq i14 %indvar_flatten10, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader66:6  %indvar_flatten_next1 = add i14 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:7  br i1 %exitcond_flatten, label %.preheader65.preheader, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader67.preheader:2  %exitcond_flatten14 = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten14, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader67.preheader:0  %i_2 = add i10 1, %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader67.preheader:3  %j_mid = select i1 %exitcond_flatten14, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader67.preheader:4  %i_cast_mid2_v = select i1 %exitcond_flatten14, i10 %i_2, i10 %i

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
.preheader67.preheader:5  %i_cast_mid2 = zext i10 %i_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="i_cast_mid2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="10">
<![CDATA[
.preheader67.preheader:6  %tmp = trunc i10 %i_cast_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader67.preheader:7  %newIndex77_cast_mid2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_cast_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex77_cast_mid2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:10  %not_exitcond_flatten = xor i1 %exitcond_flatten14, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader67.preheader:11  %exitcond = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:12  %exitcond50_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond50_mid"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader67.preheader:13  %j_2 = add i3 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:14  %tmp_536 = or i1 %exitcond50_mid, %exitcond_flatten14

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader67.preheader:15  %k_mid2 = select i1 %tmp_536, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader67.preheader:16  %j_cast_mid2 = select i1 %exitcond50_mid, i3 %j_2, i3 %j_mid

]]></Node>
<StgValue><ssdm name="j_cast_mid2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader67.preheader:31  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:33  %bias_V_addr = getelementptr [512 x i8]* %bias_V, i32 0, i32 %i_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
.preheader67.preheader:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader67.preheader:35  switch i3 %tmp, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %k_2 = add i3 %k_mid2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67.preheader:1  %empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader67.preheader:8  %tmp_535 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex77_cast_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="9">
<![CDATA[
.preheader67.preheader:9  %tmp_1523_cast = zext i9 %tmp_535 to i10

]]></Node>
<StgValue><ssdm name="tmp_1523_cast"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="3">
<![CDATA[
.preheader67.preheader:17  %j_cast_mid2_cast = zext i3 %j_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_cast_mid2_cast"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader67.preheader:18  %tmp_537 = add i10 %tmp_1523_cast, %j_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader67.preheader:19  %tmp_1527_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_537, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1527_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="3">
<![CDATA[
.preheader67.preheader:20  %k_cast_cast = zext i3 %k_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_cast_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader67.preheader:21  %tmp_538 = add i12 %tmp_1527_cast, %k_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="12">
<![CDATA[
.preheader67.preheader:22  %tmp_1528_cast = zext i12 %tmp_538 to i32

]]></Node>
<StgValue><ssdm name="tmp_1528_cast"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:23  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:24  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:25  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:26  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:27  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:28  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:29  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:30  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader67.preheader:32  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
.preheader67.preheader:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %bias_V_load, i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %bias_V_load, i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %bias_V_load, i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %bias_V_load, i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %bias_V_load, i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %bias_V_load, i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %bias_V_load, i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %bias_V_load, i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader65:0  %h = phi i3 [ %h_29, %.preheader65.loopexit ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="3">
<![CDATA[
.preheader65:1  %h_cast_cast1 = zext i3 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast_cast1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="3">
<![CDATA[
.preheader65:2  %h_cast_cast2 = zext i3 %h to i12

]]></Node>
<StgValue><ssdm name="h_cast_cast2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="3">
<![CDATA[
.preheader65:3  %h_cast_cast3 = zext i3 %h to i9

]]></Node>
<StgValue><ssdm name="h_cast_cast3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="3">
<![CDATA[
.preheader65:4  %h_cast_cast = zext i3 %h to i11

]]></Node>
<StgValue><ssdm name="h_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader65:5  %exitcond22 = icmp eq i3 %h, -4

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:6  %empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader65:7  %h_29 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_29"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:8  br i1 %exitcond22, label %.preheader.preheader, label %.preheader64.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader64:0  %w = phi i3 [ %w_35, %.preheader64.loopexit ], [ 0, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="3">
<![CDATA[
.preheader64:1  %w_cast_cast1 = zext i3 %w to i12

]]></Node>
<StgValue><ssdm name="w_cast_cast1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="3">
<![CDATA[
.preheader64:2  %w_cast_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader64:3  %exitcond23 = icmp eq i3 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:4  %empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader64:5  %w_35 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:6  br i1 %exitcond23, label %.preheader65.loopexit, label %.preheader63.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.loopexit:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader63:0  %ci = phi i8 [ %ci_9, %.preheader63.loopexit ], [ 0, %.preheader63.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="8">
<![CDATA[
.preheader63:1  %ci_cast_cast1 = zext i8 %ci to i17

]]></Node>
<StgValue><ssdm name="ci_cast_cast1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="8">
<![CDATA[
.preheader63:2  %ci_cast_cast2 = zext i8 %ci to i19

]]></Node>
<StgValue><ssdm name="ci_cast_cast2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
.preheader63:3  %ci_cast_cast = zext i8 %ci to i16

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader63:4  %tmp_543 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="10">
<![CDATA[
.preheader63:5  %tmp_1537_cast = zext i10 %tmp_543 to i11

]]></Node>
<StgValue><ssdm name="tmp_1537_cast"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader63:6  %tmp_544 = add i11 %h_cast_cast, %tmp_1537_cast

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader63:7  %tmp_1540_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_544, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1540_cast"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader63:8  %tmp_545 = add i13 %w_cast_cast, %tmp_1540_cast

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
.preheader63:9  %tmp_1541_cast = zext i13 %tmp_545 to i32

]]></Node>
<StgValue><ssdm name="tmp_1541_cast"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:10  %input_V_addr = getelementptr [3072 x i8]* %input_V, i32 0, i32 %tmp_1541_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63:11  %exitcond25 = icmp eq i8 %ci, -64

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:12  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63:13  %ci_9 = add i8 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_9"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:14  br i1 %exitcond25, label %.preheader64.loopexit, label %.preheader62.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.0.preheader:0  br label %.preheader62.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.loopexit:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.0:0  %co = phi i9 [ %co_36_7, %_ifconv ], [ 0, %.preheader62.0.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.0:1  %co_cast = zext i9 %co to i10

]]></Node>
<StgValue><ssdm name="co_cast"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62.0:2  %empty_358 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.0:3  %exitcond26 = icmp eq i9 %co, -256

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.0:4  br i1 %exitcond26, label %.preheader63.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %newIndex1 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %co, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
_ifconv:1  %tmp_546 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %newIndex1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="14">
<![CDATA[
_ifconv:2  %p_shl38_cast = zext i14 %tmp_546 to i15

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:3  %tmp_547 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %newIndex1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="12">
<![CDATA[
_ifconv:4  %p_shl39_cast = zext i12 %tmp_547 to i15

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:5  %tmp_548 = sub i15 %p_shl38_cast, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:6  %tmp_1545_cast = sext i15 %tmp_548 to i16

]]></Node>
<StgValue><ssdm name="tmp_1545_cast"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %tmp_549 = add i16 %tmp_1545_cast, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:8  %tmp_1546_cast = sext i16 %tmp_549 to i32

]]></Node>
<StgValue><ssdm name="tmp_1546_cast"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %sum = add i32 %conv_last_weight_0_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:10  %weight_7_V_addr = getelementptr i8* %weight_0_V, i32 %sum

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:25  %tmp_550 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %newIndex1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:26  %tmp_1548_cast = zext i8 %tmp_550 to i9

]]></Node>
<StgValue><ssdm name="tmp_1548_cast"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:27  %tmp_551 = add i9 %tmp_1548_cast, %h_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:42  %newIndex2 = xor i6 %newIndex1, -32

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
_ifconv:43  %tmp_1533 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %newIndex2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_1533"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="14">
<![CDATA[
_ifconv:44  %p_shl36_cast = zext i14 %tmp_1533 to i18

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:45  %tmp_1534 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %newIndex2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1534"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="12">
<![CDATA[
_ifconv:46  %p_shl37_cast = zext i12 %tmp_1534 to i18

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:47  %tmp_553 = sub i18 %p_shl36_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:48  %tmp_1555_cast = sext i18 %tmp_553 to i19

]]></Node>
<StgValue><ssdm name="tmp_1555_cast"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:49  %tmp_554 = add i19 %tmp_1555_cast, %ci_cast_cast2

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:53  %tmp_1535 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %newIndex2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1535"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:54  %tmp_1558_cast = zext i8 %tmp_1535 to i12

]]></Node>
<StgValue><ssdm name="tmp_1558_cast"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:55  %tmp_555 = add i12 %tmp_1558_cast, %h_cast_cast2

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:56  %tmp_1536 = shl i12 %tmp_555, 2

]]></Node>
<StgValue><ssdm name="tmp_1536"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:57  %tmp_556 = add i12 %tmp_1536, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:58  %tmp_1562_cast = zext i12 %tmp_556 to i32

]]></Node>
<StgValue><ssdm name="tmp_1562_cast"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59  %conv_last_output_V_0_2 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_1562_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:62  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:148  %tmp_1 = add i10 257, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:149  %newIndex3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:254  %tmp_2 = add i10 258, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:255  %newIndex4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:360  %tmp_3 = add i10 259, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:361  %newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:466  %tmp_4 = add i10 260, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:467  %newIndex6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:572  %tmp_5 = add i10 261, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:573  %newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:678  %tmp_6 = add i10 262, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:679  %newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:784  %tmp_7 = add i10 263, %co_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:785  %newIndex = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:888  %co_36_7 = add i9 8, %co

]]></Node>
<StgValue><ssdm name="co_36_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.loopexit:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="215" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %sum3 = add i32 %conv_last_weight_1_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:12  %weight_7_V_addr_7 = getelementptr i8* %weight_0_V, i32 %sum3

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %sum6 = add i32 %conv_last_weight_2_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:14  %weight_7_V_addr_8 = getelementptr i8* %weight_0_V, i32 %sum6

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_8"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %sum9 = add i32 %conv_last_weight_3_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:16  %weight_7_V_addr_9 = getelementptr i8* %weight_0_V, i32 %sum9

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_9"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %sum2 = add i32 %conv_last_weight_4_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:18  %weight_7_V_addr_10 = getelementptr i8* %weight_0_V, i32 %sum2

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_10"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %sum5 = add i32 %conv_last_weight_5_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:20  %weight_7_V_addr_11 = getelementptr i8* %weight_0_V, i32 %sum5

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_11"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %sum8 = add i32 %conv_last_weight_6_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:22  %weight_7_V_addr_12 = getelementptr i8* %weight_0_V, i32 %sum8

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_12"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %sum11 = add i32 %conv_last_weight_7_s, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:24  %weight_7_V_addr_13 = getelementptr i8* %weight_0_V, i32 %sum11

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_13"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:50  %tmp_1556_cast = sext i19 %tmp_554 to i32

]]></Node>
<StgValue><ssdm name="tmp_1556_cast"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %sum1 = add i32 %conv_last_weight_0_s, %tmp_1556_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:52  %weight_7_V_addr_14 = getelementptr i8* %weight_0_V, i32 %sum1

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_14"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:62  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:150  %tmp_557 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex3, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:151  %p_shl34_cast = zext i15 %tmp_557 to i16

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:152  %tmp_558 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:153  %p_shl35_cast = zext i13 %tmp_558 to i16

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:154  %tmp_559 = sub i16 %p_shl34_cast, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:155  %tmp_1565_cast = sext i16 %tmp_559 to i17

]]></Node>
<StgValue><ssdm name="tmp_1565_cast"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:156  %tmp_560 = add i17 %tmp_1565_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:157  %tmp_1566_cast = sext i17 %tmp_560 to i32

]]></Node>
<StgValue><ssdm name="tmp_1566_cast"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158  %sum4 = add i32 %conv_last_weight_1_s, %tmp_1566_cast

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:159  %weight_7_V_addr_15 = getelementptr i8* %weight_0_V, i32 %sum4

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_15"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:256  %tmp_564 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex4, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:257  %p_shl32_cast = zext i15 %tmp_564 to i16

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:258  %tmp_565 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:259  %p_shl33_cast = zext i13 %tmp_565 to i16

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:260  %tmp_566 = sub i16 %p_shl32_cast, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:261  %tmp_1575_cast = sext i16 %tmp_566 to i17

]]></Node>
<StgValue><ssdm name="tmp_1575_cast"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:262  %tmp_567 = add i17 %tmp_1575_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:263  %tmp_1576_cast = sext i17 %tmp_567 to i32

]]></Node>
<StgValue><ssdm name="tmp_1576_cast"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:264  %sum7 = add i32 %conv_last_weight_2_s, %tmp_1576_cast

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:265  %weight_7_V_addr_16 = getelementptr i8* %weight_0_V, i32 %sum7

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_16"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:362  %tmp_571 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex5, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:363  %p_shl30_cast = zext i15 %tmp_571 to i16

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:364  %tmp_572 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex5, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:365  %p_shl31_cast = zext i13 %tmp_572 to i16

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:366  %tmp_573 = sub i16 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:367  %tmp_1585_cast = sext i16 %tmp_573 to i17

]]></Node>
<StgValue><ssdm name="tmp_1585_cast"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:368  %tmp_574 = add i17 %tmp_1585_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:369  %tmp_1586_cast = sext i17 %tmp_574 to i32

]]></Node>
<StgValue><ssdm name="tmp_1586_cast"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:370  %sum10 = add i32 %conv_last_weight_3_s, %tmp_1586_cast

]]></Node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:371  %weight_7_V_addr_17 = getelementptr i8* %weight_0_V, i32 %sum10

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_17"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:468  %tmp_578 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex6, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:469  %p_shl28_cast = zext i15 %tmp_578 to i16

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:470  %tmp_579 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex6, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:471  %p_shl29_cast = zext i13 %tmp_579 to i16

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:472  %tmp_580 = sub i16 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:473  %tmp_1595_cast = sext i16 %tmp_580 to i17

]]></Node>
<StgValue><ssdm name="tmp_1595_cast"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:474  %tmp_581 = add i17 %tmp_1595_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:475  %tmp_1596_cast = sext i17 %tmp_581 to i32

]]></Node>
<StgValue><ssdm name="tmp_1596_cast"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:476  %sum12 = add i32 %conv_last_weight_4_s, %tmp_1596_cast

]]></Node>
<StgValue><ssdm name="sum12"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:477  %weight_7_V_addr_18 = getelementptr i8* %weight_0_V, i32 %sum12

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_18"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:574  %tmp_585 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex7, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:575  %p_shl26_cast = zext i15 %tmp_585 to i16

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:576  %tmp_586 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex7, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:577  %p_shl27_cast = zext i13 %tmp_586 to i16

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:578  %tmp_587 = sub i16 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:579  %tmp_1605_cast = sext i16 %tmp_587 to i17

]]></Node>
<StgValue><ssdm name="tmp_1605_cast"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:580  %tmp_588 = add i17 %tmp_1605_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:581  %tmp_1606_cast = sext i17 %tmp_588 to i32

]]></Node>
<StgValue><ssdm name="tmp_1606_cast"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:582  %sum13 = add i32 %conv_last_weight_5_s, %tmp_1606_cast

]]></Node>
<StgValue><ssdm name="sum13"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:583  %weight_7_V_addr_19 = getelementptr i8* %weight_0_V, i32 %sum13

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_19"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:680  %tmp_592 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex8, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:681  %p_shl24_cast = zext i15 %tmp_592 to i16

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:682  %tmp_593 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex8, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:683  %p_shl25_cast = zext i13 %tmp_593 to i16

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:684  %tmp_594 = sub i16 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:685  %tmp_1615_cast = sext i16 %tmp_594 to i17

]]></Node>
<StgValue><ssdm name="tmp_1615_cast"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:686  %tmp_595 = add i17 %tmp_1615_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:687  %tmp_1616_cast = sext i17 %tmp_595 to i32

]]></Node>
<StgValue><ssdm name="tmp_1616_cast"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:688  %sum14 = add i32 %conv_last_weight_6_s, %tmp_1616_cast

]]></Node>
<StgValue><ssdm name="sum14"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:689  %weight_7_V_addr_20 = getelementptr i8* %weight_0_V, i32 %sum14

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_20"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:786  %tmp_599 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:787  %p_shl_cast = zext i15 %tmp_599 to i16

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:788  %tmp_600 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:789  %p_shl23_cast = zext i13 %tmp_600 to i16

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:790  %tmp_601 = sub i16 %p_shl_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:791  %tmp_1625_cast = sext i16 %tmp_601 to i17

]]></Node>
<StgValue><ssdm name="tmp_1625_cast"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:792  %tmp_602 = add i17 %tmp_1625_cast, %ci_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:793  %tmp_1626_cast = sext i17 %tmp_602 to i32

]]></Node>
<StgValue><ssdm name="tmp_1626_cast"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:794  %sum15 = add i32 %conv_last_weight_7_s, %tmp_1626_cast

]]></Node>
<StgValue><ssdm name="sum15"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
_ifconv:795  %weight_7_V_addr_21 = getelementptr i8* %weight_0_V, i32 %sum15

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="304" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="306" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="309" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="313" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="318" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="324" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %weight_7_V_load_8_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8_r"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="331" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41  %weight_7_V_addr_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_rea"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:60  %weight_7_V_load_9_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9_r"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="339" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:61  %weight_7_V_addr_14_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_14)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_14_s"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:146  %weight_7_V_load_10_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10_s"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="347" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:63  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_rea, i8 %weight_7_V_addr_14_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:147  %weight_7_V_addr_7_r = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_7)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_7_r"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:167  %weight_7_V_load_11_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11_s"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="356" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:63  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_rea, i8 %weight_7_V_addr_14_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:168  %weight_7_V_addr_15_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_15)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_15_s"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:252  %weight_7_V_load_12_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12_s"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
_ifconv:28  %tmp_1532 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_551, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1532"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:29  %tmp_1551_cast = zext i11 %tmp_1532 to i12

]]></Node>
<StgValue><ssdm name="tmp_1551_cast"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:30  %tmp_552 = add i12 %tmp_1551_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:31  %tmp_1552_cast = zext i12 %tmp_552 to i32

]]></Node>
<StgValue><ssdm name="tmp_1552_cast"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %conv_last_output_V_0_1 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_1"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:63  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_rea, i8 %weight_7_V_addr_14_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:66  %conv_last_output_V_0_3 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:160  %tmp_561 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:161  %tmp_1568_cast = zext i9 %tmp_561 to i10

]]></Node>
<StgValue><ssdm name="tmp_1568_cast"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:162  %tmp_562 = add i10 %tmp_1568_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:163  %tmp_1571_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_562, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1571_cast"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:164  %tmp_563 = add i12 %tmp_1571_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:165  %tmp_1572_cast = zext i12 %tmp_563 to i32

]]></Node>
<StgValue><ssdm name="tmp_1572_cast"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:166  %conv_last_output_V_1_2 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_1572_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:169  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_7_r, i8 %weight_7_V_addr_15_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:253  %weight_7_V_addr_8_r = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_8)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_8_r"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:266  %tmp_568 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:267  %tmp_1578_cast = zext i9 %tmp_568 to i10

]]></Node>
<StgValue><ssdm name="tmp_1578_cast"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:268  %tmp_569 = add i10 %tmp_1578_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:269  %tmp_1581_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_569, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1581_cast"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:270  %tmp_570 = add i12 %tmp_1581_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:271  %tmp_1582_cast = zext i12 %tmp_570 to i32

]]></Node>
<StgValue><ssdm name="tmp_1582_cast"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:272  %conv_last_output_V_2_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_1582_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:273  %weight_7_V_load_13_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13_s"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:372  %tmp_575 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:373  %tmp_1588_cast = zext i9 %tmp_575 to i10

]]></Node>
<StgValue><ssdm name="tmp_1588_cast"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:374  %tmp_576 = add i10 %tmp_1588_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:375  %tmp_1591_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_576, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1591_cast"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:376  %tmp_577 = add i12 %tmp_1591_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:377  %tmp_1592_cast = zext i12 %tmp_577 to i32

]]></Node>
<StgValue><ssdm name="tmp_1592_cast"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:378  %conv_last_output_V_3_2 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_1592_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:478  %tmp_582 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:479  %tmp_1598_cast = zext i9 %tmp_582 to i10

]]></Node>
<StgValue><ssdm name="tmp_1598_cast"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:480  %tmp_583 = add i10 %tmp_1598_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:481  %tmp_1601_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_583, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1601_cast"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:482  %tmp_584 = add i12 %tmp_1601_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:483  %tmp_1602_cast = zext i12 %tmp_584 to i32

]]></Node>
<StgValue><ssdm name="tmp_1602_cast"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:484  %conv_last_output_V_4_2 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_1602_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:584  %tmp_589 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:585  %tmp_1608_cast = zext i9 %tmp_589 to i10

]]></Node>
<StgValue><ssdm name="tmp_1608_cast"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:586  %tmp_590 = add i10 %tmp_1608_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:587  %tmp_1611_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_590, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1611_cast"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:588  %tmp_591 = add i12 %tmp_1611_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:589  %tmp_1612_cast = zext i12 %tmp_591 to i32

]]></Node>
<StgValue><ssdm name="tmp_1612_cast"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:590  %conv_last_output_V_5_2 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_1612_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:690  %tmp_596 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:691  %tmp_1618_cast = zext i9 %tmp_596 to i10

]]></Node>
<StgValue><ssdm name="tmp_1618_cast"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:692  %tmp_597 = add i10 %tmp_1618_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:693  %tmp_1621_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_597, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1621_cast"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:694  %tmp_598 = add i12 %tmp_1621_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:695  %tmp_1622_cast = zext i12 %tmp_598 to i32

]]></Node>
<StgValue><ssdm name="tmp_1622_cast"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:696  %conv_last_output_V_6_2 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_1622_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:796  %tmp_603 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:797  %tmp_1628_cast = zext i9 %tmp_603 to i10

]]></Node>
<StgValue><ssdm name="tmp_1628_cast"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:798  %tmp_604 = add i10 %tmp_1628_cast, %h_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:799  %tmp_1631_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_604, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1631_cast"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:800  %tmp_605 = add i12 %tmp_1631_cast, %w_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:801  %tmp_1632_cast = zext i12 %tmp_605 to i32

]]></Node>
<StgValue><ssdm name="tmp_1632_cast"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:802  %conv_last_output_V_7_2 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_1632_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="430" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:63  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_rea, i8 %weight_7_V_addr_14_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:64  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret63, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:65  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret63, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:66  %conv_last_output_V_0_3 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:73  %tmp_1538 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1538"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:113  %tmp_1543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:169  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_7_r, i8 %weight_7_V_addr_15_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:274  %weight_7_V_addr_16_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_16)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_16_s"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:358  %weight_7_V_load_14_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14_s"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %conv_last_output_V_1_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:67  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_0_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:68  %tmp_254_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:69  %tmp_165 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:70  %p_Val2_s = add i17 %tmp_165, %tmp_254_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:71  %tmp_1537 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1537"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:72  %p_Val2_27 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:74  %tmp_166 = zext i1 %tmp_1538 to i8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:75  %tmp_1539 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1539"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:76  %p_Val2_28 = add i8 %tmp_166, %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:77  %tmp_1540 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %tmp_167 = xor i1 %tmp_1540, true

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %carry_s = and i1 %tmp_1539, %tmp_167

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:81  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:82  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %p_Result_23 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:84  %Range1_all_ones = icmp eq i3 %p_Result_23, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:85  %Range1_all_zeros = icmp eq i3 %p_Result_23, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:169  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_7_r, i8 %weight_7_V_addr_15_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:172  %conv_last_output_V_1_3 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:275  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_8_r, i8 %weight_7_V_addr_16_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:359  %weight_7_V_addr_9_r = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_9)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_9_r"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:379  %weight_7_V_load_15_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15_s"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:80  %tmp_1541 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:86  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %tmp_168 = xor i1 %tmp_1541, true

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %p_41_i_i9 = and i1 %Range2_all_ones, %tmp_168

]]></Node>
<StgValue><ssdm name="p_41_i_i9"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:89  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i9, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %p_38_i_i9 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i9"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %brmerge_i_i = or i1 %tmp_1540, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %tmp_169 = xor i1 %tmp_1537, true

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %overflow = and i1 %brmerge_i_i, %tmp_169

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %brmerge40_demorgan_i = and i1 %tmp_1540, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %tmp1_demorgan = or i1 %p_38_i_i9, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %underflow = and i1 %tmp_1537, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:169  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_7_r, i8 %weight_7_V_addr_15_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:170  %rr_0_V_103 = extractvalue { i16, i16 } %MUL_DP_ret64, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_103"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:171  %rr_1_V_103 = extractvalue { i16, i16 } %MUL_DP_ret64, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_103"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:172  %conv_last_output_V_1_3 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:179  %tmp_1548 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1548"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:219  %tmp_1553 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1553"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:275  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_8_r, i8 %weight_7_V_addr_16_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:380  %weight_7_V_addr_17_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_17)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_17_s"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:464  %weight_7_V_load_16_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16_s"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %conv_last_output_V_2_1 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_1"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %underflow_not = or i1 %tmp2, %p_38_i_i9

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:102  %p_Val2_123_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:103  %p_Val2_s_359 = select i1 %underflow, i8 -128, i8 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_s_359"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:104  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_123_mux, i8 %p_Val2_s_359

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:105  store i8 %this_assign_1, i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:173  %tmp_385_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_1_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_1"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:174  %tmp_385_1_cast = sext i14 %tmp_385_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_1_cast"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:175  %tmp_386_1 = sext i16 %rr_0_V_103 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_1"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:176  %p_Val2_121_1 = add i17 %tmp_386_1, %tmp_385_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_1"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:177  %tmp_1547 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1547"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:178  %p_Val2_122_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_1"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:180  %tmp_389_1 = zext i1 %tmp_1548 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_1"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:181  %tmp_1549 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1549"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:182  %p_Val2_123_1 = add i8 %tmp_389_1, %p_Val2_122_1

]]></Node>
<StgValue><ssdm name="p_Val2_123_1"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:183  %tmp_1550 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1550"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %tmp_393_1 = xor i1 %tmp_1550, true

]]></Node>
<StgValue><ssdm name="tmp_393_1"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:185  %carry_30_1 = and i1 %tmp_1549, %tmp_393_1

]]></Node>
<StgValue><ssdm name="carry_30_1"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:187  %p_Result_227_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_1"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:188  %Range2_all_ones_1 = icmp eq i2 %p_Result_227_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:189  %p_Result_228_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_1"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:190  %Range1_all_ones_1 = icmp eq i3 %p_Result_228_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:191  %Range1_all_zeros_1 = icmp eq i3 %p_Result_228_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:275  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_8_r, i8 %weight_7_V_addr_16_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:278  %conv_last_output_V_2_3 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:381  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_9_r, i8 %weight_7_V_addr_17_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:465  %weight_7_V_addr_10_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_10)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_10_s"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:485  %weight_7_V_load_17_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17_s"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="539" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:106  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:186  %tmp_1551 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1551"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:192  %deleted_zeros_1 = select i1 %carry_30_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:193  %tmp_396_1 = xor i1 %tmp_1551, true

]]></Node>
<StgValue><ssdm name="tmp_396_1"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:194  %p_41_i_i9_1 = and i1 %Range2_all_ones_1, %tmp_396_1

]]></Node>
<StgValue><ssdm name="p_41_i_i9_1"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:195  %deleted_ones_1 = select i1 %carry_30_1, i1 %p_41_i_i9_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:196  %p_38_i_i9_1 = and i1 %carry_30_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i9_1"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %brmerge_i_i_1 = or i1 %tmp_1550, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %tmp_398_1 = xor i1 %tmp_1547, true

]]></Node>
<StgValue><ssdm name="tmp_398_1"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:200  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_398_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %brmerge40_demorgan_i_205 = and i1 %tmp_1550, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_205"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:202  %tmp5_demorgan = or i1 %p_38_i_i9_1, %brmerge40_demorgan_i_205

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:203  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:204  %underflow_1 = and i1 %tmp_1547, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:275  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_8_r, i8 %weight_7_V_addr_16_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:276  %rr_0_V_104 = extractvalue { i16, i16 } %MUL_DP_ret65, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_104"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:277  %rr_1_V_104 = extractvalue { i16, i16 } %MUL_DP_ret65, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_104"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:278  %conv_last_output_V_2_3 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:285  %tmp_1558 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1558"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:325  %tmp_1563 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1563"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:381  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_9_r, i8 %weight_7_V_addr_17_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:486  %weight_7_V_addr_18_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_18)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_18_s"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %weight_7_V_load_18_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18_s"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %conv_last_output_V_3_1 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_1"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:106  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:206  %tmp6 = or i1 %brmerge40_demorgan_i_205, %tmp_398_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:207  %underflow_not_1 = or i1 %tmp6, %p_38_i_i9_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:208  %p_Val2_123_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_123_1

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_1"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:209  %p_Val2_123_1_360 = select i1 %underflow_1, i8 -128, i8 %p_Val2_123_1

]]></Node>
<StgValue><ssdm name="p_Val2_123_1_360"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:210  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_123_mux_1, i8 %p_Val2_123_1_360

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:211  store i8 %this_assign_1_1, i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:279  %tmp_385_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_2_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_2"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:280  %tmp_385_2_cast = sext i14 %tmp_385_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_2_cast"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:281  %tmp_386_2 = sext i16 %rr_0_V_104 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_2"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:282  %p_Val2_121_2 = add i17 %tmp_386_2, %tmp_385_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_2"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:283  %tmp_1557 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1557"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:284  %p_Val2_122_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_2"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:286  %tmp_389_2 = zext i1 %tmp_1558 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_2"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:287  %tmp_1559 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1559"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:288  %p_Val2_123_2 = add i8 %tmp_389_2, %p_Val2_122_2

]]></Node>
<StgValue><ssdm name="p_Val2_123_2"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:289  %tmp_1560 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1560"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:290  %tmp_393_2 = xor i1 %tmp_1560, true

]]></Node>
<StgValue><ssdm name="tmp_393_2"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:291  %carry_30_2 = and i1 %tmp_1559, %tmp_393_2

]]></Node>
<StgValue><ssdm name="carry_30_2"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:293  %p_Result_227_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_2"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:294  %Range2_all_ones_2 = icmp eq i2 %p_Result_227_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:295  %p_Result_228_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_2"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:296  %Range1_all_ones_2 = icmp eq i3 %p_Result_228_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:297  %Range1_all_zeros_2 = icmp eq i3 %p_Result_228_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:381  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_9_r, i8 %weight_7_V_addr_17_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:384  %conv_last_output_V_3_3 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:487  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_10_s, i8 %weight_7_V_addr_18_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:571  %weight_7_V_addr_11_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_11)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_11_s"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:591  %weight_7_V_load_19_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19_s"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:107  %tmp_170 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_0_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:108  %tmp_263_cast = sext i14 %tmp_170 to i17

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:109  %tmp_171 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:110  %p_Val2_29 = add i17 %tmp_171, %tmp_263_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:111  %tmp_1542 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_29, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:112  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_29, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:114  %tmp_172 = zext i1 %tmp_1543 to i8

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:115  %tmp_1544 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1544"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:116  %p_Val2_31 = add i8 %tmp_172, %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:117  %tmp_1545 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1545"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp_173 = xor i1 %tmp_1545, true

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %carry_8 = and i1 %tmp_1544, %tmp_173

]]></Node>
<StgValue><ssdm name="carry_8"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:121  %p_Result_24 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_29, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:122  %Range2_all_ones_9 = icmp eq i2 %p_Result_24, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:123  %p_Result_25 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_29, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:124  %Range1_all_ones_9 = icmp eq i3 %p_Result_25, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:125  %Range1_all_zeros_9 = icmp eq i3 %p_Result_25, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:212  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:292  %tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1561"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:298  %deleted_zeros_2 = select i1 %carry_30_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:299  %tmp_396_2 = xor i1 %tmp_1561, true

]]></Node>
<StgValue><ssdm name="tmp_396_2"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:300  %p_41_i_i9_2 = and i1 %Range2_all_ones_2, %tmp_396_2

]]></Node>
<StgValue><ssdm name="p_41_i_i9_2"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:301  %deleted_ones_2 = select i1 %carry_30_2, i1 %p_41_i_i9_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:302  %p_38_i_i9_2 = and i1 %carry_30_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i9_2"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %brmerge_i_i_2 = or i1 %tmp_1560, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:305  %tmp_398_2 = xor i1 %tmp_1557, true

]]></Node>
<StgValue><ssdm name="tmp_398_2"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:306  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_398_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:307  %brmerge40_demorgan_i_207 = and i1 %tmp_1560, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_207"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:308  %tmp9_demorgan = or i1 %p_38_i_i9_2, %brmerge40_demorgan_i_207

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:309  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:310  %underflow_2 = and i1 %tmp_1557, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:311  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:381  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_9_r, i8 %weight_7_V_addr_17_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:382  %rr_0_V_105 = extractvalue { i16, i16 } %MUL_DP_ret66, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_105"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:383  %rr_1_V_105 = extractvalue { i16, i16 } %MUL_DP_ret66, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_105"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:384  %conv_last_output_V_3_3 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:391  %tmp_1568 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1568"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:431  %tmp_1573 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1573"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:487  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_10_s, i8 %weight_7_V_addr_18_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:592  %weight_7_V_addr_19_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_19)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_19_s"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:676  %weight_7_V_load_20_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20_s"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %conv_last_output_V_5_1 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_1"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %conv_last_output_V_4_1 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_1"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %conv_last_output_V_7_1 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_1"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %conv_last_output_V_6_1 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_1"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:120  %tmp_1546 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1546"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:126  %deleted_zeros_9 = select i1 %carry_8, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %tmp_174 = xor i1 %tmp_1546, true

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %p_41_i_i = and i1 %Range2_all_ones_9, %tmp_174

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:129  %deleted_ones_9 = select i1 %carry_8, i1 %p_41_i_i, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %p_38_i_i = and i1 %carry_8, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %p_not_i_i9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %brmerge_i_i7 = or i1 %tmp_1545, %p_not_i_i9

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %tmp_175 = xor i1 %tmp_1542, true

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %overflow_18 = and i1 %brmerge_i_i7, %tmp_175

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %brmerge40_demorgan_i_219 = and i1 %tmp_1545, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_219"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_219

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %underflow_18 = and i1 %tmp_1542, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %brmerge_i_i_i9 = or i1 %underflow_18, %overflow_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:212  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:312  %tmp10 = or i1 %brmerge40_demorgan_i_207, %tmp_398_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:313  %underflow_not_2 = or i1 %tmp10, %p_38_i_i9_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:314  %p_Val2_123_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_123_2

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_2"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:315  %p_Val2_123_2_362 = select i1 %underflow_2, i8 -128, i8 %p_Val2_123_2

]]></Node>
<StgValue><ssdm name="p_Val2_123_2_362"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:316  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_123_mux_2, i8 %p_Val2_123_2_362

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:317  store i8 %this_assign_1_2, i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:385  %tmp_385_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_3_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_3"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:386  %tmp_385_3_cast = sext i14 %tmp_385_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_3_cast"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:387  %tmp_386_3 = sext i16 %rr_0_V_105 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_3"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:388  %p_Val2_121_3 = add i17 %tmp_386_3, %tmp_385_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_3"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:389  %tmp_1567 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1567"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:390  %p_Val2_122_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_3"/></StgValue>
</operation>

<operation id="680" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:392  %tmp_389_3 = zext i1 %tmp_1568 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_3"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:393  %tmp_1569 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1569"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:394  %p_Val2_123_3 = add i8 %tmp_389_3, %p_Val2_122_3

]]></Node>
<StgValue><ssdm name="p_Val2_123_3"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:395  %tmp_1570 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1570"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:396  %tmp_393_3 = xor i1 %tmp_1570, true

]]></Node>
<StgValue><ssdm name="tmp_393_3"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:397  %carry_30_3 = and i1 %tmp_1569, %tmp_393_3

]]></Node>
<StgValue><ssdm name="carry_30_3"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:399  %p_Result_227_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_3"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:400  %Range2_all_ones_3 = icmp eq i2 %p_Result_227_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:401  %p_Result_228_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_3"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:402  %Range1_all_ones_3 = icmp eq i3 %p_Result_228_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:403  %Range1_all_zeros_3 = icmp eq i3 %p_Result_228_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:487  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_10_s, i8 %weight_7_V_addr_18_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:490  %conv_last_output_V_4_3 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:593  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_11_s, i8 %weight_7_V_addr_19_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:677  %weight_7_V_addr_12_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_12)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_12_s"/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:697  %weight_7_V_load_21_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21_s"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="698" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %tmp4 = or i1 %brmerge40_demorgan_i_219, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %underflow_18_not = or i1 %tmp4, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_18_not"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:142  %p_Val2_128_mux = select i1 %brmerge_i_i_i9, i8 127, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:143  %p_Val2_9 = select i1 %underflow_18, i8 -128, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:144  %this_assign_52_1 = select i1 %underflow_18_not, i8 %p_Val2_128_mux, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="this_assign_52_1"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:145  store i8 %this_assign_52_1, i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:213  %tmp_400_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_1_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_1"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:214  %tmp_400_1_cast = sext i14 %tmp_400_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_1_cast"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:215  %tmp_401_1 = sext i16 %rr_1_V_103 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_1"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:216  %p_Val2_126_1 = add i17 %tmp_401_1, %tmp_400_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_1"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:217  %tmp_1552 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1552"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:218  %p_Val2_127_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_1"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:220  %tmp_404_1 = zext i1 %tmp_1553 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_1"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:221  %tmp_1554 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1554"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:222  %p_Val2_128_1 = add i8 %tmp_404_1, %p_Val2_127_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_1"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:223  %tmp_1555 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1555"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:224  %tmp_408_1 = xor i1 %tmp_1555, true

]]></Node>
<StgValue><ssdm name="tmp_408_1"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:225  %carry_32_1 = and i1 %tmp_1554, %tmp_408_1

]]></Node>
<StgValue><ssdm name="carry_32_1"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:227  %p_Result_229_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_1"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:228  %Range2_all_ones_9_1 = icmp eq i2 %p_Result_229_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_1"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:229  %p_Result_230_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_1"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:230  %Range1_all_ones_9_1 = icmp eq i3 %p_Result_230_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_1"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:231  %Range1_all_zeros_9_1 = icmp eq i3 %p_Result_230_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_1"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:318  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:398  %tmp_1571 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1571"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:404  %deleted_zeros_3 = select i1 %carry_30_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:405  %tmp_396_3 = xor i1 %tmp_1571, true

]]></Node>
<StgValue><ssdm name="tmp_396_3"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:406  %p_41_i_i9_3 = and i1 %Range2_all_ones_3, %tmp_396_3

]]></Node>
<StgValue><ssdm name="p_41_i_i9_3"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:407  %deleted_ones_3 = select i1 %carry_30_3, i1 %p_41_i_i9_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:408  %p_38_i_i9_3 = and i1 %carry_30_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i9_3"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:409  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:410  %brmerge_i_i_3 = or i1 %tmp_1570, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:411  %tmp_398_3 = xor i1 %tmp_1567, true

]]></Node>
<StgValue><ssdm name="tmp_398_3"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:412  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_398_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:413  %brmerge40_demorgan_i_209 = and i1 %tmp_1570, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_209"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:414  %tmp13_demorgan = or i1 %p_38_i_i9_3, %brmerge40_demorgan_i_209

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:415  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:416  %underflow_3 = and i1 %tmp_1567, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:417  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:487  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_10_s, i8 %weight_7_V_addr_18_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:488  %rr_0_V_106 = extractvalue { i16, i16 } %MUL_DP_ret67, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_106"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:489  %rr_1_V_106 = extractvalue { i16, i16 } %MUL_DP_ret67, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_106"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:490  %conv_last_output_V_4_3 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:497  %tmp_1578 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1578"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:537  %tmp_1583 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1583"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:593  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_11_s, i8 %weight_7_V_addr_19_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:698  %weight_7_V_addr_20_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_20)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_20_s"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:782  %weight_7_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_req"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="747" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:226  %tmp_1556 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1556"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:232  %deleted_zeros_9_1 = select i1 %carry_32_1, i1 %Range1_all_ones_9_1, i1 %Range1_all_zeros_9_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_1"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:233  %tmp_411_1 = xor i1 %tmp_1556, true

]]></Node>
<StgValue><ssdm name="tmp_411_1"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:234  %p_41_i_i_1 = and i1 %Range2_all_ones_9_1, %tmp_411_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:235  %deleted_ones_9_1 = select i1 %carry_32_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_9_1

]]></Node>
<StgValue><ssdm name="deleted_ones_9_1"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:236  %p_38_i_i_1 = and i1 %carry_32_1, %Range1_all_ones_9_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %p_not_i_i9_1 = xor i1 %deleted_zeros_9_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_1"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:238  %brmerge_i_i7_1 = or i1 %tmp_1555, %p_not_i_i9_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_1"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:239  %tmp_413_1 = xor i1 %tmp_1552, true

]]></Node>
<StgValue><ssdm name="tmp_413_1"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:240  %overflow_18_1 = and i1 %brmerge_i_i7_1, %tmp_413_1

]]></Node>
<StgValue><ssdm name="overflow_18_1"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:241  %brmerge40_demorgan_i_206 = and i1 %tmp_1555, %deleted_ones_9_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_206"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:242  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_206

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:243  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:244  %underflow_18_1 = and i1 %tmp_1552, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_18_1"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:245  %brmerge_i_i_i9_1 = or i1 %underflow_18_1, %overflow_18_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_1"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:318  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="763" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:418  %tmp14 = or i1 %brmerge40_demorgan_i_209, %tmp_398_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="764" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:419  %underflow_not_3 = or i1 %tmp14, %p_38_i_i9_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="765" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:420  %p_Val2_123_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_123_3

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_3"/></StgValue>
</operation>

<operation id="766" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:421  %p_Val2_123_3_364 = select i1 %underflow_3, i8 -128, i8 %p_Val2_123_3

]]></Node>
<StgValue><ssdm name="p_Val2_123_3_364"/></StgValue>
</operation>

<operation id="767" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:422  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_123_mux_3, i8 %p_Val2_123_3_364

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="768" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:423  store i8 %this_assign_1_3, i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:491  %tmp_385_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_4_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_4"/></StgValue>
</operation>

<operation id="770" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:492  %tmp_385_4_cast = sext i14 %tmp_385_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_4_cast"/></StgValue>
</operation>

<operation id="771" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:493  %tmp_386_4 = sext i16 %rr_0_V_106 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_4"/></StgValue>
</operation>

<operation id="772" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:494  %p_Val2_121_4 = add i17 %tmp_386_4, %tmp_385_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_4"/></StgValue>
</operation>

<operation id="773" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:495  %tmp_1577 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1577"/></StgValue>
</operation>

<operation id="774" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:496  %p_Val2_122_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_4"/></StgValue>
</operation>

<operation id="775" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:498  %tmp_389_4 = zext i1 %tmp_1578 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_4"/></StgValue>
</operation>

<operation id="776" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:499  %tmp_1579 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1579"/></StgValue>
</operation>

<operation id="777" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:500  %p_Val2_123_4 = add i8 %tmp_389_4, %p_Val2_122_4

]]></Node>
<StgValue><ssdm name="p_Val2_123_4"/></StgValue>
</operation>

<operation id="778" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:501  %tmp_1580 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1580"/></StgValue>
</operation>

<operation id="779" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:502  %tmp_393_4 = xor i1 %tmp_1580, true

]]></Node>
<StgValue><ssdm name="tmp_393_4"/></StgValue>
</operation>

<operation id="780" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:503  %carry_30_4 = and i1 %tmp_1579, %tmp_393_4

]]></Node>
<StgValue><ssdm name="carry_30_4"/></StgValue>
</operation>

<operation id="781" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:505  %p_Result_227_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_4"/></StgValue>
</operation>

<operation id="782" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:506  %Range2_all_ones_4 = icmp eq i2 %p_Result_227_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="783" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:507  %p_Result_228_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_4"/></StgValue>
</operation>

<operation id="784" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:508  %Range1_all_ones_4 = icmp eq i3 %p_Result_228_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="785" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:509  %Range1_all_zeros_4 = icmp eq i3 %p_Result_228_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="786" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:593  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_11_s, i8 %weight_7_V_addr_19_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="787" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:596  %conv_last_output_V_5_3 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="788" st_id="31" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:699  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_12_s, i8 %weight_7_V_addr_20_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="789" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:783  %weight_7_V_addr_13_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_13)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_13_s"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:803  %weight_7_V_load_7_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_7_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7_r"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="791" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %tmp8 = or i1 %brmerge40_demorgan_i_206, %tmp_413_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:247  %underflow_18_not_1 = or i1 %tmp8, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_18_not_1"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:248  %p_Val2_128_mux_1 = select i1 %brmerge_i_i_i9_1, i8 127, i8 %p_Val2_128_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_1"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:249  %p_Val2_128_1_361 = select i1 %underflow_18_1, i8 -128, i8 %p_Val2_128_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_1_361"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:250  %this_assign_52_1_1 = select i1 %underflow_18_not_1, i8 %p_Val2_128_mux_1, i8 %p_Val2_128_1_361

]]></Node>
<StgValue><ssdm name="this_assign_52_1_1"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:251  store i8 %this_assign_52_1_1, i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:319  %tmp_400_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_2_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_2"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:320  %tmp_400_2_cast = sext i14 %tmp_400_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_2_cast"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:321  %tmp_401_2 = sext i16 %rr_1_V_104 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_2"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:322  %p_Val2_126_2 = add i17 %tmp_401_2, %tmp_400_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_2"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:323  %tmp_1562 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1562"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:324  %p_Val2_127_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_2"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:326  %tmp_404_2 = zext i1 %tmp_1563 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_2"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:327  %tmp_1564 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1564"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:328  %p_Val2_128_2 = add i8 %tmp_404_2, %p_Val2_127_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_2"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:329  %tmp_1565 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1565"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:330  %tmp_408_2 = xor i1 %tmp_1565, true

]]></Node>
<StgValue><ssdm name="tmp_408_2"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:331  %carry_32_2 = and i1 %tmp_1564, %tmp_408_2

]]></Node>
<StgValue><ssdm name="carry_32_2"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:333  %p_Result_229_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_2"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:334  %Range2_all_ones_9_2 = icmp eq i2 %p_Result_229_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_2"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:335  %p_Result_230_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_2"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:336  %Range1_all_ones_9_2 = icmp eq i3 %p_Result_230_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_2"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:337  %Range1_all_zeros_9_2 = icmp eq i3 %p_Result_230_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_2"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:424  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:504  %tmp_1581 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1581"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:510  %deleted_zeros_4 = select i1 %carry_30_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:511  %tmp_396_4 = xor i1 %tmp_1581, true

]]></Node>
<StgValue><ssdm name="tmp_396_4"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:512  %p_41_i_i9_4 = and i1 %Range2_all_ones_4, %tmp_396_4

]]></Node>
<StgValue><ssdm name="p_41_i_i9_4"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:513  %deleted_ones_4 = select i1 %carry_30_4, i1 %p_41_i_i9_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:514  %p_38_i_i9_4 = and i1 %carry_30_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i9_4"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:515  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:516  %brmerge_i_i_4 = or i1 %tmp_1580, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:517  %tmp_398_4 = xor i1 %tmp_1577, true

]]></Node>
<StgValue><ssdm name="tmp_398_4"/></StgValue>
</operation>

<operation id="824" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:518  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_398_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="825" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:519  %brmerge40_demorgan_i_211 = and i1 %tmp_1580, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_211"/></StgValue>
</operation>

<operation id="826" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:520  %tmp17_demorgan = or i1 %p_38_i_i9_4, %brmerge40_demorgan_i_211

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="827" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:521  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="828" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:522  %underflow_4 = and i1 %tmp_1577, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="829" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:523  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:593  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_11_s, i8 %weight_7_V_addr_19_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:594  %rr_0_V_107 = extractvalue { i16, i16 } %MUL_DP_ret68, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_107"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:595  %rr_1_V_107 = extractvalue { i16, i16 } %MUL_DP_ret68, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_107"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:596  %conv_last_output_V_5_3 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:603  %tmp_1588 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1588"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:643  %tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1593"/></StgValue>
</operation>

<operation id="836" st_id="32" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:699  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_12_s, i8 %weight_7_V_addr_20_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:804  %weight_7_V_addr_21_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_7_V_addr_21)

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_21_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="838" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:332  %tmp_1566 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1566"/></StgValue>
</operation>

<operation id="839" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:338  %deleted_zeros_9_2 = select i1 %carry_32_2, i1 %Range1_all_ones_9_2, i1 %Range1_all_zeros_9_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_2"/></StgValue>
</operation>

<operation id="840" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:339  %tmp_411_2 = xor i1 %tmp_1566, true

]]></Node>
<StgValue><ssdm name="tmp_411_2"/></StgValue>
</operation>

<operation id="841" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:340  %p_41_i_i_2 = and i1 %Range2_all_ones_9_2, %tmp_411_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="842" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:341  %deleted_ones_9_2 = select i1 %carry_32_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_9_2

]]></Node>
<StgValue><ssdm name="deleted_ones_9_2"/></StgValue>
</operation>

<operation id="843" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:342  %p_38_i_i_2 = and i1 %carry_32_2, %Range1_all_ones_9_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="844" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:343  %p_not_i_i9_2 = xor i1 %deleted_zeros_9_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_2"/></StgValue>
</operation>

<operation id="845" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:344  %brmerge_i_i7_2 = or i1 %tmp_1565, %p_not_i_i9_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_2"/></StgValue>
</operation>

<operation id="846" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:345  %tmp_413_2 = xor i1 %tmp_1562, true

]]></Node>
<StgValue><ssdm name="tmp_413_2"/></StgValue>
</operation>

<operation id="847" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:346  %overflow_18_2 = and i1 %brmerge_i_i7_2, %tmp_413_2

]]></Node>
<StgValue><ssdm name="overflow_18_2"/></StgValue>
</operation>

<operation id="848" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:347  %brmerge40_demorgan_i_208 = and i1 %tmp_1565, %deleted_ones_9_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_208"/></StgValue>
</operation>

<operation id="849" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:348  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_208

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="850" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:349  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="851" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:350  %underflow_18_2 = and i1 %tmp_1562, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_18_2"/></StgValue>
</operation>

<operation id="852" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:351  %brmerge_i_i_i9_2 = or i1 %underflow_18_2, %overflow_18_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_2"/></StgValue>
</operation>

<operation id="853" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:424  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="854" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:524  %tmp18 = or i1 %brmerge40_demorgan_i_211, %tmp_398_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="855" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:525  %underflow_not_4 = or i1 %tmp18, %p_38_i_i9_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="856" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:526  %p_Val2_123_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_123_4

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_4"/></StgValue>
</operation>

<operation id="857" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:527  %p_Val2_123_4_366 = select i1 %underflow_4, i8 -128, i8 %p_Val2_123_4

]]></Node>
<StgValue><ssdm name="p_Val2_123_4_366"/></StgValue>
</operation>

<operation id="858" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:528  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_123_mux_4, i8 %p_Val2_123_4_366

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="859" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:529  store i8 %this_assign_1_4, i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:597  %tmp_385_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_5_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_5"/></StgValue>
</operation>

<operation id="861" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:598  %tmp_385_5_cast = sext i14 %tmp_385_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_5_cast"/></StgValue>
</operation>

<operation id="862" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:599  %tmp_386_5 = sext i16 %rr_0_V_107 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_5"/></StgValue>
</operation>

<operation id="863" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:600  %p_Val2_121_5 = add i17 %tmp_386_5, %tmp_385_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_5"/></StgValue>
</operation>

<operation id="864" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:601  %tmp_1587 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1587"/></StgValue>
</operation>

<operation id="865" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:602  %p_Val2_122_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_5"/></StgValue>
</operation>

<operation id="866" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:604  %tmp_389_5 = zext i1 %tmp_1588 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_5"/></StgValue>
</operation>

<operation id="867" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:605  %tmp_1589 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1589"/></StgValue>
</operation>

<operation id="868" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:606  %p_Val2_123_5 = add i8 %tmp_389_5, %p_Val2_122_5

]]></Node>
<StgValue><ssdm name="p_Val2_123_5"/></StgValue>
</operation>

<operation id="869" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:607  %tmp_1590 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1590"/></StgValue>
</operation>

<operation id="870" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:608  %tmp_393_5 = xor i1 %tmp_1590, true

]]></Node>
<StgValue><ssdm name="tmp_393_5"/></StgValue>
</operation>

<operation id="871" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:609  %carry_30_5 = and i1 %tmp_1589, %tmp_393_5

]]></Node>
<StgValue><ssdm name="carry_30_5"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:611  %p_Result_227_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_5"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:612  %Range2_all_ones_5 = icmp eq i2 %p_Result_227_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:613  %p_Result_228_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_5"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:614  %Range1_all_ones_5 = icmp eq i3 %p_Result_228_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="876" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:615  %Range1_all_zeros_5 = icmp eq i3 %p_Result_228_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="877" st_id="33" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:699  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_12_s, i8 %weight_7_V_addr_20_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="878" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:702  %conv_last_output_V_6_3 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="879" st_id="33" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:805  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_13_s, i8 %weight_7_V_addr_21_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="880" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:352  %tmp12 = or i1 %brmerge40_demorgan_i_208, %tmp_413_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="881" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:353  %underflow_18_not_2 = or i1 %tmp12, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_18_not_2"/></StgValue>
</operation>

<operation id="882" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:354  %p_Val2_128_mux_2 = select i1 %brmerge_i_i_i9_2, i8 127, i8 %p_Val2_128_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_2"/></StgValue>
</operation>

<operation id="883" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:355  %p_Val2_128_2_363 = select i1 %underflow_18_2, i8 -128, i8 %p_Val2_128_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_2_363"/></StgValue>
</operation>

<operation id="884" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:356  %this_assign_52_1_2 = select i1 %underflow_18_not_2, i8 %p_Val2_128_mux_2, i8 %p_Val2_128_2_363

]]></Node>
<StgValue><ssdm name="this_assign_52_1_2"/></StgValue>
</operation>

<operation id="885" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:357  store i8 %this_assign_52_1_2, i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:425  %tmp_400_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_3_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_3"/></StgValue>
</operation>

<operation id="887" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:426  %tmp_400_3_cast = sext i14 %tmp_400_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_3_cast"/></StgValue>
</operation>

<operation id="888" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:427  %tmp_401_3 = sext i16 %rr_1_V_105 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_3"/></StgValue>
</operation>

<operation id="889" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:428  %p_Val2_126_3 = add i17 %tmp_401_3, %tmp_400_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_3"/></StgValue>
</operation>

<operation id="890" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:429  %tmp_1572 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1572"/></StgValue>
</operation>

<operation id="891" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:430  %p_Val2_127_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_3"/></StgValue>
</operation>

<operation id="892" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:432  %tmp_404_3 = zext i1 %tmp_1573 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_3"/></StgValue>
</operation>

<operation id="893" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:433  %tmp_1574 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1574"/></StgValue>
</operation>

<operation id="894" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:434  %p_Val2_128_3 = add i8 %tmp_404_3, %p_Val2_127_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_3"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:435  %tmp_1575 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1575"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:436  %tmp_408_3 = xor i1 %tmp_1575, true

]]></Node>
<StgValue><ssdm name="tmp_408_3"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:437  %carry_32_3 = and i1 %tmp_1574, %tmp_408_3

]]></Node>
<StgValue><ssdm name="carry_32_3"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:439  %p_Result_229_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_3"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:440  %Range2_all_ones_9_3 = icmp eq i2 %p_Result_229_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_3"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:441  %p_Result_230_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_3"/></StgValue>
</operation>

<operation id="901" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:442  %Range1_all_ones_9_3 = icmp eq i3 %p_Result_230_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_3"/></StgValue>
</operation>

<operation id="902" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:443  %Range1_all_zeros_9_3 = icmp eq i3 %p_Result_230_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_3"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:530  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:610  %tmp_1591 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1591"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:616  %deleted_zeros_5 = select i1 %carry_30_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:617  %tmp_396_5 = xor i1 %tmp_1591, true

]]></Node>
<StgValue><ssdm name="tmp_396_5"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:618  %p_41_i_i9_5 = and i1 %Range2_all_ones_5, %tmp_396_5

]]></Node>
<StgValue><ssdm name="p_41_i_i9_5"/></StgValue>
</operation>

<operation id="908" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:619  %deleted_ones_5 = select i1 %carry_30_5, i1 %p_41_i_i9_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="909" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:620  %p_38_i_i9_5 = and i1 %carry_30_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i9_5"/></StgValue>
</operation>

<operation id="910" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:621  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="911" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:622  %brmerge_i_i_5 = or i1 %tmp_1590, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="912" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:623  %tmp_398_5 = xor i1 %tmp_1587, true

]]></Node>
<StgValue><ssdm name="tmp_398_5"/></StgValue>
</operation>

<operation id="913" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:624  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_398_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="914" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:625  %brmerge40_demorgan_i_213 = and i1 %tmp_1590, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_213"/></StgValue>
</operation>

<operation id="915" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:626  %tmp21_demorgan = or i1 %p_38_i_i9_5, %brmerge40_demorgan_i_213

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:627  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:628  %underflow_5 = and i1 %tmp_1587, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:629  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="919" st_id="34" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:699  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_12_s, i8 %weight_7_V_addr_20_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="920" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:700  %rr_0_V_108 = extractvalue { i16, i16 } %MUL_DP_ret69, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_108"/></StgValue>
</operation>

<operation id="921" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:701  %rr_1_V_108 = extractvalue { i16, i16 } %MUL_DP_ret69, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_108"/></StgValue>
</operation>

<operation id="922" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:702  %conv_last_output_V_6_3 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="923" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:709  %tmp_1598 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1598"/></StgValue>
</operation>

<operation id="924" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:749  %tmp_1603 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1603"/></StgValue>
</operation>

<operation id="925" st_id="34" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:805  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_13_s, i8 %weight_7_V_addr_21_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="926" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:438  %tmp_1576 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1576"/></StgValue>
</operation>

<operation id="927" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:444  %deleted_zeros_9_3 = select i1 %carry_32_3, i1 %Range1_all_ones_9_3, i1 %Range1_all_zeros_9_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_3"/></StgValue>
</operation>

<operation id="928" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:445  %tmp_411_3 = xor i1 %tmp_1576, true

]]></Node>
<StgValue><ssdm name="tmp_411_3"/></StgValue>
</operation>

<operation id="929" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:446  %p_41_i_i_3 = and i1 %Range2_all_ones_9_3, %tmp_411_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="930" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:447  %deleted_ones_9_3 = select i1 %carry_32_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_9_3

]]></Node>
<StgValue><ssdm name="deleted_ones_9_3"/></StgValue>
</operation>

<operation id="931" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:448  %p_38_i_i_3 = and i1 %carry_32_3, %Range1_all_ones_9_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="932" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:449  %p_not_i_i9_3 = xor i1 %deleted_zeros_9_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_3"/></StgValue>
</operation>

<operation id="933" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:450  %brmerge_i_i7_3 = or i1 %tmp_1575, %p_not_i_i9_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_3"/></StgValue>
</operation>

<operation id="934" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:451  %tmp_413_3 = xor i1 %tmp_1572, true

]]></Node>
<StgValue><ssdm name="tmp_413_3"/></StgValue>
</operation>

<operation id="935" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:452  %overflow_18_3 = and i1 %brmerge_i_i7_3, %tmp_413_3

]]></Node>
<StgValue><ssdm name="overflow_18_3"/></StgValue>
</operation>

<operation id="936" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:453  %brmerge40_demorgan_i_210 = and i1 %tmp_1575, %deleted_ones_9_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_210"/></StgValue>
</operation>

<operation id="937" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:454  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_210

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="938" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:455  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="939" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:456  %underflow_18_3 = and i1 %tmp_1572, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_18_3"/></StgValue>
</operation>

<operation id="940" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:457  %brmerge_i_i_i9_3 = or i1 %underflow_18_3, %overflow_18_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_3"/></StgValue>
</operation>

<operation id="941" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:530  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="942" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:630  %tmp22 = or i1 %brmerge40_demorgan_i_213, %tmp_398_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="943" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:631  %underflow_not_5 = or i1 %tmp22, %p_38_i_i9_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="944" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:632  %p_Val2_123_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_123_5

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_5"/></StgValue>
</operation>

<operation id="945" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:633  %p_Val2_123_5_368 = select i1 %underflow_5, i8 -128, i8 %p_Val2_123_5

]]></Node>
<StgValue><ssdm name="p_Val2_123_5_368"/></StgValue>
</operation>

<operation id="946" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:634  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_123_mux_5, i8 %p_Val2_123_5_368

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="947" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:635  store i8 %this_assign_1_5, i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:703  %tmp_385_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_6_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_6"/></StgValue>
</operation>

<operation id="949" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:704  %tmp_385_6_cast = sext i14 %tmp_385_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_6_cast"/></StgValue>
</operation>

<operation id="950" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:705  %tmp_386_6 = sext i16 %rr_0_V_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_6"/></StgValue>
</operation>

<operation id="951" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:706  %p_Val2_121_6 = add i17 %tmp_386_6, %tmp_385_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_6"/></StgValue>
</operation>

<operation id="952" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:707  %tmp_1597 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1597"/></StgValue>
</operation>

<operation id="953" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:708  %p_Val2_122_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_6"/></StgValue>
</operation>

<operation id="954" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:710  %tmp_389_6 = zext i1 %tmp_1598 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_6"/></StgValue>
</operation>

<operation id="955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:711  %tmp_1599 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1599"/></StgValue>
</operation>

<operation id="956" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:712  %p_Val2_123_6 = add i8 %tmp_389_6, %p_Val2_122_6

]]></Node>
<StgValue><ssdm name="p_Val2_123_6"/></StgValue>
</operation>

<operation id="957" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:713  %tmp_1600 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1600"/></StgValue>
</operation>

<operation id="958" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:714  %tmp_393_6 = xor i1 %tmp_1600, true

]]></Node>
<StgValue><ssdm name="tmp_393_6"/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:715  %carry_30_6 = and i1 %tmp_1599, %tmp_393_6

]]></Node>
<StgValue><ssdm name="carry_30_6"/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:717  %p_Result_227_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_6"/></StgValue>
</operation>

<operation id="961" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:718  %Range2_all_ones_6 = icmp eq i2 %p_Result_227_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="962" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:719  %p_Result_228_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_6"/></StgValue>
</operation>

<operation id="963" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:720  %Range1_all_ones_6 = icmp eq i3 %p_Result_228_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="964" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:721  %Range1_all_zeros_6 = icmp eq i3 %p_Result_228_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="965" st_id="35" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:805  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_13_s, i8 %weight_7_V_addr_21_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="966" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:808  %conv_last_output_V_7_3 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="967" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:458  %tmp16 = or i1 %brmerge40_demorgan_i_210, %tmp_413_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="968" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:459  %underflow_18_not_3 = or i1 %tmp16, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_18_not_3"/></StgValue>
</operation>

<operation id="969" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:460  %p_Val2_128_mux_3 = select i1 %brmerge_i_i_i9_3, i8 127, i8 %p_Val2_128_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_3"/></StgValue>
</operation>

<operation id="970" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:461  %p_Val2_128_3_365 = select i1 %underflow_18_3, i8 -128, i8 %p_Val2_128_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_3_365"/></StgValue>
</operation>

<operation id="971" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:462  %this_assign_52_1_3 = select i1 %underflow_18_not_3, i8 %p_Val2_128_mux_3, i8 %p_Val2_128_3_365

]]></Node>
<StgValue><ssdm name="this_assign_52_1_3"/></StgValue>
</operation>

<operation id="972" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:463  store i8 %this_assign_52_1_3, i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:531  %tmp_400_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_4_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_4"/></StgValue>
</operation>

<operation id="974" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:532  %tmp_400_4_cast = sext i14 %tmp_400_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_4_cast"/></StgValue>
</operation>

<operation id="975" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:533  %tmp_401_4 = sext i16 %rr_1_V_106 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_4"/></StgValue>
</operation>

<operation id="976" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:534  %p_Val2_126_4 = add i17 %tmp_401_4, %tmp_400_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_4"/></StgValue>
</operation>

<operation id="977" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:535  %tmp_1582 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1582"/></StgValue>
</operation>

<operation id="978" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:536  %p_Val2_127_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_4"/></StgValue>
</operation>

<operation id="979" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:538  %tmp_404_4 = zext i1 %tmp_1583 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_4"/></StgValue>
</operation>

<operation id="980" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:539  %tmp_1584 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1584"/></StgValue>
</operation>

<operation id="981" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:540  %p_Val2_128_4 = add i8 %tmp_404_4, %p_Val2_127_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_4"/></StgValue>
</operation>

<operation id="982" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:541  %tmp_1585 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1585"/></StgValue>
</operation>

<operation id="983" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:542  %tmp_408_4 = xor i1 %tmp_1585, true

]]></Node>
<StgValue><ssdm name="tmp_408_4"/></StgValue>
</operation>

<operation id="984" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:543  %carry_32_4 = and i1 %tmp_1584, %tmp_408_4

]]></Node>
<StgValue><ssdm name="carry_32_4"/></StgValue>
</operation>

<operation id="985" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:545  %p_Result_229_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_4"/></StgValue>
</operation>

<operation id="986" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:546  %Range2_all_ones_9_4 = icmp eq i2 %p_Result_229_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_4"/></StgValue>
</operation>

<operation id="987" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:547  %p_Result_230_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_4"/></StgValue>
</operation>

<operation id="988" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:548  %Range1_all_ones_9_4 = icmp eq i3 %p_Result_230_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_4"/></StgValue>
</operation>

<operation id="989" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:549  %Range1_all_zeros_9_4 = icmp eq i3 %p_Result_230_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_4"/></StgValue>
</operation>

<operation id="990" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:636  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="991" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:716  %tmp_1601 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1601"/></StgValue>
</operation>

<operation id="992" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:722  %deleted_zeros_6 = select i1 %carry_30_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="993" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:723  %tmp_396_6 = xor i1 %tmp_1601, true

]]></Node>
<StgValue><ssdm name="tmp_396_6"/></StgValue>
</operation>

<operation id="994" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:724  %p_41_i_i9_6 = and i1 %Range2_all_ones_6, %tmp_396_6

]]></Node>
<StgValue><ssdm name="p_41_i_i9_6"/></StgValue>
</operation>

<operation id="995" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:725  %deleted_ones_6 = select i1 %carry_30_6, i1 %p_41_i_i9_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="996" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:726  %p_38_i_i9_6 = and i1 %carry_30_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i9_6"/></StgValue>
</operation>

<operation id="997" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:727  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="998" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:728  %brmerge_i_i_6 = or i1 %tmp_1600, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="999" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:729  %tmp_398_6 = xor i1 %tmp_1597, true

]]></Node>
<StgValue><ssdm name="tmp_398_6"/></StgValue>
</operation>

<operation id="1000" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:730  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_398_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1001" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:731  %brmerge40_demorgan_i_215 = and i1 %tmp_1600, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_215"/></StgValue>
</operation>

<operation id="1002" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:732  %tmp25_demorgan = or i1 %p_38_i_i9_6, %brmerge40_demorgan_i_215

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1003" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:733  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1004" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:734  %underflow_6 = and i1 %tmp_1597, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1005" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:735  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1006" st_id="36" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:805  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_addr_13_s, i8 %weight_7_V_addr_21_s, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1007" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:806  %rr_0_V_109 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_109"/></StgValue>
</operation>

<operation id="1008" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:807  %rr_1_V_109 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_109"/></StgValue>
</operation>

<operation id="1009" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:808  %conv_last_output_V_7_3 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>

<operation id="1010" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:815  %tmp_1608 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1608"/></StgValue>
</operation>

<operation id="1011" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:855  %tmp_1613 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1613"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1012" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:544  %tmp_1586 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1586"/></StgValue>
</operation>

<operation id="1013" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:550  %deleted_zeros_9_4 = select i1 %carry_32_4, i1 %Range1_all_ones_9_4, i1 %Range1_all_zeros_9_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_4"/></StgValue>
</operation>

<operation id="1014" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:551  %tmp_411_4 = xor i1 %tmp_1586, true

]]></Node>
<StgValue><ssdm name="tmp_411_4"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:552  %p_41_i_i_4 = and i1 %Range2_all_ones_9_4, %tmp_411_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:553  %deleted_ones_9_4 = select i1 %carry_32_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_9_4

]]></Node>
<StgValue><ssdm name="deleted_ones_9_4"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:554  %p_38_i_i_4 = and i1 %carry_32_4, %Range1_all_ones_9_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:555  %p_not_i_i9_4 = xor i1 %deleted_zeros_9_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_4"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:556  %brmerge_i_i7_4 = or i1 %tmp_1585, %p_not_i_i9_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_4"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:557  %tmp_413_4 = xor i1 %tmp_1582, true

]]></Node>
<StgValue><ssdm name="tmp_413_4"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:558  %overflow_18_4 = and i1 %brmerge_i_i7_4, %tmp_413_4

]]></Node>
<StgValue><ssdm name="overflow_18_4"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:559  %brmerge40_demorgan_i_212 = and i1 %tmp_1585, %deleted_ones_9_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_212"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:560  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_212

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="1024" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:561  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1025" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:562  %underflow_18_4 = and i1 %tmp_1582, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_18_4"/></StgValue>
</operation>

<operation id="1026" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:563  %brmerge_i_i_i9_4 = or i1 %underflow_18_4, %overflow_18_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_4"/></StgValue>
</operation>

<operation id="1027" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:636  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="1028" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:736  %tmp26 = or i1 %brmerge40_demorgan_i_215, %tmp_398_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1029" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:737  %underflow_not_6 = or i1 %tmp26, %p_38_i_i9_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1030" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:738  %p_Val2_123_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_123_6

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_6"/></StgValue>
</operation>

<operation id="1031" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:739  %p_Val2_123_6_370 = select i1 %underflow_6, i8 -128, i8 %p_Val2_123_6

]]></Node>
<StgValue><ssdm name="p_Val2_123_6_370"/></StgValue>
</operation>

<operation id="1032" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:740  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_123_mux_6, i8 %p_Val2_123_6_370

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1033" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:741  store i8 %this_assign_1_6, i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:809  %tmp_385_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_7_3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_385_7"/></StgValue>
</operation>

<operation id="1035" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:810  %tmp_385_7_cast = sext i14 %tmp_385_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_385_7_cast"/></StgValue>
</operation>

<operation id="1036" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:811  %tmp_386_7 = sext i16 %rr_0_V_109 to i17

]]></Node>
<StgValue><ssdm name="tmp_386_7"/></StgValue>
</operation>

<operation id="1037" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:812  %p_Val2_121_7 = add i17 %tmp_386_7, %tmp_385_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121_7"/></StgValue>
</operation>

<operation id="1038" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:813  %tmp_1607 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1607"/></StgValue>
</operation>

<operation id="1039" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:814  %p_Val2_122_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_121_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_122_7"/></StgValue>
</operation>

<operation id="1040" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:816  %tmp_389_7 = zext i1 %tmp_1608 to i8

]]></Node>
<StgValue><ssdm name="tmp_389_7"/></StgValue>
</operation>

<operation id="1041" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:817  %tmp_1609 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1609"/></StgValue>
</operation>

<operation id="1042" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:818  %p_Val2_123_7 = add i8 %tmp_389_7, %p_Val2_122_7

]]></Node>
<StgValue><ssdm name="p_Val2_123_7"/></StgValue>
</operation>

<operation id="1043" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:819  %tmp_1610 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1610"/></StgValue>
</operation>

<operation id="1044" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:820  %tmp_393_7 = xor i1 %tmp_1610, true

]]></Node>
<StgValue><ssdm name="tmp_393_7"/></StgValue>
</operation>

<operation id="1045" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:821  %carry_30_7 = and i1 %tmp_1609, %tmp_393_7

]]></Node>
<StgValue><ssdm name="carry_30_7"/></StgValue>
</operation>

<operation id="1046" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:823  %p_Result_227_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_121_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_227_7"/></StgValue>
</operation>

<operation id="1047" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:824  %Range2_all_ones_7 = icmp eq i2 %p_Result_227_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="1048" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:825  %p_Result_228_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_121_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_228_7"/></StgValue>
</operation>

<operation id="1049" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:826  %Range1_all_ones_7 = icmp eq i3 %p_Result_228_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="1050" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:827  %Range1_all_zeros_7 = icmp eq i3 %p_Result_228_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1051" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:564  %tmp20 = or i1 %brmerge40_demorgan_i_212, %tmp_413_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1052" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:565  %underflow_18_not_4 = or i1 %tmp20, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_18_not_4"/></StgValue>
</operation>

<operation id="1053" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:566  %p_Val2_128_mux_4 = select i1 %brmerge_i_i_i9_4, i8 127, i8 %p_Val2_128_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_4"/></StgValue>
</operation>

<operation id="1054" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:567  %p_Val2_128_4_367 = select i1 %underflow_18_4, i8 -128, i8 %p_Val2_128_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_4_367"/></StgValue>
</operation>

<operation id="1055" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:568  %this_assign_52_1_4 = select i1 %underflow_18_not_4, i8 %p_Val2_128_mux_4, i8 %p_Val2_128_4_367

]]></Node>
<StgValue><ssdm name="this_assign_52_1_4"/></StgValue>
</operation>

<operation id="1056" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:569  store i8 %this_assign_52_1_4, i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:637  %tmp_400_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_5_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_5"/></StgValue>
</operation>

<operation id="1058" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:638  %tmp_400_5_cast = sext i14 %tmp_400_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_5_cast"/></StgValue>
</operation>

<operation id="1059" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:639  %tmp_401_5 = sext i16 %rr_1_V_107 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_5"/></StgValue>
</operation>

<operation id="1060" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:640  %p_Val2_126_5 = add i17 %tmp_401_5, %tmp_400_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_5"/></StgValue>
</operation>

<operation id="1061" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:641  %tmp_1592 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1592"/></StgValue>
</operation>

<operation id="1062" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:642  %p_Val2_127_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_5"/></StgValue>
</operation>

<operation id="1063" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:644  %tmp_404_5 = zext i1 %tmp_1593 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_5"/></StgValue>
</operation>

<operation id="1064" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:645  %tmp_1594 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1594"/></StgValue>
</operation>

<operation id="1065" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:646  %p_Val2_128_5 = add i8 %tmp_404_5, %p_Val2_127_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_5"/></StgValue>
</operation>

<operation id="1066" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:647  %tmp_1595 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1595"/></StgValue>
</operation>

<operation id="1067" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:648  %tmp_408_5 = xor i1 %tmp_1595, true

]]></Node>
<StgValue><ssdm name="tmp_408_5"/></StgValue>
</operation>

<operation id="1068" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:649  %carry_32_5 = and i1 %tmp_1594, %tmp_408_5

]]></Node>
<StgValue><ssdm name="carry_32_5"/></StgValue>
</operation>

<operation id="1069" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:651  %p_Result_229_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_5"/></StgValue>
</operation>

<operation id="1070" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:652  %Range2_all_ones_9_5 = icmp eq i2 %p_Result_229_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_5"/></StgValue>
</operation>

<operation id="1071" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:653  %p_Result_230_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_5"/></StgValue>
</operation>

<operation id="1072" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:654  %Range1_all_ones_9_5 = icmp eq i3 %p_Result_230_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_5"/></StgValue>
</operation>

<operation id="1073" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:655  %Range1_all_zeros_9_5 = icmp eq i3 %p_Result_230_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_5"/></StgValue>
</operation>

<operation id="1074" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:742  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="1075" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:822  %tmp_1611 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_121_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1611"/></StgValue>
</operation>

<operation id="1076" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:828  %deleted_zeros_7 = select i1 %carry_30_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1077" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:829  %tmp_396_7 = xor i1 %tmp_1611, true

]]></Node>
<StgValue><ssdm name="tmp_396_7"/></StgValue>
</operation>

<operation id="1078" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:830  %p_41_i_i9_7 = and i1 %Range2_all_ones_7, %tmp_396_7

]]></Node>
<StgValue><ssdm name="p_41_i_i9_7"/></StgValue>
</operation>

<operation id="1079" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:831  %deleted_ones_7 = select i1 %carry_30_7, i1 %p_41_i_i9_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1080" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:832  %p_38_i_i9_7 = and i1 %carry_30_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i9_7"/></StgValue>
</operation>

<operation id="1081" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:833  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1082" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:834  %brmerge_i_i_7 = or i1 %tmp_1610, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1083" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:835  %tmp_398_7 = xor i1 %tmp_1607, true

]]></Node>
<StgValue><ssdm name="tmp_398_7"/></StgValue>
</operation>

<operation id="1084" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:836  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_398_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1085" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:837  %brmerge40_demorgan_i_217 = and i1 %tmp_1610, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_217"/></StgValue>
</operation>

<operation id="1086" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:838  %tmp29_demorgan = or i1 %p_38_i_i9_7, %brmerge40_demorgan_i_217

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1087" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:839  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1088" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:840  %underflow_7 = and i1 %tmp_1607, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1089" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:841  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1090" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:650  %tmp_1596 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1596"/></StgValue>
</operation>

<operation id="1091" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:656  %deleted_zeros_9_5 = select i1 %carry_32_5, i1 %Range1_all_ones_9_5, i1 %Range1_all_zeros_9_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_5"/></StgValue>
</operation>

<operation id="1092" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:657  %tmp_411_5 = xor i1 %tmp_1596, true

]]></Node>
<StgValue><ssdm name="tmp_411_5"/></StgValue>
</operation>

<operation id="1093" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:658  %p_41_i_i_5 = and i1 %Range2_all_ones_9_5, %tmp_411_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="1094" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:659  %deleted_ones_9_5 = select i1 %carry_32_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_9_5

]]></Node>
<StgValue><ssdm name="deleted_ones_9_5"/></StgValue>
</operation>

<operation id="1095" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:660  %p_38_i_i_5 = and i1 %carry_32_5, %Range1_all_ones_9_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="1096" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:661  %p_not_i_i9_5 = xor i1 %deleted_zeros_9_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_5"/></StgValue>
</operation>

<operation id="1097" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:662  %brmerge_i_i7_5 = or i1 %tmp_1595, %p_not_i_i9_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_5"/></StgValue>
</operation>

<operation id="1098" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:663  %tmp_413_5 = xor i1 %tmp_1592, true

]]></Node>
<StgValue><ssdm name="tmp_413_5"/></StgValue>
</operation>

<operation id="1099" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:664  %overflow_18_5 = and i1 %brmerge_i_i7_5, %tmp_413_5

]]></Node>
<StgValue><ssdm name="overflow_18_5"/></StgValue>
</operation>

<operation id="1100" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:665  %brmerge40_demorgan_i_214 = and i1 %tmp_1595, %deleted_ones_9_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_214"/></StgValue>
</operation>

<operation id="1101" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:666  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_214

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1102" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:667  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1103" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:668  %underflow_18_5 = and i1 %tmp_1592, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_18_5"/></StgValue>
</operation>

<operation id="1104" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:669  %brmerge_i_i_i9_5 = or i1 %underflow_18_5, %overflow_18_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_5"/></StgValue>
</operation>

<operation id="1105" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:742  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="1106" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:842  %tmp30 = or i1 %brmerge40_demorgan_i_217, %tmp_398_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1107" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:843  %underflow_not_7 = or i1 %tmp30, %p_38_i_i9_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1108" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:844  %p_Val2_123_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_123_7

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux_7"/></StgValue>
</operation>

<operation id="1109" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:845  %p_Val2_123_7_372 = select i1 %underflow_7, i8 -128, i8 %p_Val2_123_7

]]></Node>
<StgValue><ssdm name="p_Val2_123_7_372"/></StgValue>
</operation>

<operation id="1110" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:846  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_123_mux_7, i8 %p_Val2_123_7_372

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1111" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:847  store i8 %this_assign_1_7, i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1112" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:670  %tmp24 = or i1 %brmerge40_demorgan_i_214, %tmp_413_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:671  %underflow_18_not_5 = or i1 %tmp24, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_18_not_5"/></StgValue>
</operation>

<operation id="1114" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:672  %p_Val2_128_mux_5 = select i1 %brmerge_i_i_i9_5, i8 127, i8 %p_Val2_128_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_5"/></StgValue>
</operation>

<operation id="1115" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:673  %p_Val2_128_5_369 = select i1 %underflow_18_5, i8 -128, i8 %p_Val2_128_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_5_369"/></StgValue>
</operation>

<operation id="1116" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:674  %this_assign_52_1_5 = select i1 %underflow_18_not_5, i8 %p_Val2_128_mux_5, i8 %p_Val2_128_5_369

]]></Node>
<StgValue><ssdm name="this_assign_52_1_5"/></StgValue>
</operation>

<operation id="1117" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:675  store i8 %this_assign_52_1_5, i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:743  %tmp_400_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_6_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_6"/></StgValue>
</operation>

<operation id="1119" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:744  %tmp_400_6_cast = sext i14 %tmp_400_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_6_cast"/></StgValue>
</operation>

<operation id="1120" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:745  %tmp_401_6 = sext i16 %rr_1_V_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_6"/></StgValue>
</operation>

<operation id="1121" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:746  %p_Val2_126_6 = add i17 %tmp_401_6, %tmp_400_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_6"/></StgValue>
</operation>

<operation id="1122" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:747  %tmp_1602 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1602"/></StgValue>
</operation>

<operation id="1123" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:748  %p_Val2_127_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_6"/></StgValue>
</operation>

<operation id="1124" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:750  %tmp_404_6 = zext i1 %tmp_1603 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_6"/></StgValue>
</operation>

<operation id="1125" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:751  %tmp_1604 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1604"/></StgValue>
</operation>

<operation id="1126" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:752  %p_Val2_128_6 = add i8 %tmp_404_6, %p_Val2_127_6

]]></Node>
<StgValue><ssdm name="p_Val2_128_6"/></StgValue>
</operation>

<operation id="1127" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:753  %tmp_1605 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1605"/></StgValue>
</operation>

<operation id="1128" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:754  %tmp_408_6 = xor i1 %tmp_1605, true

]]></Node>
<StgValue><ssdm name="tmp_408_6"/></StgValue>
</operation>

<operation id="1129" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:755  %carry_32_6 = and i1 %tmp_1604, %tmp_408_6

]]></Node>
<StgValue><ssdm name="carry_32_6"/></StgValue>
</operation>

<operation id="1130" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:757  %p_Result_229_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_6"/></StgValue>
</operation>

<operation id="1131" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:758  %Range2_all_ones_9_6 = icmp eq i2 %p_Result_229_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_6"/></StgValue>
</operation>

<operation id="1132" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:759  %p_Result_230_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_6"/></StgValue>
</operation>

<operation id="1133" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:760  %Range1_all_ones_9_6 = icmp eq i3 %p_Result_230_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_6"/></StgValue>
</operation>

<operation id="1134" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:761  %Range1_all_zeros_9_6 = icmp eq i3 %p_Result_230_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_6"/></StgValue>
</operation>

<operation id="1135" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:848  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1136" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:756  %tmp_1606 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1606"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:762  %deleted_zeros_9_6 = select i1 %carry_32_6, i1 %Range1_all_ones_9_6, i1 %Range1_all_zeros_9_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_6"/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:763  %tmp_411_6 = xor i1 %tmp_1606, true

]]></Node>
<StgValue><ssdm name="tmp_411_6"/></StgValue>
</operation>

<operation id="1139" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:764  %p_41_i_i_6 = and i1 %Range2_all_ones_9_6, %tmp_411_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="1140" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:765  %deleted_ones_9_6 = select i1 %carry_32_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_9_6

]]></Node>
<StgValue><ssdm name="deleted_ones_9_6"/></StgValue>
</operation>

<operation id="1141" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:766  %p_38_i_i_6 = and i1 %carry_32_6, %Range1_all_ones_9_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="1142" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:767  %p_not_i_i9_6 = xor i1 %deleted_zeros_9_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_6"/></StgValue>
</operation>

<operation id="1143" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:768  %brmerge_i_i7_6 = or i1 %tmp_1605, %p_not_i_i9_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_6"/></StgValue>
</operation>

<operation id="1144" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:769  %tmp_413_6 = xor i1 %tmp_1602, true

]]></Node>
<StgValue><ssdm name="tmp_413_6"/></StgValue>
</operation>

<operation id="1145" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:770  %overflow_18_6 = and i1 %brmerge_i_i7_6, %tmp_413_6

]]></Node>
<StgValue><ssdm name="overflow_18_6"/></StgValue>
</operation>

<operation id="1146" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:771  %brmerge40_demorgan_i_216 = and i1 %tmp_1605, %deleted_ones_9_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_216"/></StgValue>
</operation>

<operation id="1147" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:772  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_216

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1148" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:773  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1149" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:774  %underflow_18_6 = and i1 %tmp_1602, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_18_6"/></StgValue>
</operation>

<operation id="1150" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:775  %brmerge_i_i_i9_6 = or i1 %underflow_18_6, %overflow_18_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_6"/></StgValue>
</operation>

<operation id="1151" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:848  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1152" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:776  %tmp28 = or i1 %brmerge40_demorgan_i_216, %tmp_413_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:777  %underflow_18_not_6 = or i1 %tmp28, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_18_not_6"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:778  %p_Val2_128_mux_6 = select i1 %brmerge_i_i_i9_6, i8 127, i8 %p_Val2_128_6

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_6"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:779  %p_Val2_128_6_371 = select i1 %underflow_18_6, i8 -128, i8 %p_Val2_128_6

]]></Node>
<StgValue><ssdm name="p_Val2_128_6_371"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:780  %this_assign_52_1_6 = select i1 %underflow_18_not_6, i8 %p_Val2_128_mux_6, i8 %p_Val2_128_6_371

]]></Node>
<StgValue><ssdm name="this_assign_52_1_6"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:781  store i8 %this_assign_52_1_6, i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:849  %tmp_400_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_7_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_7"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:850  %tmp_400_7_cast = sext i14 %tmp_400_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_7_cast"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:851  %tmp_401_7 = sext i16 %rr_1_V_109 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_7"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:852  %p_Val2_126_7 = add i17 %tmp_401_7, %tmp_400_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_7"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:853  %tmp_1612 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1612"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:854  %p_Val2_127_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_7"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:856  %tmp_404_7 = zext i1 %tmp_1613 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_7"/></StgValue>
</operation>

<operation id="1165" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:857  %tmp_1614 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1614"/></StgValue>
</operation>

<operation id="1166" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:858  %p_Val2_128_7 = add i8 %tmp_404_7, %p_Val2_127_7

]]></Node>
<StgValue><ssdm name="p_Val2_128_7"/></StgValue>
</operation>

<operation id="1167" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:859  %tmp_1615 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1615"/></StgValue>
</operation>

<operation id="1168" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:860  %tmp_408_7 = xor i1 %tmp_1615, true

]]></Node>
<StgValue><ssdm name="tmp_408_7"/></StgValue>
</operation>

<operation id="1169" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:861  %carry_32_7 = and i1 %tmp_1614, %tmp_408_7

]]></Node>
<StgValue><ssdm name="carry_32_7"/></StgValue>
</operation>

<operation id="1170" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:863  %p_Result_229_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_229_7"/></StgValue>
</operation>

<operation id="1171" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:864  %Range2_all_ones_9_7 = icmp eq i2 %p_Result_229_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_7"/></StgValue>
</operation>

<operation id="1172" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:865  %p_Result_230_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_230_7"/></StgValue>
</operation>

<operation id="1173" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:866  %Range1_all_ones_9_7 = icmp eq i3 %p_Result_230_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_7"/></StgValue>
</operation>

<operation id="1174" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:867  %Range1_all_zeros_9_7 = icmp eq i3 %p_Result_230_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:862  %tmp_1616 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1616"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:868  %deleted_zeros_9_7 = select i1 %carry_32_7, i1 %Range1_all_ones_9_7, i1 %Range1_all_zeros_9_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_7"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:869  %tmp_411_7 = xor i1 %tmp_1616, true

]]></Node>
<StgValue><ssdm name="tmp_411_7"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:870  %p_41_i_i_7 = and i1 %Range2_all_ones_9_7, %tmp_411_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:871  %deleted_ones_9_7 = select i1 %carry_32_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_9_7

]]></Node>
<StgValue><ssdm name="deleted_ones_9_7"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:872  %p_38_i_i_7 = and i1 %carry_32_7, %Range1_all_ones_9_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:873  %p_not_i_i9_7 = xor i1 %deleted_zeros_9_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_7"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:874  %brmerge_i_i7_7 = or i1 %tmp_1615, %p_not_i_i9_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_7"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:875  %tmp_413_7 = xor i1 %tmp_1612, true

]]></Node>
<StgValue><ssdm name="tmp_413_7"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:876  %overflow_18_7 = and i1 %brmerge_i_i7_7, %tmp_413_7

]]></Node>
<StgValue><ssdm name="overflow_18_7"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:877  %brmerge40_demorgan_i_218 = and i1 %tmp_1615, %deleted_ones_9_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_218"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:878  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_218

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:879  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:880  %underflow_18_7 = and i1 %tmp_1612, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_18_7"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:881  %brmerge_i_i_i9_7 = or i1 %underflow_18_7, %overflow_18_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1190" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:882  %tmp32 = or i1 %brmerge40_demorgan_i_218, %tmp_413_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1191" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:883  %underflow_18_not_7 = or i1 %tmp32, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_18_not_7"/></StgValue>
</operation>

<operation id="1192" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:884  %p_Val2_128_mux_7 = select i1 %brmerge_i_i_i9_7, i8 127, i8 %p_Val2_128_7

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_7"/></StgValue>
</operation>

<operation id="1193" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:885  %p_Val2_128_7_373 = select i1 %underflow_18_7, i8 -128, i8 %p_Val2_128_7

]]></Node>
<StgValue><ssdm name="p_Val2_128_7_373"/></StgValue>
</operation>

<operation id="1194" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:886  %this_assign_52_1_7 = select i1 %underflow_18_not_7, i8 %p_Val2_128_mux_7, i8 %p_Val2_128_7_373

]]></Node>
<StgValue><ssdm name="this_assign_52_1_7"/></StgValue>
</operation>

<operation id="1195" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:887  store i8 %this_assign_52_1_7, i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:889  br label %.preheader62.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1197" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten11 = phi i14 [ %indvar_flatten_next1_8, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="1198" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i10 [ %arrayNo_mid2_v, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1199" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten12 = phi i6 [ %indvar_flatten_next1_7, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="1200" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %j_1 = phi i3 [ %j_1_cast_mid2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1201" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %k_1 = phi i3 [ %k_3, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1202" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten15 = icmp eq i14 %indvar_flatten11, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="1203" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next1_8 = add i14 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_8"/></StgValue>
</operation>

<operation id="1204" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten15, label %2, label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61:0  %i_3 = add i10 1, %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader61:2  %exitcond_flatten16 = icmp eq i6 %indvar_flatten12, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader61:3  %j_1_mid = select i1 %exitcond_flatten16, i3 0, i3 %j_1

]]></Node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader61:4  %arrayNo_mid2_v = select i1 %exitcond_flatten16, i10 %i_3, i10 %i_1

]]></Node>
<StgValue><ssdm name="arrayNo_mid2_v"/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="3" op_0_bw="10">
<![CDATA[
.preheader61:5  %tmp_1530 = trunc i10 %arrayNo_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_1530"/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61:6  %newIndex78_cast_mid2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %arrayNo_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex78_cast_mid2"/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:9  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten16, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader61:10  %exitcond24 = icmp eq i3 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="1213" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:11  %exitcond_mid = and i1 %exitcond24, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1214" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:13  %tmp_540 = or i1 %exitcond_mid, %exitcond_flatten16

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1215" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader61:14  %k_1_mid2 = select i1 %tmp_540, i3 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="1216" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge68:2  %indvar_flatten21_op = add i6 %indvar_flatten12, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1217" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge68:3  %indvar_flatten_next1_7 = select i1 %exitcond_flatten16, i6 1, i6 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1218" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader61:12  %j_3 = add i3 1, %j_1_mid

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="1219" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader61:15  %j_1_cast_mid2 = select i1 %exitcond_mid, i3 %j_3, i3 %j_1_mid

]]></Node>
<StgValue><ssdm name="j_1_cast_mid2"/></StgValue>
</operation>

<operation id="1220" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader61:30  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1221" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge68:0  %empty_374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="1222" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge68:1  %k_3 = add i3 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge68:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader61:7  %tmp_539 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex78_cast_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="10" op_0_bw="9">
<![CDATA[
.preheader61:8  %tmp_1530_cast = zext i9 %tmp_539 to i10

]]></Node>
<StgValue><ssdm name="tmp_1530_cast"/></StgValue>
</operation>

<operation id="1226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="3">
<![CDATA[
.preheader61:16  %j_1_cast_mid2_cast = zext i3 %j_1_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="1227" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61:17  %tmp_541 = add i10 %tmp_1530_cast, %j_1_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="1228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader61:18  %tmp_1534_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_541, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1534_cast"/></StgValue>
</operation>

<operation id="1229" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="3">
<![CDATA[
.preheader61:19  %k_1_cast_cast = zext i3 %k_1_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_1_cast_cast"/></StgValue>
</operation>

<operation id="1230" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader61:20  %tmp_542 = add i12 %tmp_1534_cast, %k_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="1231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="12">
<![CDATA[
.preheader61:21  %tmp_1535_cast = zext i12 %tmp_542 to i32

]]></Node>
<StgValue><ssdm name="tmp_1535_cast"/></StgValue>
</operation>

<operation id="1232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:22  %conv_last_output_V_1_5 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_5"/></StgValue>
</operation>

<operation id="1233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:23  %conv_last_output_V_5_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_5"/></StgValue>
</operation>

<operation id="1234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:24  %conv_last_output_V_0_5 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_5"/></StgValue>
</operation>

<operation id="1235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:25  %conv_last_output_V_4_5 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_5"/></StgValue>
</operation>

<operation id="1236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:26  %conv_last_output_V_7_5 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_5"/></StgValue>
</operation>

<operation id="1237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:27  %conv_last_output_V_2_5 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_5"/></StgValue>
</operation>

<operation id="1238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:28  %conv_last_output_V_3_5 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_5"/></StgValue>
</operation>

<operation id="1239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:29  %conv_last_output_V_6_5 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_1535_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_5"/></StgValue>
</operation>

<operation id="1240" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:32  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_6"/></StgValue>
</operation>

<operation id="1241" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:33  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_6"/></StgValue>
</operation>

<operation id="1242" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:34  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_6"/></StgValue>
</operation>

<operation id="1243" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:35  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_6"/></StgValue>
</operation>

<operation id="1244" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:36  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_6"/></StgValue>
</operation>

<operation id="1245" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:37  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_6"/></StgValue>
</operation>

<operation id="1246" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:38  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_6"/></StgValue>
</operation>

<operation id="1247" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:39  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1248" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:1  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="1249" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader61:31  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:32  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_6"/></StgValue>
</operation>

<operation id="1251" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:33  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_6"/></StgValue>
</operation>

<operation id="1252" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:34  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_6"/></StgValue>
</operation>

<operation id="1253" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:35  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_6"/></StgValue>
</operation>

<operation id="1254" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:36  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_6"/></StgValue>
</operation>

<operation id="1255" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:37  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_6"/></StgValue>
</operation>

<operation id="1256" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:38  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_6"/></StgValue>
</operation>

<operation id="1257" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:39  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_6"/></StgValue>
</operation>

<operation id="1258" st_id="48" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
.preheader61:40  %tmp_109 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_6, i8 %conv_last_output_V_1_6, i8 %conv_last_output_V_2_6, i8 %conv_last_output_V_3_6, i8 %conv_last_output_V_4_6, i8 %conv_last_output_V_5_6, i8 %conv_last_output_V_6_6, i8 %conv_last_output_V_7_6, i3 %tmp_1530)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1259" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader61:41  %tmp_1531 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_109, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1531"/></StgValue>
</operation>

<operation id="1260" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:42  br i1 %tmp_1531, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_1530, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 0, i8* %conv_last_output_V_6_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 0, i8* %conv_last_output_V_5_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 0, i8* %conv_last_output_V_4_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1267" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 0, i8* %conv_last_output_V_3_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 0, i8* %conv_last_output_V_2_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 0, i8* %conv_last_output_V_1_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 0, i8* %conv_last_output_V_0_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 0, i8* %conv_last_output_V_7_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
<literal name="tmp_1530" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_1531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i182:0  br label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1279" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
