Analysis & Synthesis report for pc5
Fri Nov 19 19:44:37 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated
 15. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
 16. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "processor:my_processor|alu:alu1"
 20. Port Connectivity Checks: "processor:my_processor|freqBy2:f1"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 19 19:44:37 2021       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; pc5                                         ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,127                                       ;
;     Total combinational functions  ; 2,167                                       ;
;     Dedicated logic registers      ; 1,008                                       ;
; Total registers                    ; 1008                                        ;
; Total pins                         ; 55                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; pc5                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v                     ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v                      ;         ;
; processor.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v                    ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v                         ;         ;
; freqBy2.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/freqBy2.v                      ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v                         ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/alu.v                          ;         ;
; clkDiv4.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                             ;         ;
; db/altsyncram_ahb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_ahb1.tdf         ;         ;
; mif_outputs/basictestcases.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mif_outputs/basictestcases.mif ;         ;
; db/altsyncram_0jf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_0jf1.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,127                    ;
;                                             ;                          ;
; Total combinational functions               ; 2167                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1902                     ;
;     -- 3 input functions                    ; 220                      ;
;     -- <=2 input functions                  ; 45                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2092                     ;
;     -- arithmetic mode                      ; 75                       ;
;                                             ;                          ;
; Total registers                             ; 1008                     ;
;     -- Dedicated logic registers            ; 1008                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 55                       ;
; Total memory bits                           ; 262144                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; clkDiv4:comb_3|clk_track ;
; Maximum fan-out                             ; 1015                     ;
; Total fan-out                               ; 13387                    ;
; Average fan-out                             ; 4.00                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |skeleton                                 ; 2167 (0)          ; 1008 (0)     ; 262144      ; 0            ; 0       ; 0         ; 55   ; 0            ; |skeleton                                                                             ; skeleton        ; work         ;
;    |clkDiv4:comb_3|                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|clkDiv4:comb_3                                                              ; clkDiv4         ; work         ;
;    |dmem:my_dmem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem                                                                ; dmem            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_0jf1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ; altsyncram_0jf1 ; work         ;
;    |freqBy2:comb_4|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|freqBy2:comb_4                                                              ; freqBy2         ; work         ;
;    |imem:my_imem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                ; imem            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_ahb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated ; altsyncram_ahb1 ; work         ;
;    |processor:my_processor|               ; 779 (359)         ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                      ; processor       ; work         ;
;       |alu:alu1|                          ; 420 (420)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:alu1                                             ; alu             ; work         ;
;    |regfile:my_regfile|                   ; 1384 (1384)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                          ; regfile         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None                             ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; ./mif_outputs/basicTestCases.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+-----------------------------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal                          ;
+-----------------------------------------------+---------------------------------------------+
; processor:my_processor|addressImemReg[12..31] ; Stuck at GND due to stuck port data_in      ;
; regfile:my_regfile|registers[0][31]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][30]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][29]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][28]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][27]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][26]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][19]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][25]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][24]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][23]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][22]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][21]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][20]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][18]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][17]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][16]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 52        ;                                             ;
+-----------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------------------------+---------------------------+----------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------------+---------------------------+----------------------------------------+
; processor:my_processor|addressImemReg[31] ; Stuck at GND              ; regfile:my_regfile|registers[0][31]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[30] ; Stuck at GND              ; regfile:my_regfile|registers[0][30]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[29] ; Stuck at GND              ; regfile:my_regfile|registers[0][29]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[28] ; Stuck at GND              ; regfile:my_regfile|registers[0][28]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[27] ; Stuck at GND              ; regfile:my_regfile|registers[0][27]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[26] ; Stuck at GND              ; regfile:my_regfile|registers[0][26]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[25] ; Stuck at GND              ; regfile:my_regfile|registers[0][25]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[24] ; Stuck at GND              ; regfile:my_regfile|registers[0][24]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[23] ; Stuck at GND              ; regfile:my_regfile|registers[0][23]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[22] ; Stuck at GND              ; regfile:my_regfile|registers[0][22]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[21] ; Stuck at GND              ; regfile:my_regfile|registers[0][21]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[20] ; Stuck at GND              ; regfile:my_regfile|registers[0][20]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[19] ; Stuck at GND              ; regfile:my_regfile|registers[0][19]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[18] ; Stuck at GND              ; regfile:my_regfile|registers[0][18]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[17] ; Stuck at GND              ; regfile:my_regfile|registers[0][17]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[16] ; Stuck at GND              ; regfile:my_regfile|registers[0][16]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[15] ; Stuck at GND              ; regfile:my_regfile|registers[0][15]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[14] ; Stuck at GND              ; regfile:my_regfile|registers[0][14]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[13] ; Stuck at GND              ; regfile:my_regfile|registers[0][13]    ;
;                                           ; due to stuck port data_in ;                                        ;
; processor:my_processor|addressImemReg[12] ; Stuck at GND              ; regfile:my_regfile|registers[0][12]    ;
;                                           ; due to stuck port data_in ;                                        ;
+-------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1008  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 995   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:my_processor|addressImemReg[1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|rd[4]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|dataOperandB[9]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|ctrl_readRegA[4]    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux36                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux29                   ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[2]    ;
; 35:1               ; 4 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector20 ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector27 ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector29 ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector31 ;
; 42:1               ; 4 bits    ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[14]   ;
; 42:1               ; 8 bits    ; 224 LEs       ; 64 LEs               ; 160 LEs                ; No         ; |skeleton|processor:my_processor|data_writeReg[23]   ;
; 43:1               ; 4 bits    ; 112 LEs       ; 36 LEs               ; 76 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[24]   ;
; 44:1               ; 2 bits    ; 58 LEs        ; 18 LEs               ; 40 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[28]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------+
; Parameter Name                     ; Value                            ; Type              ;
+------------------------------------+----------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped           ;
; OPERATION_MODE                     ; ROM                              ; Untyped           ;
; WIDTH_A                            ; 32                               ; Signed Integer    ;
; WIDTHAD_A                          ; 12                               ; Signed Integer    ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer    ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped           ;
; WIDTH_B                            ; 1                                ; Untyped           ;
; WIDTHAD_B                          ; 1                                ; Untyped           ;
; NUMWORDS_B                         ; 1                                ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped           ;
; BYTE_SIZE                          ; 8                                ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped           ;
; INIT_FILE                          ; ./mif_outputs/basicTestCases.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped           ;
; ENABLE_ECC                         ; FALSE                            ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_ahb1                  ; Untyped           ;
+------------------------------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0jf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:alu1"                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isNotEqual ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|freqBy2:f1"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rst     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 1008                        ;
;     CLR               ; 3                           ;
;     ENA CLR           ; 992                         ;
;     SLD               ; 12                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 2167                        ;
;     arith             ; 75                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 64                          ;
;     normal            ; 2092                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 156                         ;
;         4 data inputs ; 1902                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 23.10                       ;
; Average LUT depth     ; 19.07                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 19 19:44:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pc5 -c pc5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 0 design units, including 0 entities, in source file skeleton_test.v
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: signExtender File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/signExtender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/pc.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_5bit.v
    Info (12023): Found entity 1: mux_2_5bit File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1bit.v
    Info (12023): Found entity 1: mux_2_1bit File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file freqby2.v
    Info (12023): Found entity 1: freqBy2 File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/freqBy2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file basic_tb.v
    Info (12023): Found entity 1: basic_tb File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/basic_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv4.v
    Info (12023): Found entity 1: clkDiv4 File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at basic_tb.v(20): created implicit net for "proc_" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/basic_tb.v Line: 20
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(26): instance has no name File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(27): instance has no name File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 27
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "clkDiv4" for hierarchy "clkDiv4:comb_3" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 26
Warning (10230): Verilog HDL assignment warning at clkDiv4.v(16): truncated value with size 3 to match size of target (2) File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v Line: 16
Warning (10230): Verilog HDL assignment warning at clkDiv4.v(30): truncated value with size 32 to match size of target (2) File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v Line: 30
Info (12128): Elaborating entity "freqBy2" for hierarchy "freqBy2:comb_4" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 27
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_outputs/basicTestCases.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahb1.tdf
    Info (12023): Found entity 1: altsyncram_ahb1 File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_ahb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ahb1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ahb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf
    Info (12023): Found entity 1: altsyncram_0jf1 File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_0jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jf1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 84
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at processor.v(104): object "neq" assigned a value but never read File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at processor.v(104): object "lt" assigned a value but never read File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v Line: 104
Warning (10230): Verilog HDL assignment warning at processor.v(154): truncated value with size 32 to match size of target (12) File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v Line: 154
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:alu1" File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v Line: 194
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/alu.v Line: 25
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[31]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[30]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[29]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[28]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[27]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[26]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[25]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[24]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[23]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[22]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[21]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[20]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[19]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[18]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[17]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[16]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[15]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[14]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[13]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[12]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[11]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[10]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[9]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[8]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[7]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[6]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[5]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[4]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[3]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[2]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[1]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[0]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[31]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[30]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[29]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[28]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[27]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[26]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[25]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[24]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[23]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[22]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[21]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[20]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[19]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[18]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[17]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[16]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[15]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[14]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[13]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[12]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[11]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[10]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[9]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[8]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[7]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[6]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[5]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[4]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[3]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[2]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[1]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[0]" feeding internal logic into a wire File: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/output_files/pc5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3278 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3159 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Fri Nov 19 19:44:37 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/output_files/pc5.map.smsg.


