`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: J. Callenes
// 
// Create Date: 06/07/2018 04:21:54 PM
// Design Name: 
// Module Name: ProgCount
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module prog_cntr
  # (parameter CNTR_WIDTH = 32)
  ( input clk,
    input rstn,
    input ld,
    input logic [CNTR_WIDTH-1:0] data,
    output logic [CNTR_WIDTH-1:0] count
  );

    always_ff @(posedge clk) begin
        if (!rstn)
            count <= 0;
        else if (ld)
            count <= data;
        else
            count <= count + 1;
    end
    
endmodule
