

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Thu Jun 13 19:44:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.863 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min |  max |                      Type                     |
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+
    |        2|     1922|  8.000 ns|  7.688 us|    1|  1921|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     104|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      47|     188|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_221_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_278                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_286                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln850_fu_215_p2              |      icmp|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln854_fu_227_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln880_1_fu_297_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln880_2_fu_304_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln880_fu_280_p3            |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          34|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_178_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_189_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   11|         22|
    |axi_data_fu_98                |   9|          2|   30|         60|
    |axi_last_fu_102               |   9|          2|    1|          2|
    |eol_reg_175                   |   9|          2|    1|          2|
    |j_fu_94                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |srcYUV_blk_n                  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   60|        121|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_98           |  30|   0|   30|          0|
    |axi_last_fu_102          |   1|   0|    1|          0|
    |eol_reg_175              |   1|   0|    1|          0|
    |icmp_ln850_reg_355       |   1|   0|    1|          0|
    |j_fu_94                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID    |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA     |   in|   32|        axis|                        s_axis_video_V_data_V|       pointer|
|srcYUV_din             |  out|   30|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_num_data_valid  |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_fifo_cap        |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_full_n          |   in|    1|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_write           |  out|    1|     ap_fifo|                                       srcYUV|       pointer|
|sof_4                  |   in|    1|     ap_none|                                        sof_4|        scalar|
|axi_last_2             |   in|    1|     ap_none|                                   axi_last_2|        scalar|
|axi_data_6             |   in|   30|     ap_none|                                   axi_data_6|        scalar|
|empty                  |   in|   11|     ap_none|                                        empty|        scalar|
|cond                   |   in|    1|     ap_none|                                         cond|        scalar|
|s_axis_video_TREADY    |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    4|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    4|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld         |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_7_out         |  out|   30|      ap_vld|                               axi_data_7_out|       pointer|
|axi_data_7_out_ap_vld  |  out|    1|      ap_vld|                               axi_data_7_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_1"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_strb_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_keep_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video_V_data_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_0, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 17 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_6_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %axi_data_6"   --->   Operation 19 'read' 'axi_data_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 20 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_4"   --->   Operation 21 'read' 'sof_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln825 = store i1 %axi_last_2_read, i1 %axi_last" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 22 'store' 'store_ln825' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln825 = store i30 %axi_data_6_read, i30 %axi_data" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 23 'store' 'store_ln825' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln850 = store i11 0, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 24 'store' 'store_ln850' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln850 = br void %for.body12" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 25 'br' 'br_ln850' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end"   --->   Operation 26 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sof = phi i1 %sof_4_read, void %newFuncRoot, i1 0, void %if.end"   --->   Operation 27 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 28 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln850 = icmp_eq  i11 %j_3, i11 %tmp" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 29 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%j_4 = add i11 %j_3, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 31 'add' 'j_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln850 = br i1 %icmp_ln850, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 32 'br' 'br_ln850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln853 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:853]   --->   Operation 33 'specpipeline' 'specpipeline_ln853' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 34 'specloopname' 'specloopname_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.28ns)   --->   "%or_ln854 = or i1 %sof, i1 %eol" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854]   --->   Operation 35 'or' 'or_ln854' <Predicate = (!icmp_ln850)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %or_ln854, void %if.else, void %if.end" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854]   --->   Operation 36 'br' 'br_ln854' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.07ns)   --->   "%empty_191 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 37 'read' 'empty_191' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast9 = extractvalue i44 %empty_191" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 38 'extractvalue' 'p_cast9' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i44 %empty_191" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 39 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%axi_data_4 = trunc i32 %p_cast9" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 40 'trunc' 'axi_data_4' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln825 = store i1 %axi_last_5, i1 %axi_last" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 41 'store' 'store_ln825' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln825 = store i30 %axi_data_4, i30 %axi_data" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 42 'store' 'store_ln825' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln850 = store i11 %j_4, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 44 'store' 'store_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln850 = br void %for.body12" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 45 'br' 'br_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%axi_data_load = load i30 %axi_data"   --->   Operation 56 'load' 'axi_data_load' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %axi_data_7_out, i30 %axi_data_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln850)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_7 = load i30 %axi_data" [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 46 'load' 'axi_data_7' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 47 'load' 'axi_last_4' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %axi_data_7, i32 20, i32 29" [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:877]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i30 %axi_data_7" [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 49 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.40ns)   --->   "%select_ln880 = select i1 %cond_read, i10 %tmp_s, i10 %trunc_ln63" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 50 'select' 'select_ln880' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %axi_data_7, i32 10, i32 19" [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 51 'partselect' 'tmp_19' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.40ns)   --->   "%select_ln880_1 = select i1 %cond_read, i10 %trunc_ln63, i10 %tmp_19" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 52 'select' 'select_ln880_1' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.40ns)   --->   "%select_ln880_2 = select i1 %cond_read, i10 %tmp_19, i10 %tmp_s" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 53 'select' 'select_ln880_2' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln894_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln880_2, i10 %select_ln880_1, i10 %select_ln880" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894]   --->   Operation 54 'bitconcatenate' 'or_ln894_3' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.46ns)   --->   "%write_ln894 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %srcYUV, i30 %or_ln894_3" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894]   --->   Operation 55 'write' 'write_ln894' <Predicate = (!icmp_ln850)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 010]
axi_data                (alloca             ) [ 011]
axi_last                (alloca             ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
cond_read               (read               ) [ 011]
tmp                     (read               ) [ 000]
axi_data_6_read         (read               ) [ 000]
axi_last_2_read         (read               ) [ 000]
sof_4_read              (read               ) [ 000]
store_ln825             (store              ) [ 000]
store_ln825             (store              ) [ 000]
store_ln850             (store              ) [ 000]
br_ln850                (br                 ) [ 000]
eol                     (phi                ) [ 010]
sof                     (phi                ) [ 010]
j_3                     (load               ) [ 000]
icmp_ln850              (icmp               ) [ 011]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
j_4                     (add                ) [ 000]
br_ln850                (br                 ) [ 000]
specpipeline_ln853      (specpipeline       ) [ 000]
specloopname_ln850      (specloopname       ) [ 000]
or_ln854                (or                 ) [ 010]
br_ln854                (br                 ) [ 000]
empty_191               (read               ) [ 000]
p_cast9                 (extractvalue       ) [ 000]
axi_last_5              (extractvalue       ) [ 000]
axi_data_4              (trunc              ) [ 000]
store_ln825             (store              ) [ 000]
store_ln825             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
store_ln850             (store              ) [ 000]
br_ln850                (br                 ) [ 010]
axi_data_7              (load               ) [ 000]
axi_last_4              (load               ) [ 010]
tmp_s                   (partselect         ) [ 000]
trunc_ln63              (trunc              ) [ 000]
select_ln880            (select             ) [ 000]
tmp_19                  (partselect         ) [ 000]
select_ln880_1          (select             ) [ 000]
select_ln880_2          (select             ) [ 000]
or_ln894_3              (bitconcatenate     ) [ 000]
write_ln894             (write              ) [ 000]
axi_data_load           (load               ) [ 000]
write_ln0               (write              ) [ 000]
write_ln0               (write              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cond">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcYUV">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eol_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axi_data_7_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_7_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="axi_data_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="axi_last_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cond_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="axi_data_6_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="30" slack="0"/>
<pin id="120" dir="0" index="1" bw="30" slack="0"/>
<pin id="121" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_6_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="axi_last_2_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_2_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sof_4_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_4_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_191_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="44" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_191/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln894_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="0" index="2" bw="30" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln894/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln0_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="30" slack="0"/>
<pin id="171" dir="0" index="2" bw="30" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="eol_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="eol_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="sof_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="sof_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln825_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln825/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln825_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="30" slack="0"/>
<pin id="204" dir="0" index="1" bw="30" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln825/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln850_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln850/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_3_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln850_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln850/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln854_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln854/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_cast9_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="44" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_cast9/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="axi_last_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="44" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_last_5/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="axi_data_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="axi_data_4/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln825_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln825/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln825_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="30" slack="0"/>
<pin id="252" dir="0" index="1" bw="30" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln825/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln850_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln850/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="axi_data_7_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="30" slack="1"/>
<pin id="262" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_7/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="axi_last_4_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="30" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln63_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="30" slack="0"/>
<pin id="278" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln880_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln880/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_19_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="30" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln880_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln880_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln880_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln880_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln894_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="30" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="0" index="3" bw="10" slack="0"/>
<pin id="316" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln894_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="axi_data_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="30" slack="0"/>
<pin id="324" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_load/1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="333" class="1005" name="axi_data_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="30" slack="0"/>
<pin id="335" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="axi_data "/>
</bind>
</comp>

<comp id="341" class="1005" name="axi_last_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="348" class="1005" name="cond_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln850_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln850 "/>
</bind>
</comp>

<comp id="362" class="1005" name="axi_last_4_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="159"><net_src comp="88" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="90" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="161" pin=2"/></net>

<net id="195"><net_src comp="130" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="124" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="118" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="112" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="189" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="178" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="136" pin="8"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="136" pin="8"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="233" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="221" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="266" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="260" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="82" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="276" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="287" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="287" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="266" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="86" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="304" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="297" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="280" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="329"><net_src comp="94" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="336"><net_src comp="98" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="344"><net_src comp="102" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="351"><net_src comp="106" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="358"><net_src comp="215" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="263" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="178" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcYUV | {2 }
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: eol_out | {1 }
	Port: axi_data_7_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_4 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_6 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : empty | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cond | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : srcYUV | {}
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln850 : 1
		eol : 1
		sof : 1
		j_3 : 1
		icmp_ln850 : 2
		j_4 : 2
		br_ln850 : 3
		or_ln854 : 2
		br_ln854 : 2
		axi_data_4 : 1
		store_ln825 : 1
		store_ln825 : 2
		store_ln850 : 3
		axi_data_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp_s : 1
		trunc_ln63 : 1
		select_ln880 : 2
		tmp_19 : 1
		select_ln880_1 : 2
		select_ln880_2 : 2
		or_ln894_3 : 3
		write_ln894 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |     select_ln880_fu_280     |    0    |    10   |
|  select  |    select_ln880_1_fu_297    |    0    |    10   |
|          |    select_ln880_2_fu_304    |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln850_fu_215      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    add   |          j_4_fu_221         |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln854_fu_227       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |    cond_read_read_fu_106    |    0    |    0    |
|          |       tmp_read_fu_112       |    0    |    0    |
|   read   | axi_data_6_read_read_fu_118 |    0    |    0    |
|          | axi_last_2_read_read_fu_124 |    0    |    0    |
|          |    sof_4_read_read_fu_130   |    0    |    0    |
|          |    empty_191_read_fu_136    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln894_write_fu_154  |    0    |    0    |
|   write  |    write_ln0_write_fu_161   |    0    |    0    |
|          |    write_ln0_write_fu_168   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|        p_cast9_fu_233       |    0    |    0    |
|          |      axi_last_5_fu_237      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      axi_data_4_fu_241      |    0    |    0    |
|          |      trunc_ln63_fu_276      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_s_fu_266        |    0    |    0    |
|          |        tmp_19_fu_287        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      or_ln894_3_fu_311      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    68   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| axi_data_reg_333 |   30   |
|axi_last_4_reg_362|    1   |
| axi_last_reg_341 |    1   |
| cond_read_reg_348|    1   |
|    eol_reg_175   |    1   |
|icmp_ln850_reg_355|    1   |
|     j_reg_326    |   11   |
|    sof_reg_186   |    1   |
+------------------+--------+
|       Total      |   47   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   68   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   68   |
+-----------+--------+--------+
