v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42600 48300 1 0 0 input-1.sym
{
T 42600 48600 5 10 0 0 0 0 1
device=INPUT
T 42300 48300 5 10 1 1 0 0 1
refdes=IN1
}
C 49600 48100 1 0 0 output-1.sym
{
T 49700 48400 5 10 0 0 0 0 1
device=OUTPUT
T 50400 48100 5 10 1 1 0 0 1
refdes=OUT1
}
C 46100 48300 1 0 0 resistor-2.sym
{
T 46500 48650 5 10 0 0 0 0 1
device=RESISTOR
T 46300 48600 5 10 1 1 0 0 1
refdes=R10
T 46300 48100 5 10 1 1 0 0 1
value=33k
}
C 46100 49200 1 0 0 capacitor-1.sym
{
T 46300 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 46300 50100 5 10 0 0 0 0 1
symversion=0.1
T 46400 49700 5 10 1 1 0 0 1
refdes=C2
T 46300 49000 5 10 1 1 0 0 1
value=2.2n
}
C 47800 47500 1 0 0 ground.sym
C 47800 48700 1 0 0 vcc-1.sym
{
T 47800 48700 5 10 0 0 0 0 1
device=POWER
T 47800 48700 5 10 0 0 0 0 1
refdes=Vcc5
T 48100 48700 5 10 1 1 0 0 1
value=9V
}
N 48000 48700 48000 48600 4
N 47500 48000 47500 47400 4
N 47500 47400 48600 47400 4
N 48600 48200 48500 48200 4
N 48600 49400 47000 49400 4
N 45700 48400 46100 48400 4
N 46100 49400 45900 49400 4
N 45900 49400 45900 48400 4
N 47000 48400 47500 48400 4
C 47200 47200 1 90 0 capacitor-1.sym
{
T 46500 47400 5 10 0 0 90 0 1
device=CAPACITOR
T 46300 47400 5 10 0 0 90 0 1
symversion=0.1
T 46700 47500 5 10 1 1 90 0 1
refdes=C10
T 47400 47500 5 10 1 1 90 0 1
value=1.2n
}
C 46500 47000 1 90 0 vdd-1.sym
{
T 46500 47000 5 10 0 0 90 0 1
device=POWER
T 46500 47000 5 10 0 0 90 0 1
refdes=Vdd7
T 46500 47300 5 10 1 1 90 0 1
value=4.5V
}
N 46500 47200 47000 47200 4
N 47000 48100 47000 48400 4
C 47500 47800 1 0 0 opamp-1.sym
{
T 48200 48600 5 10 0 0 0 0 1
device=OPAMP
T 48200 49200 5 10 0 0 0 0 1
symversion=0.1
T 47500 47800 5 10 0 1 0 0 1
value=Vcc=10,Vee=-10,A=1e5
T 48200 48400 5 10 1 1 0 0 1
refdes=U2A
}
C 44800 48300 1 0 0 resistor-2.sym
{
T 45000 48600 5 10 1 1 0 0 1
refdes=R9
T 45000 48100 5 10 1 1 0 0 1
value=33k
T 45200 48650 5 10 0 0 0 0 1
device=RESISTOR
}
N 48600 47400 48600 49400 4
N 48600 48200 49600 48200 4
N 43400 48400 44800 48400 4
