
*** Running vivado
    with args -log registerFile.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source registerFile.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source registerFile.tcl -notrace
Command: synth_design -top registerFile -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1524
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'registerFile' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:74]
INFO: [Synth 8-3491] module 'decoder_mux' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/decoder.vhd:34' bound to instance 'decoder' of component 'decoder_mux' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:191]
INFO: [Synth 8-638] synthesizing module 'decoder_mux' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/decoder.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'decoder_mux' (1#1) [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/decoder.vhd:71]
INFO: [Synth 8-3491] module 'mux2_32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux2_32.vhd:34' bound to instance 'mux2_32bit' of component 'mux2_32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mux2_32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux2_32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux2_32' (2#1) [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux2_32.vhd:42]
WARNING: [Synth 8-506] null port 'src' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:136]
WARNING: [Synth 8-506] null port 'in0' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:137]
WARNING: [Synth 8-506] null port 'in1' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:138]
WARNING: [Synth 8-506] null port 'in2' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:139]
WARNING: [Synth 8-506] null port 'in3' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:140]
WARNING: [Synth 8-506] null port 'in4' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:141]
WARNING: [Synth 8-506] null port 'in5' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:142]
WARNING: [Synth 8-506] null port 'in6' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:143]
WARNING: [Synth 8-506] null port 'in7' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:144]
WARNING: [Synth 8-506] null port 'in8' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:145]
WARNING: [Synth 8-506] null port 'in9' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:146]
WARNING: [Synth 8-506] null port 'in10' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:147]
WARNING: [Synth 8-506] null port 'in11' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:148]
WARNING: [Synth 8-506] null port 'in12' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:149]
WARNING: [Synth 8-506] null port 'in13' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:150]
WARNING: [Synth 8-506] null port 'in14' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:151]
WARNING: [Synth 8-506] null port 'in15' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:152]
WARNING: [Synth 8-506] null port 'in16' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:153]
WARNING: [Synth 8-506] null port 'in17' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:154]
WARNING: [Synth 8-506] null port 'in18' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:155]
WARNING: [Synth 8-506] null port 'in19' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:156]
WARNING: [Synth 8-506] null port 'in20' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:157]
WARNING: [Synth 8-506] null port 'in21' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:158]
WARNING: [Synth 8-506] null port 'in22' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:159]
WARNING: [Synth 8-506] null port 'in23' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:160]
WARNING: [Synth 8-506] null port 'in24' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:161]
WARNING: [Synth 8-506] null port 'in25' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:162]
WARNING: [Synth 8-506] null port 'in26' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:163]
WARNING: [Synth 8-506] null port 'in27' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:164]
WARNING: [Synth 8-506] null port 'in28' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:165]
WARNING: [Synth 8-506] null port 'in29' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:166]
WARNING: [Synth 8-506] null port 'in30' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:167]
WARNING: [Synth 8-506] null port 'in31' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:168]
WARNING: [Synth 8-506] null port 'z' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:169]
INFO: [Synth 8-3491] module 'mux32_32bit' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:34' bound to instance 'mux32_1' of component 'mux32_32bit' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:234]
INFO: [Synth 8-638] synthesizing module 'mux32_32bit' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:72]
WARNING: [Synth 8-506] null port 'src' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:35]
WARNING: [Synth 8-506] null port 'in0' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:36]
WARNING: [Synth 8-506] null port 'in1' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:37]
WARNING: [Synth 8-506] null port 'in2' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:38]
WARNING: [Synth 8-506] null port 'in3' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:39]
WARNING: [Synth 8-506] null port 'in4' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:40]
WARNING: [Synth 8-506] null port 'in5' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:41]
WARNING: [Synth 8-506] null port 'in6' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:42]
WARNING: [Synth 8-506] null port 'in7' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:43]
WARNING: [Synth 8-506] null port 'in8' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:44]
WARNING: [Synth 8-506] null port 'in9' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:45]
WARNING: [Synth 8-506] null port 'in10' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:46]
WARNING: [Synth 8-506] null port 'in11' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:47]
WARNING: [Synth 8-506] null port 'in12' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:48]
WARNING: [Synth 8-506] null port 'in13' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:49]
WARNING: [Synth 8-506] null port 'in14' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:50]
WARNING: [Synth 8-506] null port 'in15' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:51]
WARNING: [Synth 8-506] null port 'in16' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:52]
WARNING: [Synth 8-506] null port 'in17' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:53]
WARNING: [Synth 8-506] null port 'in18' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:54]
WARNING: [Synth 8-506] null port 'in19' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:55]
WARNING: [Synth 8-506] null port 'in20' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:56]
WARNING: [Synth 8-506] null port 'in21' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:57]
WARNING: [Synth 8-506] null port 'in22' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:58]
WARNING: [Synth 8-506] null port 'in23' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:59]
WARNING: [Synth 8-506] null port 'in24' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:60]
WARNING: [Synth 8-506] null port 'in25' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:61]
WARNING: [Synth 8-506] null port 'in26' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:62]
WARNING: [Synth 8-506] null port 'in27' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:63]
WARNING: [Synth 8-506] null port 'in28' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:64]
WARNING: [Synth 8-506] null port 'in29' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:65]
WARNING: [Synth 8-506] null port 'in30' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:66]
WARNING: [Synth 8-506] null port 'in31' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:67]
WARNING: [Synth 8-506] null port 'z' ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:68]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:93]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:94]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:95]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:96]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:97]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:98]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:99]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:100]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:101]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:102]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:103]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:104]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:105]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:106]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:107]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:108]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:109]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:110]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:111]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:112]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:113]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:114]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:115]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:116]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:117]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:118]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:119]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:120]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:121]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:122]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:123]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 0 wide and choice expression is 5 wide [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:124]
WARNING: [Synth 8-153] case item 5'b00010 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b00011 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b00100 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b00101 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b00110 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b00111 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01000 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01001 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01010 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01011 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01100 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01101 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01110 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b01111 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10000 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10001 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10010 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10011 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10100 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10101 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10110 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b10111 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11000 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11001 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11010 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11011 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11100 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11101 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11110 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
WARNING: [Synth 8-153] case item 5'b11111 will never be executed [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'mux32_32bit' (3#1) [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/mux32_32bit.vhd:72]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:235]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:236]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:237]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:238]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:239]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:240]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:241]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:242]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:243]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:244]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:245]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:246]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:247]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:248]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:249]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:250]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:251]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:252]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:253]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:254]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:255]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:256]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:257]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:258]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:259]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:260]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:261]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:262]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:263]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:264]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:265]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:266]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:267]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:268]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg00' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:271]
INFO: [Synth 8-638] synthesizing module 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'register32' (4#1) [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:43]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg01' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:278]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg02' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:285]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg03' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:292]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg04' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:299]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg05' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:306]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg06' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:313]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg07' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:320]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg08' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:327]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg09' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:334]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg10' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:341]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg11' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:348]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg12' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:355]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg13' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:362]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg14' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:369]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg15' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:376]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg16' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:383]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg17' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:390]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg18' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:397]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg19' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:404]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg20' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:411]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg21' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:418]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg22' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:425]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg23' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:432]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg24' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:439]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg25' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:446]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg26' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:453]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg27' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:460]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg28' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:467]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg29' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:474]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg30' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:481]
INFO: [Synth 8-3491] module 'register32' declared at 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register32.vhd:34' bound to instance 'reg31' of component 'register32' [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:488]
INFO: [Synth 8-256] done synthesizing module 'registerFile' (5#1) [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:74]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT5 |    32|
|3     |LUT6 |    32|
|4     |FDRE |  1024|
|5     |IBUF |    39|
|6     |OBUF |  1024|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |  2152|
|2     |  reg00   |register32    |    33|
|3     |  reg01   |register32_0  |    33|
|4     |  reg02   |register32_1  |    33|
|5     |  reg03   |register32_2  |    33|
|6     |  reg04   |register32_3  |    33|
|7     |  reg05   |register32_4  |    33|
|8     |  reg06   |register32_5  |    33|
|9     |  reg07   |register32_6  |    33|
|10    |  reg08   |register32_7  |    33|
|11    |  reg09   |register32_8  |    33|
|12    |  reg10   |register32_9  |    33|
|13    |  reg11   |register32_10 |    33|
|14    |  reg12   |register32_11 |    33|
|15    |  reg13   |register32_12 |    33|
|16    |  reg14   |register32_13 |    33|
|17    |  reg15   |register32_14 |    33|
|18    |  reg16   |register32_15 |    33|
|19    |  reg17   |register32_16 |    33|
|20    |  reg18   |register32_17 |    33|
|21    |  reg19   |register32_18 |    33|
|22    |  reg20   |register32_19 |    33|
|23    |  reg21   |register32_20 |    33|
|24    |  reg22   |register32_21 |    33|
|25    |  reg23   |register32_22 |    33|
|26    |  reg24   |register32_23 |    33|
|27    |  reg25   |register32_24 |    33|
|28    |  reg26   |register32_25 |    33|
|29    |  reg27   |register32_26 |    33|
|30    |  reg28   |register32_27 |    33|
|31    |  reg29   |register32_28 |    33|
|32    |  reg30   |register32_29 |    33|
|33    |  decoder |decoder_mux   |    31|
|34    |  reg31   |register32_30 |    34|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.043 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1012.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.runs/synth_1/registerFile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file registerFile_utilization_synth.rpt -pb registerFile_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 15:03:18 2020...
