Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_AES_Encrypt_axi_top glbl -Oenable_linking_all_libraries -prj AES_Encrypt_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s AES_Encrypt_axi 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_s_OUTPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_MixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AES_Encrypt_axi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_ctx_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_ctx_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_regslice_both
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_s_INPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_s_box_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_s_box_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_ShiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_ShiftRows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_SubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.AES_Encrypt_axi_s_box_ROM_AUTO_1...
Compiling module xil_defaultlib.AES_Encrypt_axi_ctx_RAM_AUTO_1R1...
Compiling module xil_defaultlib.AES_Encrypt_axi_KeyExpansion
Compiling module xil_defaultlib.AES_Encrypt_axi_AddRoundKey
Compiling module xil_defaultlib.AES_Encrypt_axi_SubBytes
Compiling module xil_defaultlib.AES_Encrypt_axi_ShiftRows
Compiling module xil_defaultlib.AES_Encrypt_axi_MixColumns
Compiling module xil_defaultlib.AES_Encrypt_axi_CONTROL_BUS_s_ax...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_AES_Encrypt_axi_top
Compiling module work.glbl
Built simulation snapshot AES_Encrypt_axi
