/*
 * This file and its contents are supplied under the terms of the
 * Common Development and Distribution License ("CDDL"), version 1.0.
 * You may only use this file in accordance with the terms of version
 * 1.0 of the CDDL.
 *
 * A full copy of the text of the CDDL should have accompanied this
 * source.  A copy of the CDDL is also available via the Internet at
 * http://www.illumos.org/license/CDDL.
 */

#ifndef _CPU_ASM_H
#define	_CPU_ASM_H

#ifdef __cplusplus
extern "C" {
#endif

/*
 * The ARM CPU has various states, mostly entered on exception
 */
#define	CPU_MODE_USR	0x10	/* User mode */
#define	CPU_MODE_FIQ	0x11	/* Fast interrupt */
#define	CPU_MODE_IRQ	0x12	/* Interrupt */
#define	CPU_MODE_SVC	0x13	/* Supervisor */
#define	CPU_MODE_MON	0x16	/* Monitor (security extension) */
#define	CPU_MODE_ABT	0x17	/* Abort (memory/insn access or breakpoint) */
#define	CPU_MODE_HYP	0x1a	/* Hypervisor mode */
#define	CPU_MODE_UND	0x1b	/* Undefined instruction */
#define	CPU_MODE_SYS	0x1f	/* System */

#define CPU_MODE_MASK	0x1f

/*
 * ARM Exceptions (by their index in the exception vector)
 */
#define	ARM_EXCPT_RESET		0
#define	ARM_EXCPT_UNDINS	1
#define	ARM_EXCPT_SVC		2
#define	ARM_EXCPT_PREFETCH	3
#define	ARM_EXCPT_DATA		4
#define	ARM_EXCPT_RESERVED	5
#define	ARM_EXCPT_IRQ		6
#define	ARM_EXCPT_FIQ		7
#define	ARM_EXCPT_NUM		8

#define	ARM_SCTLR_C		0x0004
#define	ARM_SCTLR_Z		0x0800
#define	ARM_SCTLR_I		0x1000

#ifdef	_ASM
#define	CP15_sctlr(reg)		p15, 0, reg, c1, c0, 0
#define	CP15_actlr(reg)		p15, 0, reg, c1, c0, 1
#define	CP15_cpacr(reg)		p15, 0, reg, c1, c0, 2

#define	CP15_ctr(reg)		p15, 0, reg, c0, c0, 1

#define	CP15_read_csidr(reg)	p15, 1, reg, c0, c0, 0
#define	CP15_read_clidr(reg)	p15, 1, reg, c0, c0, 1

#define	CP15_write_cssr(reg)	p15, 2, reg, c0, c0, 0

#define	CP15_inval_icache(reg)	p15, 0, reg, c7, c5, 0
#define	CP15_BPIALL(reg)	p15, 0, reg, c7, c5, 6
#define	CP15_ICIMVAU(reg)	p15, 0, reg, c7, c5, 1
#define	CP15_DCCMVAC(reg)	p15, 0, reg, c7, c10, 1
#define	CP15_DCCMVAU(reg)	p15, 0, reg, c7, c11, 1
#define	CP15_DCCISW(reg)	p15, 0, reg, c7, c14, 2
#define	CP15_DCCSW(reg)		p15, 0, reg, c7, c10, 2
#define	CP15_DCISW(reg)		p15, 0, reg, c7, c6, 2
#define	CP15_TLBIALL(reg)	p15, 0, reg, c8, c7, 0

#define	CP15_TTBCR(reg)		p15, 0, reg, c2, c0, 2
#define	CP15_TTBR0(reg)		p15, 0, reg, c2, c0, 0
#define	CP15_DACR(reg)		p15, 0, reg, c3, c0, 0

#define	CP15_TPIDRPRW(reg)	p15, 0, reg, c13, c0, 4

#define	CP15_MIDR(reg)		p15, 0, reg, c0, c0, 0
#define	CP15_IDPFR0(reg)	p15, 0, reg, c0, c1, 0
#define	CP15_IDPFR1(reg)	p15, 0, reg, c0, c1, 1
#define	CP15_IDDFR0(reg)	p15, 0, reg, c0, c1, 2
#define	CP15_IDMMFR0(reg)	p15, 0, reg, c0, c1, 4
#define	CP15_IDMMFR1(reg)	p15, 0, reg, c0, c1, 5
#define	CP15_IDMMFR2(reg)	p15, 0, reg, c0, c1, 6
#define	CP15_IDMMFR3(reg)	p15, 0, reg, c0, c1, 7
#define	CP15_IDISAR0(reg)	p15, 0, reg, c0, c2, 0
#define	CP15_IDISAR1(reg)	p15, 0, reg, c0, c2, 1
#define	CP15_IDISAR2(reg)	p15, 0, reg, c0, c2, 2
#define	CP15_IDISAR3(reg)	p15, 0, reg, c0, c2, 3
#define	CP15_IDISAR4(reg)	p15, 0, reg, c0, c2, 4
#define	CP15_IDISAR5(reg)	p15, 0, reg, c0, c2, 5

#define	CP15_ATS1CPR(reg)	p15, 0, reg, c7, c8, 0
#define	CP15_PAR(reg)		p15, 0, reg, c7, c4, 0
#define	CP15_CNTPCT(reg, reg2)	p15, 0, reg, reg2, c14
#endif

#ifdef __cplusplus
}
#endif

#endif /* _CPU_ASM_H */
