module shiftreg 
#(parameter N = 8)
(
	input clk,
	input reset, load,
	input sin,
	input [N-1:0] d,
	output reg [N-1:0] q,
	output sout
);

always @ ((posedge clk, posedge reset)
	if (reset) 
		q <= 0;
	else if (load) 
		q <= d;
	else 
		q <= {q[Nâ€“2:0], sin};
		
assign sout = q[Nâ€“1];

endmodule