[Configuration]

EmulatorType: OCELOT
Schedule: Sun Dec 18 04:26:17 UTC 2022

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 1:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes




[Simulator Time]
Time Taken		=	0 : 7 minutes
Total Instructions executed : 7968
Instructions per Second	=	1.0027686886483766 KIPS		
****************************************************************************
TOTAL INSTRUCTIONS = 7968
TOTAL CYCLES = 3168
TOTAL INSTRUCTIONS PER CYCLE = 2.515151515151515
**************************************************************************** 

[Memory System Statistics]

[Per core statistics]

iCacheRequests are zero for SM 0 of TPC 0
SM : 0 of TPC : 0
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 1
SM : 0 of TPC : 1
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 2
SM : 0 of TPC : 2
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 3
SM : 0 of TPC : 3
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 4
SM : 0 of TPC : 4
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 5
SM : 0 of TPC : 5
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 6
SM : 0 of TPC : 6
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 7
SM : 0 of TPC : 7
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 8
SM : 0 of TPC : 8
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 9
SM : 0 of TPC : 9
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 10
SM : 0 of TPC : 10
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 11
SM : 0 of TPC : 11
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 12
SM : 0 of TPC : 12
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 13
SM : 0 of TPC : 13
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 14
SM : 0 of TPC : 14
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 15
SM : 0 of TPC : 15
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 5
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 16
SM : 0 of TPC : 16
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 17
SM : 0 of TPC : 17
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 18
SM : 0 of TPC : 18
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 19
SM : 0 of TPC : 19
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
****************************************************************************
Cache details
Total Instruction Cache Access 0
Total Instruction Cache Misses 80

Total Constant Cache Access 0
Total Constant Cache Misses 2048

Total Shared Cache Access 0
Total Shared Cache Misses 0

****************************************************************************


[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 
coreCyclesTaken is shown to zero


core[0][0].iCache	345.9456	1.6982	347.6438	5
core[0][0].dCache	345.9456	43.4743	389.4199	128
core[0][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[0][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[0][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[0][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[0][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[0][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[1][0].iCache	345.9456	1.6982	347.6438	5
core[1][0].dCache	345.9456	43.4743	389.4199	128
core[1][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[1][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[1][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[1][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[1][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[1][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[2][0].iCache	345.9456	1.6982	347.6438	5
core[2][0].dCache	345.9456	43.4743	389.4199	128
core[2][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[2][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[2][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[2][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[2][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[2][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[3][0].iCache	345.9456	1.6982	347.6438	5
core[3][0].dCache	345.9456	43.4743	389.4199	128
core[3][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[3][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[3][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[3][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[3][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[3][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[4][0].iCache	345.9456	1.6982	347.6438	5
core[4][0].dCache	345.9456	43.4743	389.4199	128
core[4][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[4][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[4][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[4][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[4][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[4][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[5][0].iCache	345.9456	1.6982	347.6438	5
core[5][0].dCache	345.9456	43.4743	389.4199	128
core[5][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[5][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[5][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[5][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[5][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[5][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[6][0].iCache	345.9456	1.6982	347.6438	5
core[6][0].dCache	345.9456	43.4743	389.4199	128
core[6][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[6][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[6][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[6][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[6][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[6][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[7][0].iCache	345.9456	1.6982	347.6438	5
core[7][0].dCache	345.9456	43.4743	389.4199	128
core[7][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[7][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[7][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[7][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[7][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[7][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[8][0].iCache	345.9456	1.6982	347.6438	5
core[8][0].dCache	345.9456	43.4743	389.4199	128
core[8][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[8][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[8][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[8][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[8][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[8][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[9][0].iCache	345.9456	1.6982	347.6438	5
core[9][0].dCache	345.9456	43.4743	389.4199	128
core[9][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[9][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[9][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[9][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[9][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[9][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[10][0].iCache	345.9456	1.6982	347.6438	5
core[10][0].dCache	345.9456	43.4743	389.4199	128
core[10][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[10][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[10][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[10][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[10][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[10][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[11][0].iCache	345.9456	1.6982	347.6438	5
core[11][0].dCache	345.9456	43.4743	389.4199	128
core[11][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[11][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[11][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[11][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[11][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[11][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[12][0].iCache	345.9456	1.6982	347.6438	5
core[12][0].dCache	345.9456	43.4743	389.4199	128
core[12][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[12][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[12][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[12][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[12][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[12][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[13][0].iCache	345.9456	1.6982	347.6438	5
core[13][0].dCache	345.9456	43.4743	389.4199	128
core[13][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[13][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[13][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[13][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[13][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[13][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[14][0].iCache	345.9456	1.6982	347.6438	5
core[14][0].dCache	345.9456	43.4743	389.4199	128
core[14][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[14][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[14][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[14][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[14][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[14][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[15][0].iCache	345.9456	1.6982	347.6438	5
core[15][0].dCache	345.9456	43.4743	389.4199	128
core[15][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[15][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[15][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[15][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[15][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[15][0].total	2018.0160	45.1725	2063.1885	0
coreCyclesTaken is shown to zero


core[16][0].iCache	345.9456	0.0000	345.9456	0
core[16][0].dCache	345.9456	0.0000	345.9456	0
core[16][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[16][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[16][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[16][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[16][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[16][0].total	2018.0160	0.0000	2018.0160	0
coreCyclesTaken is shown to zero


core[17][0].iCache	345.9456	0.0000	345.9456	0
core[17][0].dCache	345.9456	0.0000	345.9456	0
core[17][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[17][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[17][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[17][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[17][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[17][0].total	2018.0160	0.0000	2018.0160	0
coreCyclesTaken is shown to zero


core[18][0].iCache	345.9456	0.0000	345.9456	0
core[18][0].dCache	345.9456	0.0000	345.9456	0
core[18][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[18][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[18][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[18][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[18][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[18][0].total	2018.0160	0.0000	2018.0160	0
coreCyclesTaken is shown to zero


core[19][0].iCache	345.9456	0.0000	345.9456	0
core[19][0].dCache	345.9456	0.0000	345.9456	0
core[19][0].pipeline.regFile	1136.6784	0.0000	1136.6784	0
core[19][0].pipeline.FuncUnit.decoder	189.4464	0.0000	189.4464	0
core[19][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[19][0].pipeline.resultsBroadcastBus	189.4464	0.0000	189.4464	0
core[19][0].pipeline.total	1326.1248	0.0000	1326.1248	0
core[19][0].total	2018.0160	0.0000	2018.0160	0


coreEnergy.total	40360.3200	722.7596	41083.0796	0


L2	2087.8588	0.0000	2087.8588	0
L2[0]	2087.8588	0.0000	2087.8588	0


sharedCacheEnergy.total	4175.7175	0.0000	4175.7175	0


MainMemoryDRAMController[0]	594.6336	0.0000	594.6336	0
MainMemoryDRAMController[1]	594.6336	0.0000	594.6336	0

mainMemoryControllerEnergy.total	1189.2672	0.0000	1189.2672	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	45725.3047	722.7596	46448.0643	0
