#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  9 20:10:18 2025
# Process ID: 1103558
# Current directory: /home/trinh/sdr/project/sdr.runs/synth_1
# Command line: vivado -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: /home/trinh/sdr/project/sdr.runs/synth_1/system_top.vds
# Journal file: /home/trinh/sdr/project/sdr.runs/synth_1/vivado.jou
# Running On: trinh-Latitude-3540, OS: Linux, CPU Frequency: 3583.938 MHz, CPU Physical cores: 10, Host memory: 16439 MB
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trinh/sdr/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top system_top -part xczu2eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Device 21-403] Loading part xczu2eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1103597
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.316 ; gain = 282.746 ; free physical = 1754 ; free virtual = 23617
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2453]
INFO: [Synth 8-11241] undeclared symbol 'dac_sync', assumed default net type 'wire' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:385]
INFO: [Synth 8-11241] undeclared symbol 'response_dest_partial', assumed default net type 'wire' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:135]
INFO: [Synth 8-11241] undeclared symbol 'src_req_spltr_valid', assumed default net type 'wire' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1055]
INFO: [Synth 8-11241] undeclared symbol 'src_req_spltr_ready', assumed default net type 'wire' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1056]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/trinh/sdr/project/sdr.srcs/sources_1/imports/hdl/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_VCC_1_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_VCC_1_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_lvds_if' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75826]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75826]
INFO: [Synth 8-6157] synthesizing module 'IDDRE1' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75657]
INFO: [Synth 8-6155] done synthesizing module 'IDDRE1' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75657]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ODDRE1' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96754]
INFO: [Synth 8-6155] done synthesizing module 'ODDRE1' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96754]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_lvds_if' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_tdd_control.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_datafmt.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39745]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39745]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO' [/opt/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39628]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39628]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO' (0#1) [/opt/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:140]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:43]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_2.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_1.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:79]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:356]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_symb_op' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7071] port 'dac_symb_8_16b' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7071] port 'dac_ext_sync_arm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7071] port 'dac_ext_sync_disarm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7071] port 'dac_ext_sync_manual_req' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7071] port 'up_dac_r1_mode' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 52 connections declared, but only 46 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:379]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/7689/_1/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/7689/_1/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361.v:38]
WARNING: [Synth 8-7071] port 'rx_clk_in' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7071] port 'rx_frame_in' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7071] port 'rx_data_in' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7071] port 'tx_clk_out' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7071] port 'tx_frame_out' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7071] port 'tx_data_out' of module 'axi_ad9361' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
WARNING: [Synth 8-7023] instance 'inst' of module 'axi_ad9361' has 85 connections declared, but only 79 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:286]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:53]
WARNING: [Synth 8-7071] port 'dac_sync_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
WARNING: [Synth 8-7071] port 'gps_pps_irq' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
WARNING: [Synth 8-7071] port 'up_dac_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
WARNING: [Synth 8-7071] port 'up_adc_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 79 connections declared, but only 75 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap.v:192]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:155]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:37]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo_address_generator' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo_address_generator' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
WARNING: [Synth 8-7023] instance 'i_transfer_lenghts_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/7689/_1/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/7689/_1/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_transfer.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_sg' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:38]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
WARNING: [Synth 8-7023] instance 'i_sg_addr_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:205]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
WARNING: [Synth 8-7023] instance 'i_sg_desc_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:269]
INFO: [Synth 8-6155] done synthesizing module 'splitter' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo_address_generator__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_level' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_empty' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_room' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_full' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
WARNING: [Synth 8-7023] instance 'i_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 10 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:323]
INFO: [Synth 8-6155] done synthesizing module 'dmac_sg' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/dmac_sg.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_reset_manager.v:171]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/f158/util_axis_fifo.v:165]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7023] instance 'i_src_dest_bl_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:426]
WARNING: [Synth 8-7071] port 'rewind_req_valid' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'rewind_req_ready' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'rewind_req_data' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'block_descr_to_dst' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'source_id' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'source_eot' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'm_axi_partial_burst' of module 'data_mover' is unconnected for instance 'i_data_mover' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7023] instance 'i_data_mover' of module 'data_mover' has 29 connections declared, but only 22 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/src_fifo_inf.v:94]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7023] instance 'i_dest_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7023] instance 'i_src_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7023] instance 'i_dest_response_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 'm_dest_axi_awid' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_awlock' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_wid' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_bid' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arvalid' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_araddr' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arlen' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arsize' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arburst' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arcache' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arprot' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_arready' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7071] port 'm_dest_axi_rvalid' of module 'axi_dmac' is unconnected for instance 'inst' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'axi_dmac' has 171 connections declared, but only 61 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:292]
WARNING: [Synth 8-7023] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' has 61 connections declared, but only 60 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:521]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:155]
WARNING: [Synth 8-7023] instance 'i_transfer_lenghts_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_regmap_request.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_reset_manager.v:171]
WARNING: [Synth 8-7023] instance 'i_dest_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1014]
WARNING: [Synth 8-7023] instance 'i_src_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/request_arb.v:1039]
WARNING: [Synth 8-7023] instance 'i_dest_response_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/9e99/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7023] instance 'inst' of module 'axi_dmac' has 171 connections declared, but only 63 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:298]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' has 63 connections declared, but only 56 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:582]
WARNING: [Synth 8-7023] instance 'inst' of module 'util_rfifo' has 70 connections declared, but only 38 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:149]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_fifo' of module 'system_axi_ad9361_dac_fifo_0' has 38 connections declared, but only 31 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:639]
INFO: [Synth 8-638] synthesizing module 'bd_24fc_psr_aclk_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/synth/bd_24fc_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/synth/bd_24fc_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_24fc_psr_aclk_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/synth/bd_24fc_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_24fc_psr_aclk_0' has 10 connections declared, but only 6 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/synth/bd_24fc.v:2056]
INFO: [Synth 8-638] synthesizing module 'bd_31bd_psr_aclk_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_31bd_psr_aclk_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_31bd_psr_aclk_0' has 10 connections declared, but only 6 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:991]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1VSP4BK' has 77 connections declared, but only 66 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:881]
INFO: [Synth 8-638] synthesizing module 'bd_c0fd_psr_aclk_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c0fd_psr_aclk_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_c0fd_psr_aclk_0' has 10 connections declared, but only 6 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:701]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_P8T50X' has 77 connections declared, but only 56 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:601]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/trinh/hdl/projects/fmcomms2/zcu102/mem_init_sys.txt' is read successfully [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/c6a0/sysid_rom.v:50]
INFO: [Synth 8-638] synthesizing module 'system_sys_250m_rstgen_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'system_sys_250m_rstgen_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_250m_rstgen' of module 'system_sys_250m_rstgen_0' has 10 connections declared, but only 7 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:949]
INFO: [Synth 8-638] synthesizing module 'system_sys_500m_rstgen_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_500m_rstgen_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_500m_rstgen' of module 'system_sys_500m_rstgen_0' has 10 connections declared, but only 7 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:957]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4651]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4652]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3828]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:587]
WARNING: [Synth 8-7023] instance 'sys_ps8' of module 'system_sys_ps8_0' has 157 connections declared, but only 138 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:985]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1124]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1132]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/synth/system_system_ila_0_0.v:228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:26]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1136]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/synth/system_system_ila_1_0.v:228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/synth/bd_15e9.v:26]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3211]
WARNING: [Synth 8-7023] instance 'inst' of module 'util_wfifo' has 54 connections declared, but only 30 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:133]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' has 30 connections declared, but only 27 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1140]
WARNING: [Synth 8-7023] instance 'inst' of module 'util_cpack2' has 136 connections declared, but only 16 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:104]
WARNING: [Synth 8-7023] instance 'inst' of module 'util_upack2' has 136 connections declared, but only 16 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:104]
WARNING: [Synth 8-7023] instance 'util_ad9361_dac_upack' of module 'system_util_ad9361_dac_upack_0' has 16 connections declared, but only 14 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1185]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_reset_0' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_reset_0' (0#1) [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
WARNING: [Synth 8-7023] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' has 10 connections declared, but only 7 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1204]
WARNING: [Synth 8-7023] instance 'i_tdd_sync' of module 'util_pulse_gen' has 7 connections declared, but only 6 given [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/ce16/util_tdd_sync.v:67]
WARNING: [Synth 8-6014] Unused sequential element en_vtc_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:139]
WARNING: [Synth 8-6014] Unused sequential element en_vtc_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_data_out.v:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:176]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element dac_enable_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:256]
WARNING: [Synth 8-6014] Unused sequential element dac_data_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:258]
WARNING: [Synth 8-6014] Unused sequential element dac_enable_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:256]
WARNING: [Synth 8-6014] Unused sequential element dac_data_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx_channel.v:258]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:191]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/axi_ad9361_tx.v:193]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1EHB1EN does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/synth/bd_24fc.v:2031]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1V0WYD2 does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:970]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_QEY4IV does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:680]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:327]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1347]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1348]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1349]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1350]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_d5b8_ila_lib_0 does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:100]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:26]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_15e9_ila_lib_0 does not have driver. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:100]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/synth/bd_15e9.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361_dac_fifo'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:639]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:445]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_1'. This will prevent further optimization [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/synth/system.v:1136]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3316.473 ; gain = 1043.902 ; free physical = 974 ; free virtual = 22824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3316.473 ; gain = 1043.902 ; free physical = 994 ; free virtual = 22844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3316.473 ; gain = 1043.902 ; free physical = 994 ; free virtual = 22844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3733.551 ; gain = 0.000 ; free physical = 580 ; free virtual = 22430
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_18/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_18/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_18/bd_31bd_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_13/bd_31bd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_13/bd_31bd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_13/bd_31bd_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_12/bd_31bd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_12/bd_31bd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_12/bd_31bd_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_11/bd_31bd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_11/bd_31bd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_11/bd_31bd_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_12/bd_c0fd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_12/bd_c0fd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_12/bd_c0fd_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_21/bd_c0fd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_21/bd_c0fd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_21/bd_c0fd_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_20/bd_c0fd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_20/bd_c0fd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_20/bd_c0fd_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_18/bd_c0fd_srn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_18/bd_c0fd_srn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_18/bd_c0fd_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_17/bd_c0fd_sarn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_17/bd_c0fd_sarn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_17/bd_c0fd_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_52/bd_24fc_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_52/bd_24fc_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_52/bd_24fc_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_11/bd_c0fd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_11/bd_c0fd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_11/bd_c0fd_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_25/bd_31bd_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_25/bd_31bd_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_25/bd_31bd_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_24/bd_31bd_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_24/bd_31bd_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_24/bd_31bd_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_23/bd_31bd_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_23/bd_31bd_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_23/bd_31bd_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_25/bd_24fc_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_25/bd_24fc_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_25/bd_24fc_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_24/bd_24fc_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_24/bd_24fc_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_24/bd_24fc_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_23/bd_24fc_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_23/bd_24fc_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_23/bd_24fc_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_22/bd_24fc_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_22/bd_24fc_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_22/bd_24fc_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_21/bd_24fc_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_21/bd_24fc_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_21/bd_24fc_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_27/bd_24fc_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_27/bd_24fc_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_27/bd_24fc_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_38/bd_24fc_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_38/bd_24fc_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_38/bd_24fc_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_51/bd_24fc_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_51/bd_24fc_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_51/bd_24fc_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_50/bd_24fc_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_50/bd_24fc_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_50/bd_24fc_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_49/bd_24fc_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_49/bd_24fc_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_49/bd_24fc_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_48/bd_24fc_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_48/bd_24fc_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_48/bd_24fc_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_45/bd_24fc_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_45/bd_24fc_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_45/bd_24fc_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_44/bd_24fc_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_44/bd_24fc_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_44/bd_24fc_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_43/bd_24fc_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_43/bd_24fc_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_43/bd_24fc_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_42/bd_24fc_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_42/bd_24fc_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_42/bd_24fc_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_41/bd_24fc_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_41/bd_24fc_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_41/bd_24fc_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_37/bd_24fc_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_37/bd_24fc_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_37/bd_24fc_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_36/bd_24fc_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_36/bd_24fc_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_36/bd_24fc_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_35/bd_24fc_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_35/bd_24fc_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_35/bd_24fc_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_34/bd_24fc_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_34/bd_24fc_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_34/bd_24fc_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_31/bd_24fc_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_31/bd_24fc_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_31/bd_24fc_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_30/bd_24fc_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_30/bd_24fc_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_30/bd_24fc_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_29/bd_24fc_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_29/bd_24fc_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_29/bd_24fc_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_28/bd_24fc_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_28/bd_24fc_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_28/bd_24fc_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/trinh/sdr/project/system_constr.xdc]
Finished Parsing XDC File [/home/trinh/sdr/project/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 147 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4816.254 ; gain = 0.000 ; free physical = 248 ; free virtual = 21426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  BUFG => BUFGCE: 3 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances
  CFGLUT5 => SRLC32E: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDR => FDRE: 84 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 7 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 8 instances
  ODDRE1 => OSERDESE3: 10 instances
  SRL16 => SRL16E: 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4816.289 ; gain = 0.000 ; free physical = 273 ; free virtual = 21424
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:15 . Memory (MB): peak = 4816.289 ; gain = 2543.719 ; free physical = 381 ; free virtual = 21444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:15 . Memory (MB): peak = 4816.289 ; gain = 2543.719 ; free physical = 381 ; free virtual = 21444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst/PS8_i. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc, line 27).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps8/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 435).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 438).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_250m_rstgen/U0. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 444).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_500m_rstgen/U0. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 450).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 644).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 647).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 665).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 670).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_reset/U0. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 673).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 679).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 682).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 685).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 688).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 765).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 822).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/clk_wiz_0/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 825).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 833).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst. (constraint file  /home/trinh/sdr/project/sdr.runs/synth_1/dont_touch.xdc, line 845).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 186).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 191).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 21).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 151).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 156).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_250m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_500m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/spi0_csn_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/VCC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/spi1_csn_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_1/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/system_ila_1/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:16 . Memory (MB): peak = 4816.289 ; gain = 2543.719 ; free physical = 381 ; free virtual = 21444
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'hwdesc_state_reg' in module 'dmac_sg'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'request_generator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd'
INFO: [Synth 8-6904] The RAM "util_axis_fifo:/fifo.sync_clocks.ram_reg" of size (depth=4 x width=26) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "util_axis_fifo__parameterized2:/fifo.sync_clocks.ram_reg" of size (depth=4 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
         STATE_SEND_ADDR |                               10 |                               01
         STATE_RECV_DESC |                               11 |                               10
        STATE_DESC_READY |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hwdesc_state_reg' using encoding 'sequential' in module 'dmac_sg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-6904] The RAM "axi_dmac_burst_memory__xdcDup__1:/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
            STATE_GEN_ID |                              001 |                              001
         STATE_REWIND_ID |                              010 |                              010
           STATE_CONSUME |                              011 |                              011
         STATE_WAIT_LAST |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'request_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-6904] The RAM "axi_dmac_burst_memory:/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:26 . Memory (MB): peak = 4816.289 ; gain = 2543.719 ; free physical = 423 ; free virtual = 21467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_addsub.v:74]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_datafmt.v:80]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_dcfilter.v:101]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/common/ad_datafmt.v:80]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/6579/_1/xilinx/common/ad_dcfilter.v:101]
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg' (FD) to 'i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/\i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[5]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[6]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[7]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[8]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[9]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[10]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[11]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[12]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[13]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[14]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[15]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[16]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[17]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[18]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[19]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[20]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[21]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[22]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[23]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[24]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[25]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[26]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[27]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[28]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[29]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[30]' (FDR) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]' (FD) to 'i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[0]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[1]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[2]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[3]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[4]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[5]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[6]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[7]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[8]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[9]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[10]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[11]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[12]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[13]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[14]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_q1_int_reg[15]' (FD) to 'adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_valid_q1_int_reg' (FD) to 'adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'adc_data_i1_int_reg[0]' (FD) to 'adc_valid_i1_int_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_valid_i1_int_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/up_status_or_reg)
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2177] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2176] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2175] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2174] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2173] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2172] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2171] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2170] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2169] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2168] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2167] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2166] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2165] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2164] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2163] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2162] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2161] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2160] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2159] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2158] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2157] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2156] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2155] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2154] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2153] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2152] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2151] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2150] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2149] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2148] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2147] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2146] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2145] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2144] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2143] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2142] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2141] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2140] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2139] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2138] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2137] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2136] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2135] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2134] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2133] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2132] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2131] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2130] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2129] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2128] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2127] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2126] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2125] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2124] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2123] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2122] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2121] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2120] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2119] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2118] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2117] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2116] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2115] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2114] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2113] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2112] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2111] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2110] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2109] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2108] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2107] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2106] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2105] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2104] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2103] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2102] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2101] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2100] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2099] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2098] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2097] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2096] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2095] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2094] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2093] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2092] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2091] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2090] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2089] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2088] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2087] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2086] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2085] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2084] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2083] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GC0 has port O5[2082] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_wroute_reg.wroute_i_reg[5] )
INFO: [Synth 8-4471] merging register 'gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7:0]' into 'gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7:0]' [/home/trinh/sdr/project/sdr.gen/sources_1/bd/system/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2041]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=26) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=26) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_upack/i_pack_shell/gen_prefix_count[3].prefix_count_reg' and it is trimmed from '2' to '1' bits. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ipshared/d362/_1/util_pack_common/pack_shell.v:218]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=26) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_adc_dma/inst/i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=26) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg" of size (depth=4 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_dac_fifo/inst/\dout_enable_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_dac_fifo/inst/\g_in[3].din_wdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_period_read_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_period_read_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_width_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rom_sys_0/\inst/rom_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/\i_regmap/i_regmap_request/up_dma_cyclic_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_width_d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/AUX_LPF[1].asr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_divclk_reset/U0/\EXT_LPF/lpf_asr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/AUX_LPF[1].asr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_rstgen/U0/\EXT_LPF/lpf_asr_reg )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_ila_0/inst/ila_lib/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 4816.289 ; gain = 2543.719 ; free physical = 260 ; free virtual = 14979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1' to pin 'sys_ps8/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc:49]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc:49]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:39 . Memory (MB): peak = 4870.637 ; gain = 2598.066 ; free physical = 239 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:46 . Memory (MB): peak = 5011.012 ; gain = 2738.441 ; free physical = 291 ; free virtual = 14757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[2]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[1]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[2]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[1]) is unused and will be removed from module axi_dmac__parameterized0.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:16 . Memory (MB): peak = 5073.422 ; gain = 2800.852 ; free physical = 196 ; free virtual = 11969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_12_top__parameterized1.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:23 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 269 ; free virtual = 11965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:23 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 269 ; free virtual = 11965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 239 ; free virtual = 11948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:27 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 239 ; free virtual = 11948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:27 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 239 ; free virtual = 11948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:27 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 237 ; free virtual = 11946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ad_dcfilter_935 | (C'+((D-A')'*B')')' | 30     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|ad_dcfilter     | (C'+((D-A')'*B')')' | 30     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        20|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |DSP48E       |    20|
|21    |BUFG         |     3|
|22    |BUFGCE_DIV   |     2|
|24    |BUFGMUX_CTRL |     1|
|25    |BUFG_PS      |     3|
|26    |CARRY4       |    32|
|27    |CARRY8       |   702|
|28    |CFGLUT5      |    92|
|29    |DSP48E1      |     2|
|30    |IDDRE1       |     7|
|31    |IDELAYCTRL   |     1|
|32    |IDELAYE3     |     7|
|33    |LUT1         |  2334|
|34    |LUT2         |  2025|
|35    |LUT3         |  6836|
|36    |LUT4         |  1553|
|37    |LUT5         |  1809|
|38    |LUT6         |  4269|
|39    |MMCME4_ADV   |     1|
|40    |MUXF7        |    54|
|41    |ODDRE1       |    10|
|42    |PS8          |     1|
|43    |RAM16X1D     |     7|
|44    |RAM32M       |     6|
|45    |RAM32M16     |   134|
|46    |RAM32X1D     |     4|
|47    |RAMB36E2     |    20|
|51    |SRL16        |     5|
|52    |SRL16E       |   808|
|53    |SRLC16E      |     4|
|54    |SRLC32E      |   294|
|55    |FDCE         |  4085|
|56    |FDPE         |    38|
|57    |FDR          |    20|
|58    |FDRE         | 21905|
|59    |FDSE         |   536|
|60    |IBUF         |    10|
|61    |IBUFDS       |     7|
|62    |IBUFGDS      |     1|
|63    |OBUF         |    12|
|64    |OBUFDS       |     8|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:27 . Memory (MB): peak = 5103.070 ; gain = 2830.500 ; free physical = 233 ; free virtual = 11943
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21392 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:51 . Memory (MB): peak = 5106.980 ; gain = 1334.594 ; free physical = 8561 ; free virtual = 21584
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:33 . Memory (MB): peak = 5106.980 ; gain = 2834.410 ; free physical = 8640 ; free virtual = 21563
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 5106.980 ; gain = 0.000 ; free physical = 8635 ; free virtual = 21540
INFO: [Netlist 29-17] Analyzing 1126 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_loop[0].p1_data_p_reg[29][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_loop[0].p1_data_p_reg[29][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_loop[0].p1_data_p[15]_i_18[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_loop[0].p1_data_p[23]_i_27[11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_loop[0].p1_data_p_reg[29][11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[11]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[13]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/system_ila_0/inst/ila_lib UUID: 33230336-3434-580b-897a-c1c4c988e6aa 
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/system_ila_1/inst/ila_lib UUID: bddb9c43-285c-5d06-8f3a-11bab5a51208 
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance i_system_wrapper/system_i/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5191.844 ; gain = 0.000 ; free physical = 8568 ; free virtual = 21510
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 349 instances were transformed.
  (CARRY4) => CARRY8: 20 instances
  BUFG => BUFGCE: 3 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances
  CFGLUT5 => SRLC32E: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDR => FDRE: 20 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 7 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 8 instances
  ODDRE1 => OSERDESE3: 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 134 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 5 instances

Synth Design complete | Checksum: 8db3ae09
INFO: [Common 17-83] Releasing license: Synthesis
881 Infos, 471 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:45 . Memory (MB): peak = 5191.879 ; gain = 3804.332 ; free physical = 8562 ; free virtual = 21511
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12178.584; main = 4111.582; forked = 9047.829
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19420.641; main = 5191.848; forked = 14317.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5215.855 ; gain = 0.000 ; free physical = 8557 ; free virtual = 21512
INFO: [Common 17-1381] The checkpoint '/home/trinh/sdr/project/sdr.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5215.855 ; gain = 23.977 ; free physical = 8235 ; free virtual = 21499
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 20:14:25 2025...
