C Z6.1+popa+poarel+poconp
"PodWWPA WseAA PodWWARel RfeRelCon PodRWConP Wse"
Cycle=RfeRelCon PodRWConP Wse PodWWPA WseAA PodWWARel
Relax=
Safe=Wse PodWW PodRW RfeRelCon WseAA
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Ws Rf Ws
Orig=PodWWPA WseAA PodWWARel RfeRelCon PodRWConP Wse

{}

P0 (atomic_int* y,volatile int* x) {
  *x = 2;
  atomic_store(y,1);
}

P1 (atomic_int* z,atomic_int* y) {
  atomic_store(y,2);
  atomic_store_explicit(z,1,memory_order_release);
}

P2 (atomic_int* z,volatile int* x) {
  int r0 = atomic_load_explicit(z,memory_order_consume);
  *x = 1;
}

exists
(x=2 /\ y=2 /\ 2:r0=1)
