
*** Running vivado
    with args -log design_1_sobel_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_hls_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_sobel_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.781 ; gain = 184.738
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Semester1/CEG5203/workspace/project-fpga/vitis2023'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_hls_0_0
Command: synth_design -top design_1_sobel_hls_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.355 ; gain = 379.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sobel_hls_0_0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/synth/design_1_sobel_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_frame_RAM_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_frame_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_frame_RAM_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_frame_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_output_RAM_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_output_RAM_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_flow_control_loop_pipe_sequential_init' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_flow_control_loop_pipe_sequential_init' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_mul_6ns_8ns_13_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mul_6ns_8ns_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_mul_6ns_8ns_13_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mul_6ns_8ns_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_6ns_3ns_2_10_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_6ns_3ns_2_10_1_divider' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_6ns_3ns_2_10_1_divider' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_6ns_3ns_2_10_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both__parameterized0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both__parameterized1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sobel_hls_0_0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/synth/design_1_sobel_hls_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[5].divisor_tmp_reg[6] was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:122]
WARNING: [Synth 8-7129] Port rst in module sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_urem_6ns_3ns_2_10_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_output_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_frame_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.438 ; gain = 516.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.438 ; gain = 516.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.438 ; gain = 516.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1997.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/constraints/sobel_hls_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/constraints/sobel_hls_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2096.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2096.871 ; gain = 0.055
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.871 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.871 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.871 ; gain = 615.867
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '6' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].dividend_tmp_reg[6]' and it is trimmed from '6' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '6' to '5' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '6' to '5' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '6' to '5' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '6' to '5' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '6' to '5' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_urem_6ns_3ns_2_10_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "sobel_hls_frame_RAM_AUTO_1R1W:/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sobel_hls_output_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2096.871 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   5 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 71    
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 28    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 91    
+---RAMs : 
	              19K Bit	(2500 X 8 bit)          RAMs := 1     
	               2K Bit	(289 X 8 bit)          RAMs := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 21    
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:33]
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x32)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP tmp_42_reg_1823_reg, operation Mode is: ((A:0x56)*B)'.
DSP Report: register tmp_42_reg_1823_reg is absorbed into DSP tmp_42_reg_1823_reg.
DSP Report: operator mul_6ns_8ns_13_1_1_U32/tmp_product is absorbed into DSP tmp_42_reg_1823_reg.
DSP Report: Generating DSP mul_6ns_8ns_13_1_1_U37/tmp_product, operation Mode is: (A:0x56)*B''.
DSP Report: register mul_6ns_8ns_13_1_1_U37/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U37/tmp_product.
DSP Report: register mul_6ns_8ns_13_1_1_U37/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U37/tmp_product.
DSP Report: operator mul_6ns_8ns_13_1_1_U37/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_6ns_8ns_13_1_1_U34/tmp_product, operation Mode is: (A:0x56)*B''.
DSP Report: register mul_6ns_8ns_13_1_1_U34/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U34/tmp_product.
DSP Report: register mul_6ns_8ns_13_1_1_U34/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U34/tmp_product.
DSP Report: operator mul_6ns_8ns_13_1_1_U34/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_6ns_8ns_13_1_1_U36/tmp_product, operation Mode is: (A:0x56)*B.
DSP Report: operator mul_6ns_8ns_13_1_1_U36/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_6ns_8ns_13_1_1_U33/tmp_product, operation Mode is: (A:0x56)*B''.
DSP Report: register mul_6ns_8ns_13_1_1_U33/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U33/tmp_product.
DSP Report: register mul_6ns_8ns_13_1_1_U33/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U33/tmp_product.
DSP Report: operator mul_6ns_8ns_13_1_1_U33/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_6ns_8ns_13_1_1_U35/tmp_product, operation Mode is: (A:0x56)*B.
DSP Report: operator mul_6ns_8ns_13_1_1_U35/tmp_product is absorbed into DSP mul_6ns_8ns_13_1_1_U35/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '12' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_S_AXIS_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '32' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_S_AXIS_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '32' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/f3ec/hdl/verilog/sobel_hls_regslice_both.v:93]
DSP Report: Generating DSP grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U2/tmp_product, operation Mode is: (A:0x56)*B.
DSP Report: operator grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U2/tmp_product is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U2/tmp_product.
DSP Report: Generating DSP grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U4/tmp_product, operation Mode is: (A:0x56)*B.
DSP Report: operator grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U4/tmp_product is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U4/tmp_product.
INFO: [Synth 8-6904] The RAM "inst/frame_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_1_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_2_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_3_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_4_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_5_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_6_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_7_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_8_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x32)')')'.
DSP Report: register grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m is absorbed into DSP grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port reset in module sobel_hls_urem_6ns_3ns_2_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module sobel_hls is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module sobel_hls is either unconnected or has no load
INFO: [Synth 8-7124] RAM ("inst/output_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/output_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/frame_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_1_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_2_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_3_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_4_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_5_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_6_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_7_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/frame_8_U/ram_reg" of size (depth=289 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2096.871 ; gain = 615.867
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_6ns_6ns_6ns_12_4_1_U46/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1160 1160 : Used 1 time 100
 Sort Area is  grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/mac_muladd_6ns_6ns_6ns_12_4_1_U61/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 1148 1148 : Used 1 time 100
 Sort Area is  mul_6ns_8ns_13_1_1_U33/tmp_product_8 : 0 0 : 170 170 : Used 1 time 0
 Sort Area is  mul_6ns_8ns_13_1_1_U34/tmp_product_5 : 0 0 : 170 170 : Used 1 time 0
 Sort Area is  mul_6ns_8ns_13_1_1_U37/tmp_product_7 : 0 0 : 170 170 : Used 1 time 0
 Sort Area is  tmp_42_reg_1823_reg_9 : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U2/tmp_product_b : 0 0 : 156 156 : Used 1 time 0
 Sort Area is  grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/mul_6ns_8ns_13_1_1_U4/tmp_product_c : 0 0 : 156 156 : Used 1 time 0
 Sort Area is  mul_6ns_8ns_13_1_1_U35/tmp_product_2 : 0 0 : 156 156 : Used 1 time 0
 Sort Area is  mul_6ns_8ns_13_1_1_U36/tmp_product_4 : 0 0 : 156 156 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | output_U/ram_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                               | 
+------------+-------------------+-----------+----------------------+------------------------------------------+
|inst        | frame_U/ram_reg   | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_1_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_2_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_3_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_4_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_5_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_6_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_7_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_8_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
+------------+-------------------+-----------+----------------------+------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0              | (C'+(A''*(B:0x32)')')' | 12     | 12     | 7      | -      | 12     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | ((A:0x56)*B)'          | 7      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | (A:0x56)*B''           | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | (A:0x56)*B''           | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | (A:0x56)*B             | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | (A:0x56)*B''           | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | (A:0x56)*B             | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | (A:0x56)*B             | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | (A:0x56)*B             | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0              | (C'+(A2*(B:0x32)')')'  | 12     | 12     | 7      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2564.043 ; gain = 1083.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2693.438 ; gain = 1212.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | output_U/ram_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                               | 
+------------+-------------------+-----------+----------------------+------------------------------------------+
|inst        | frame_U/ram_reg   | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_1_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_2_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_3_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_4_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_5_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_6_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_7_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
|inst        | frame_8_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 8 RAM32X1S x 8 RAM256X1S x 8  | 
+------------+-------------------+-----------+----------------------+------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/output_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][5] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[4].dividend_tmp_reg[5][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][5] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[4].dividend_tmp_reg[5][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter7_reg_reg[5]                                                      | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter7_reg_reg[5]                                                    | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/trunc_ln40_reg_1834_reg[1]                                                                     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/trunc_ln41_reg_1846_reg[1]                                                                     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter9_reg_reg[4]                                                           | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter7_reg_reg[5]                                                         | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter7_reg_reg[0]                                                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_loop_exit_ready_pp0_iter11_reg_reg                                                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter8_reg_reg[7]                                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter8_reg_reg[8]                                                        | 9      | 9     | NO           | YES                | YES               | 9      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][5]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][5]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][5]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[4].dividend_tmp_reg[5][5]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][5]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][5]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][5]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][5]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[4].dividend_tmp_reg[5][5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/ap_loop_exit_ready_pp0_iter8_reg_reg                                                           | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/ap_loop_exit_ready_pp0_iter3_reg_reg                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_hls_mul_6ns_8ns_13_1_1                                 | A*B            | 6      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | A*B            | 6      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | ((A*B)')'      | 6      | 7      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0              | (C'+(A''*B)')' | 6      | 6      | 6      | -      | 12     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | A''*B          | 6      | 7      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | A''*B          | 6      | 7      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | A*B            | 6      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_6ns_8ns_13_1_1                                 | A*B            | 6      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | A''*B          | 6      | 7      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0              | (C'+(A'*B)')'  | 6      | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    17|
|2     |DSP_ALU         |    10|
|4     |DSP_A_B_DATA    |    10|
|7     |DSP_C_DATA      |    10|
|8     |DSP_MULTIPLIER  |    10|
|9     |DSP_M_DATA      |    10|
|11    |DSP_OUTPUT      |    10|
|13    |DSP_PREADD      |    10|
|14    |DSP_PREADD_DATA |    10|
|15    |LUT1            |     4|
|16    |LUT2            |    69|
|17    |LUT3            |   191|
|18    |LUT4            |   140|
|19    |LUT5            |   276|
|20    |LUT6            |   524|
|21    |RAM16X1S        |    72|
|22    |RAM256X1S       |    72|
|23    |RAM32X1S        |    72|
|24    |RAMB36E2        |     1|
|25    |SRL16E          |    63|
|26    |FDRE            |   482|
|27    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2702.438 ; gain = 1122.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2702.438 ; gain = 1221.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2705.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2719.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 226 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 72 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 72 instances
  RAM32X1S => RAM32X1S (RAMS32): 72 instances

系统找不到指定的路径。
Synth Design complete | Checksum: 9290a461
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 2719.211 ; gain = 2213.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2719.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/design_1_sobel_hls_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sobel_hls_0_0, cache-ID = dc71fa82904feb50
INFO: [Coretcl 2-1174] Renamed 58 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2719.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/design_1_sobel_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sobel_hls_0_0_utilization_synth.rpt -pb design_1_sobel_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 22:20:56 2024...
