<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|themymult_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|themymult_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|themymult_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|themymult_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|themymult_B1_start_x</TD>
<TD >11</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2|thei_llvm_fpga_push_i1_notexitcond_mymult1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2|thei_llvm_fpga_push_i1_notexitcond_mymult1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >72</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >72</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord</TD>
<TD >105</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >68</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb</TD>
<TD >104</TD>
<TD >4</TD>
<TD >63</TD>
<TD >4</TD>
<TD >36</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_im8_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_im0_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1</TD>
<TD >15</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >12</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|themymult_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|themymult_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|themymult_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal|themymult_function</TD>
<TD >197</TD>
<TD >1</TD>
<TD >129</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst|mymult_internal</TD>
<TD >80</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst|mymult_internal_inst</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >mymult_inst</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
