// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_value_V_address0,
        in_value_V_ce0,
        in_value_V_q0,
        in_frequency_V_address0,
        in_frequency_V_ce0,
        in_frequency_V_q0,
        n_dout,
        n_empty_n,
        n_read,
        out_value_V_address0,
        out_value_V_ce0,
        out_value_V_we0,
        out_value_V_d0,
        out_frequency_V_address0,
        out_frequency_V_ce0,
        out_frequency_V_we0,
        out_frequency_V_d0,
        n_out_din,
        n_out_full_n,
        n_out_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_pp0_stage0 = 12'd2;
parameter    ap_ST_fsm_state4 = 12'd4;
parameter    ap_ST_fsm_state5 = 12'd8;
parameter    ap_ST_fsm_state6 = 12'd16;
parameter    ap_ST_fsm_state7 = 12'd32;
parameter    ap_ST_fsm_pp2_stage0 = 12'd64;
parameter    ap_ST_fsm_state11 = 12'd128;
parameter    ap_ST_fsm_state12 = 12'd256;
parameter    ap_ST_fsm_state13 = 12'd512;
parameter    ap_ST_fsm_pp4_stage0 = 12'd1024;
parameter    ap_ST_fsm_state17 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] in_value_V_address0;
output   in_value_V_ce0;
input  [31:0] in_value_V_q0;
output  [7:0] in_frequency_V_address0;
output   in_frequency_V_ce0;
input  [31:0] in_frequency_V_q0;
input  [31:0] n_dout;
input   n_empty_n;
output   n_read;
output  [7:0] out_value_V_address0;
output   out_value_V_ce0;
output   out_value_V_we0;
output  [31:0] out_value_V_d0;
output  [7:0] out_frequency_V_address0;
output   out_frequency_V_ce0;
output   out_frequency_V_we0;
output  [31:0] out_frequency_V_d0;
output  [31:0] n_out_din;
input   n_out_full_n;
output   n_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_value_V_ce0;
reg in_frequency_V_ce0;
reg n_read;
reg out_value_V_ce0;
reg out_value_V_we0;
reg out_frequency_V_ce0;
reg out_frequency_V_we0;
reg n_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    n_blk_n;
reg    n_out_blk_n;
reg   [31:0] j_0_i_i_reg_319;
reg   [31:0] j5_0_i_i_reg_1781;
reg   [31:0] digit_histogram_15_3_reg_1792;
reg   [31:0] digit_histogram_14_3_reg_1804;
reg   [31:0] digit_histogram_13_3_reg_1816;
reg   [31:0] digit_histogram_12_3_reg_1828;
reg   [31:0] digit_histogram_11_3_reg_1840;
reg   [31:0] digit_histogram_10_3_reg_1852;
reg   [31:0] digit_histogram_9_V_3_reg_1864;
reg   [31:0] digit_histogram_8_V_3_reg_1876;
reg   [31:0] digit_histogram_7_V_3_reg_1888;
reg   [31:0] digit_histogram_6_V_3_reg_1900;
reg   [31:0] digit_histogram_5_V_3_reg_1912;
reg   [31:0] digit_histogram_4_V_3_reg_1924;
reg   [31:0] digit_histogram_3_V_3_reg_1936;
reg   [31:0] digit_histogram_2_V_3_reg_1948;
reg   [31:0] digit_histogram_1_V_3_reg_1960;
reg   [31:0] digit_histogram_0_V_3_reg_1972;
reg   [31:0] j7_0_i_i_reg_3839;
reg   [31:0] digit_location_15_V_3_reg_3850;
reg   [31:0] digit_location_14_V_3_reg_3862;
reg   [31:0] digit_location_13_V_3_reg_3874;
reg   [31:0] digit_location_12_V_3_reg_3886;
reg   [31:0] digit_location_11_V_3_reg_3898;
reg   [31:0] digit_location_10_V_3_reg_3910;
reg   [31:0] digit_location_9_V_3_reg_3922;
reg   [31:0] digit_location_8_V_3_reg_3934;
reg   [31:0] digit_location_7_V_3_reg_3946;
reg   [31:0] digit_location_6_V_3_reg_3958;
reg   [31:0] digit_location_5_V_3_reg_3970;
reg   [31:0] digit_location_4_V_3_reg_3982;
reg   [31:0] digit_location_3_V_3_reg_3994;
reg   [31:0] digit_location_2_V_3_reg_4006;
reg   [31:0] digit_location_1_V_32_reg_4018;
reg   [31:0] digit_location_0_V_s_reg_4030;
reg   [31:0] n_read_reg_5199;
reg    ap_block_state1;
wire   [0:0] icmp_ln18_fu_4905_p2;
reg   [0:0] icmp_ln18_reg_5206;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] j_fu_4910_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln19_fu_4916_p1;
reg   [63:0] zext_ln19_reg_5215;
wire   [0:0] tmp_fu_4922_p3;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln23_fu_4930_p1;
reg   [31:0] zext_ln23_reg_5235;
wire   [4:0] i_fu_4940_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln30_fu_4950_p2;
reg   [0:0] icmp_ln30_reg_5251;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
wire    ap_block_state10_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln30_reg_5251_pp2_iter1_reg;
wire   [31:0] j_1_fu_4955_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [63:0] zext_ln31_fu_4961_p1;
reg   [63:0] zext_ln31_reg_5260;
reg   [63:0] zext_ln31_reg_5260_pp2_iter1_reg;
wire   [3:0] digit_V_fu_4972_p1;
reg   [3:0] digit_V_reg_5277;
wire   [4:0] i_1_fu_5104_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln39_fu_5035_p2;
wire   [0:0] icmp_ln43_fu_5110_p2;
reg   [0:0] icmp_ln43_reg_5294;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state14_pp4_stage0_iter0;
wire    ap_block_state15_pp4_stage0_iter1;
wire    ap_block_state16_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
reg   [0:0] icmp_ln43_reg_5294_pp4_iter1_reg;
wire   [31:0] j_2_fu_5115_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] zext_ln44_fu_5121_p1;
reg   [63:0] zext_ln44_reg_5303;
wire   [3:0] current_digit_V_q0;
reg   [3:0] digit_V_1_reg_5314;
reg    ap_enable_reg_pp4_iter1;
wire   [5:0] shift_fu_5193_p2;
wire    ap_CS_fsm_state17;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state7;
wire    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
wire    ap_CS_fsm_state13;
wire    ap_block_pp4_stage0_subdone;
reg    ap_enable_reg_pp4_iter2;
reg   [7:0] previous_sorting_val_address0;
reg    previous_sorting_val_ce0;
reg    previous_sorting_val_we0;
wire   [31:0] previous_sorting_val_q0;
reg   [7:0] previous_sorting_fre_address0;
reg    previous_sorting_fre_ce0;
reg    previous_sorting_fre_we0;
wire   [31:0] previous_sorting_fre_q0;
reg   [7:0] sorting_value_V_address0;
reg    sorting_value_V_ce0;
reg    sorting_value_V_we0;
reg   [31:0] sorting_value_V_d0;
wire   [31:0] sorting_value_V_q0;
reg   [7:0] sorting_frequency_V_address0;
reg    sorting_frequency_V_ce0;
reg    sorting_frequency_V_we0;
reg   [31:0] sorting_frequency_V_d0;
wire   [31:0] sorting_frequency_V_q0;
reg   [7:0] current_digit_V_address0;
reg    current_digit_V_ce0;
reg    current_digit_V_we0;
reg   [31:0] digit_location_15_V_reg_330;
reg   [31:0] digit_location_14_V_reg_342;
reg   [31:0] digit_location_13_V_reg_354;
reg   [31:0] digit_location_12_V_reg_366;
reg   [31:0] digit_location_11_V_reg_378;
reg   [31:0] digit_location_10_V_reg_390;
reg   [31:0] digit_location_9_V_s_reg_402;
reg   [31:0] digit_location_8_V_s_reg_414;
reg   [31:0] digit_location_7_V_s_reg_426;
reg   [31:0] digit_location_6_V_s_reg_438;
reg   [31:0] digit_location_5_V_s_reg_450;
reg   [31:0] digit_location_4_V_s_reg_462;
reg   [31:0] digit_location_3_V_s_reg_474;
reg   [31:0] digit_location_2_V_s_reg_486;
reg   [31:0] digit_location_1_V_s_reg_498;
reg   [31:0] digit_histogram_15_s_reg_510;
reg   [31:0] digit_histogram_14_s_reg_522;
reg   [31:0] digit_histogram_13_s_reg_534;
reg   [31:0] digit_histogram_12_s_reg_546;
reg   [31:0] digit_histogram_11_s_reg_558;
reg   [31:0] digit_histogram_10_s_reg_570;
reg   [31:0] digit_histogram_9_V_reg_582;
reg   [31:0] digit_histogram_8_V_reg_594;
reg   [31:0] digit_histogram_7_V_reg_606;
reg   [31:0] digit_histogram_6_V_reg_618;
reg   [31:0] digit_histogram_5_V_reg_630;
reg   [31:0] digit_histogram_4_V_reg_642;
reg   [31:0] digit_histogram_3_V_reg_654;
reg   [31:0] digit_histogram_2_V_reg_666;
reg   [31:0] digit_histogram_1_V_reg_678;
reg   [31:0] digit_histogram_0_V_2_reg_690;
reg   [5:0] op2_assign_reg_702;
wire    ap_CS_fsm_state4;
reg   [31:0] digit_histogram_15_1_reg_714;
reg   [31:0] ap_phi_mux_digit_histogram_15_2_phi_fu_905_p32;
wire   [0:0] icmp_ln25_fu_4934_p2;
reg   [31:0] digit_histogram_14_1_reg_725;
reg   [31:0] ap_phi_mux_digit_histogram_14_2_phi_fu_960_p32;
reg   [31:0] digit_histogram_13_1_reg_736;
reg   [31:0] ap_phi_mux_digit_histogram_13_2_phi_fu_1015_p32;
reg   [31:0] digit_histogram_12_1_reg_747;
reg   [31:0] ap_phi_mux_digit_histogram_12_2_phi_fu_1070_p32;
reg   [31:0] digit_histogram_11_1_reg_758;
reg   [31:0] ap_phi_mux_digit_histogram_11_2_phi_fu_1125_p32;
reg   [31:0] digit_histogram_10_1_reg_769;
reg   [31:0] ap_phi_mux_digit_histogram_10_2_phi_fu_1180_p32;
reg   [31:0] digit_histogram_9_V_1_reg_780;
reg   [31:0] ap_phi_mux_digit_histogram_9_V_2_phi_fu_1235_p32;
reg   [31:0] digit_histogram_8_V_1_reg_791;
reg   [31:0] ap_phi_mux_digit_histogram_8_V_2_phi_fu_1290_p32;
reg   [31:0] digit_histogram_7_V_1_reg_802;
reg   [31:0] ap_phi_mux_digit_histogram_7_V_2_phi_fu_1345_p32;
reg   [31:0] digit_histogram_6_V_1_reg_813;
reg   [31:0] ap_phi_mux_digit_histogram_6_V_2_phi_fu_1400_p32;
reg   [31:0] digit_histogram_5_V_1_reg_824;
reg   [31:0] ap_phi_mux_digit_histogram_5_V_2_phi_fu_1455_p32;
reg   [31:0] digit_histogram_4_V_1_reg_835;
reg   [31:0] ap_phi_mux_digit_histogram_4_V_2_phi_fu_1510_p32;
reg   [31:0] digit_histogram_3_V_1_reg_846;
reg   [31:0] ap_phi_mux_digit_histogram_3_V_2_phi_fu_1565_p32;
reg   [31:0] digit_histogram_2_V_1_reg_857;
reg   [31:0] ap_phi_mux_digit_histogram_2_V_2_phi_fu_1620_p32;
reg   [31:0] digit_histogram_1_V_1_reg_868;
reg   [31:0] ap_phi_mux_digit_histogram_1_V_2_phi_fu_1675_p32;
reg   [31:0] digit_histogram_0_V_1_reg_879;
reg   [31:0] ap_phi_mux_digit_histogram_0_V_21_phi_fu_1730_p32;
reg   [4:0] i_0_i_i_reg_890;
wire   [3:0] trunc_ln321_fu_4946_p1;
reg   [31:0] ap_phi_mux_digit_histogram_15_4_phi_fu_1988_p32;
reg   [31:0] ap_phi_mux_digit_histogram_14_4_phi_fu_2042_p32;
reg   [31:0] ap_phi_mux_digit_histogram_13_4_phi_fu_2096_p32;
reg   [31:0] ap_phi_mux_digit_histogram_12_4_phi_fu_2150_p32;
reg   [31:0] ap_phi_mux_digit_histogram_11_4_phi_fu_2204_p32;
reg   [31:0] ap_phi_mux_digit_histogram_10_4_phi_fu_2258_p32;
reg   [31:0] ap_phi_mux_digit_histogram_9_V_4_phi_fu_2312_p32;
reg   [31:0] ap_phi_mux_digit_histogram_8_V_4_phi_fu_2366_p32;
reg   [31:0] ap_phi_mux_digit_histogram_7_V_4_phi_fu_2420_p32;
reg   [31:0] ap_phi_mux_digit_histogram_6_V_4_phi_fu_2474_p32;
reg   [31:0] ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32;
reg   [31:0] ap_phi_mux_digit_histogram_4_V_4_phi_fu_2582_p32;
reg   [31:0] ap_phi_mux_digit_histogram_3_V_4_phi_fu_2636_p32;
reg   [31:0] ap_phi_mux_digit_histogram_2_V_4_phi_fu_2690_p32;
reg   [31:0] ap_phi_mux_digit_histogram_1_V_4_phi_fu_2744_p32;
reg   [31:0] ap_phi_mux_digit_histogram_0_V_4_phi_fu_2798_p32;
wire   [31:0] digit_histogram_0_V_fu_5013_p2;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1984;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2038;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2092;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2146;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2200;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2254;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2308;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2362;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2416;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2470;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2578;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2632;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2686;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2740;
wire   [31:0] ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2794;
reg   [31:0] ap_phi_mux_digit_location_15_V_2_phi_fu_3078_p30;
reg   [31:0] digit_location_15_V_1_reg_2848;
wire    ap_CS_fsm_state11;
reg   [31:0] ap_phi_mux_digit_location_14_V_2_phi_fu_3129_p30;
reg   [31:0] digit_location_14_V_1_reg_2859;
reg   [31:0] ap_phi_mux_digit_location_13_V_2_phi_fu_3180_p30;
reg   [31:0] digit_location_13_V_1_reg_2870;
reg   [31:0] ap_phi_mux_digit_location_12_V_2_phi_fu_3231_p30;
reg   [31:0] digit_location_12_V_1_reg_2881;
reg   [31:0] ap_phi_mux_digit_location_11_V_2_phi_fu_3282_p30;
reg   [31:0] digit_location_11_V_1_reg_2892;
reg   [31:0] ap_phi_mux_digit_location_10_V_2_phi_fu_3333_p30;
reg   [31:0] digit_location_10_V_1_reg_2903;
reg   [31:0] ap_phi_mux_digit_location_9_V_2_phi_fu_3384_p30;
reg   [31:0] digit_location_9_V_1_reg_2914;
reg   [31:0] ap_phi_mux_digit_location_8_V_2_phi_fu_3435_p30;
reg   [31:0] digit_location_8_V_1_reg_2925;
reg   [31:0] ap_phi_mux_digit_location_7_V_2_phi_fu_3486_p30;
reg   [31:0] digit_location_7_V_1_reg_2936;
reg   [31:0] ap_phi_mux_digit_location_6_V_2_phi_fu_3537_p30;
reg   [31:0] digit_location_6_V_1_reg_2947;
reg   [31:0] ap_phi_mux_digit_location_5_V_2_phi_fu_3588_p30;
reg   [31:0] digit_location_5_V_1_reg_2958;
reg   [31:0] ap_phi_mux_digit_location_4_V_2_phi_fu_3639_p30;
reg   [31:0] digit_location_4_V_1_reg_2969;
reg   [31:0] ap_phi_mux_digit_location_3_V_2_phi_fu_3690_p30;
reg   [31:0] digit_location_3_V_1_reg_2980;
reg   [31:0] ap_phi_mux_digit_location_2_V_2_phi_fu_3741_p30;
reg   [31:0] digit_location_2_V_1_reg_2991;
reg   [31:0] ap_phi_mux_digit_location_1_V_2_phi_fu_3792_p30;
reg   [31:0] digit_location_1_V_1_reg_3002;
reg   [4:0] i6_0_i_i_reg_3013;
reg   [31:0] ap_phi_mux_phi_ln215_phi_fu_3027_p30;
wire   [3:0] trunc_ln40_fu_5041_p1;
wire   [31:0] digit_location_1_V_fu_5083_p2;
reg   [31:0] ap_phi_mux_digit_location_15_V_4_phi_fu_4045_p32;
reg   [31:0] ap_phi_mux_digit_location_14_V_4_phi_fu_4099_p32;
reg   [31:0] ap_phi_mux_digit_location_13_V_4_phi_fu_4153_p32;
reg   [31:0] ap_phi_mux_digit_location_12_V_4_phi_fu_4207_p32;
reg   [31:0] ap_phi_mux_digit_location_11_V_4_phi_fu_4261_p32;
reg   [31:0] ap_phi_mux_digit_location_10_V_4_phi_fu_4315_p32;
reg   [31:0] ap_phi_mux_digit_location_9_V_4_phi_fu_4369_p32;
reg   [31:0] ap_phi_mux_digit_location_8_V_4_phi_fu_4423_p32;
reg   [31:0] ap_phi_mux_digit_location_7_V_4_phi_fu_4477_p32;
reg   [31:0] ap_phi_mux_digit_location_6_V_4_phi_fu_4531_p32;
reg   [31:0] ap_phi_mux_digit_location_5_V_4_phi_fu_4585_p32;
reg   [31:0] ap_phi_mux_digit_location_4_V_4_phi_fu_4639_p32;
reg   [31:0] ap_phi_mux_digit_location_3_V_4_phi_fu_4693_p32;
reg   [31:0] ap_phi_mux_digit_location_2_V_4_phi_fu_4747_p32;
reg   [31:0] ap_phi_mux_digit_location_1_V_4_phi_fu_4801_p32;
reg   [31:0] ap_phi_mux_digit_location_0_V_1_phi_fu_4855_p32;
wire   [31:0] digit_location_0_V_fu_5171_p2;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4041;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4095;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4149;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4203;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4257;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4311;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4365;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4419;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4473;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4527;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4581;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4635;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4689;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4743;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4797;
wire   [31:0] ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4851;
wire    ap_block_pp0_stage0;
wire    ap_block_pp2_stage0;
wire    ap_block_pp4_stage0;
wire   [63:0] zext_ln544_fu_5163_p1;
wire   [31:0] lshr_ln1503_fu_4967_p2;
wire   [31:0] t_V_fu_4976_p18;
wire   [3:0] phi_ln215_1_fu_5045_p17;
wire   [31:0] phi_ln215_1_fu_5045_p18;
wire   [31:0] t_V_2_fu_5126_p18;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_1249;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
end

sort_previous_sorbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
previous_sorting_val_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(previous_sorting_val_address0),
    .ce0(previous_sorting_val_ce0),
    .we0(previous_sorting_val_we0),
    .d0(sorting_value_V_q0),
    .q0(previous_sorting_val_q0)
);

sort_previous_sorbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
previous_sorting_fre_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(previous_sorting_fre_address0),
    .ce0(previous_sorting_fre_ce0),
    .we0(previous_sorting_fre_we0),
    .d0(sorting_frequency_V_q0),
    .q0(previous_sorting_fre_q0)
);

sort_previous_sorbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sorting_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorting_value_V_address0),
    .ce0(sorting_value_V_ce0),
    .we0(sorting_value_V_we0),
    .d0(sorting_value_V_d0),
    .q0(sorting_value_V_q0)
);

sort_previous_sorbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sorting_frequency_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorting_frequency_V_address0),
    .ce0(sorting_frequency_V_ce0),
    .we0(sorting_frequency_V_we0),
    .d0(sorting_frequency_V_d0),
    .q0(sorting_frequency_V_q0)
);

sort_current_digifYi #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
current_digit_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(current_digit_V_address0),
    .ce0(current_digit_V_ce0),
    .we0(current_digit_V_we0),
    .d0(digit_V_reg_5277),
    .q0(current_digit_V_q0)
);

huffman_encoding_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
huffman_encoding_g8j_U6(
    .din0(digit_histogram_0_V_3_reg_1972),
    .din1(digit_histogram_1_V_3_reg_1960),
    .din2(digit_histogram_2_V_3_reg_1948),
    .din3(digit_histogram_3_V_3_reg_1936),
    .din4(digit_histogram_4_V_3_reg_1924),
    .din5(digit_histogram_5_V_3_reg_1912),
    .din6(digit_histogram_6_V_3_reg_1900),
    .din7(digit_histogram_7_V_3_reg_1888),
    .din8(digit_histogram_8_V_3_reg_1876),
    .din9(digit_histogram_9_V_3_reg_1864),
    .din10(digit_histogram_10_3_reg_1852),
    .din11(digit_histogram_11_3_reg_1840),
    .din12(digit_histogram_12_3_reg_1828),
    .din13(digit_histogram_13_3_reg_1816),
    .din14(digit_histogram_14_3_reg_1804),
    .din15(digit_histogram_15_3_reg_1792),
    .din16(digit_V_reg_5277),
    .dout(t_V_fu_4976_p18)
);

huffman_encoding_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
huffman_encoding_g8j_U7(
    .din0(digit_histogram_14_3_reg_1804),
    .din1(digit_histogram_0_V_3_reg_1972),
    .din2(digit_histogram_1_V_3_reg_1960),
    .din3(digit_histogram_2_V_3_reg_1948),
    .din4(digit_histogram_3_V_3_reg_1936),
    .din5(digit_histogram_4_V_3_reg_1924),
    .din6(digit_histogram_5_V_3_reg_1912),
    .din7(digit_histogram_6_V_3_reg_1900),
    .din8(digit_histogram_7_V_3_reg_1888),
    .din9(digit_histogram_8_V_3_reg_1876),
    .din10(digit_histogram_9_V_3_reg_1864),
    .din11(digit_histogram_10_3_reg_1852),
    .din12(digit_histogram_11_3_reg_1840),
    .din13(digit_histogram_12_3_reg_1828),
    .din14(digit_histogram_13_3_reg_1816),
    .din15(digit_histogram_14_3_reg_1804),
    .din16(phi_ln215_1_fu_5045_p17),
    .dout(phi_ln215_1_fu_5045_p18)
);

huffman_encoding_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
huffman_encoding_g8j_U8(
    .din0(digit_location_0_V_s_reg_4030),
    .din1(digit_location_1_V_32_reg_4018),
    .din2(digit_location_2_V_3_reg_4006),
    .din3(digit_location_3_V_3_reg_3994),
    .din4(digit_location_4_V_3_reg_3982),
    .din5(digit_location_5_V_3_reg_3970),
    .din6(digit_location_6_V_3_reg_3958),
    .din7(digit_location_7_V_3_reg_3946),
    .din8(digit_location_8_V_3_reg_3934),
    .din9(digit_location_9_V_3_reg_3922),
    .din10(digit_location_10_V_3_reg_3910),
    .din11(digit_location_11_V_3_reg_3898),
    .din12(digit_location_12_V_3_reg_3886),
    .din13(digit_location_13_V_3_reg_3874),
    .din14(digit_location_14_V_3_reg_3862),
    .din15(digit_location_15_V_3_reg_3850),
    .din16(digit_V_1_reg_5314),
    .dout(t_V_2_fu_5126_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_fu_4922_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln30_fu_4950_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln43_fu_5110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_0_V_1_reg_879 <= ap_phi_mux_digit_histogram_0_V_21_phi_fu_1730_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_0_V_1_reg_879 <= digit_histogram_0_V_2_reg_690;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_0_V_3_reg_1972 <= digit_histogram_0_V_1_reg_879;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_0_V_3_reg_1972 <= ap_phi_mux_digit_histogram_0_V_4_phi_fu_2798_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_10_1_reg_769 <= ap_phi_mux_digit_histogram_10_2_phi_fu_1180_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_10_1_reg_769 <= digit_histogram_10_s_reg_570;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_10_3_reg_1852 <= digit_histogram_10_1_reg_769;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_10_3_reg_1852 <= ap_phi_mux_digit_histogram_10_4_phi_fu_2258_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_11_1_reg_758 <= ap_phi_mux_digit_histogram_11_2_phi_fu_1125_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_11_1_reg_758 <= digit_histogram_11_s_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_11_3_reg_1840 <= digit_histogram_11_1_reg_758;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_11_3_reg_1840 <= ap_phi_mux_digit_histogram_11_4_phi_fu_2204_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_12_1_reg_747 <= ap_phi_mux_digit_histogram_12_2_phi_fu_1070_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_12_1_reg_747 <= digit_histogram_12_s_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_12_3_reg_1828 <= digit_histogram_12_1_reg_747;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_12_3_reg_1828 <= ap_phi_mux_digit_histogram_12_4_phi_fu_2150_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_13_1_reg_736 <= ap_phi_mux_digit_histogram_13_2_phi_fu_1015_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_13_1_reg_736 <= digit_histogram_13_s_reg_534;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_13_3_reg_1816 <= digit_histogram_13_1_reg_736;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_13_3_reg_1816 <= ap_phi_mux_digit_histogram_13_4_phi_fu_2096_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_14_1_reg_725 <= ap_phi_mux_digit_histogram_14_2_phi_fu_960_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_14_1_reg_725 <= digit_histogram_14_s_reg_522;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_14_3_reg_1804 <= digit_histogram_14_1_reg_725;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_14_3_reg_1804 <= ap_phi_mux_digit_histogram_14_4_phi_fu_2042_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_15_1_reg_714 <= ap_phi_mux_digit_histogram_15_2_phi_fu_905_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_15_1_reg_714 <= digit_histogram_15_s_reg_510;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_15_3_reg_1792 <= digit_histogram_15_1_reg_714;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_15_3_reg_1792 <= ap_phi_mux_digit_histogram_15_4_phi_fu_1988_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_1_V_1_reg_868 <= ap_phi_mux_digit_histogram_1_V_2_phi_fu_1675_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_1_V_1_reg_868 <= digit_histogram_1_V_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_1_V_3_reg_1960 <= digit_histogram_1_V_1_reg_868;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_1_V_3_reg_1960 <= ap_phi_mux_digit_histogram_1_V_4_phi_fu_2744_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_2_V_1_reg_857 <= ap_phi_mux_digit_histogram_2_V_2_phi_fu_1620_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_2_V_1_reg_857 <= digit_histogram_2_V_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_2_V_3_reg_1948 <= digit_histogram_2_V_1_reg_857;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_2_V_3_reg_1948 <= ap_phi_mux_digit_histogram_2_V_4_phi_fu_2690_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_3_V_1_reg_846 <= ap_phi_mux_digit_histogram_3_V_2_phi_fu_1565_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_3_V_1_reg_846 <= digit_histogram_3_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_3_V_3_reg_1936 <= digit_histogram_3_V_1_reg_846;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_3_V_3_reg_1936 <= ap_phi_mux_digit_histogram_3_V_4_phi_fu_2636_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_4_V_1_reg_835 <= ap_phi_mux_digit_histogram_4_V_2_phi_fu_1510_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_4_V_1_reg_835 <= digit_histogram_4_V_reg_642;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_4_V_3_reg_1924 <= digit_histogram_4_V_1_reg_835;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_4_V_3_reg_1924 <= ap_phi_mux_digit_histogram_4_V_4_phi_fu_2582_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_5_V_1_reg_824 <= ap_phi_mux_digit_histogram_5_V_2_phi_fu_1455_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_5_V_1_reg_824 <= digit_histogram_5_V_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_5_V_3_reg_1912 <= digit_histogram_5_V_1_reg_824;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_5_V_3_reg_1912 <= ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_6_V_1_reg_813 <= ap_phi_mux_digit_histogram_6_V_2_phi_fu_1400_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_6_V_1_reg_813 <= digit_histogram_6_V_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_6_V_3_reg_1900 <= digit_histogram_6_V_1_reg_813;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_6_V_3_reg_1900 <= ap_phi_mux_digit_histogram_6_V_4_phi_fu_2474_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_7_V_1_reg_802 <= ap_phi_mux_digit_histogram_7_V_2_phi_fu_1345_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_7_V_1_reg_802 <= digit_histogram_7_V_reg_606;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_7_V_3_reg_1888 <= digit_histogram_7_V_1_reg_802;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_7_V_3_reg_1888 <= ap_phi_mux_digit_histogram_7_V_4_phi_fu_2420_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_8_V_1_reg_791 <= ap_phi_mux_digit_histogram_8_V_2_phi_fu_1290_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_8_V_1_reg_791 <= digit_histogram_8_V_reg_594;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_8_V_3_reg_1876 <= digit_histogram_8_V_1_reg_791;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_8_V_3_reg_1876 <= ap_phi_mux_digit_histogram_8_V_4_phi_fu_2366_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_9_V_1_reg_780 <= ap_phi_mux_digit_histogram_9_V_2_phi_fu_1235_p32;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        digit_histogram_9_V_1_reg_780 <= digit_histogram_9_V_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digit_histogram_9_V_3_reg_1864 <= digit_histogram_9_V_1_reg_780;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        digit_histogram_9_V_3_reg_1864 <= ap_phi_mux_digit_histogram_9_V_4_phi_fu_2312_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_0_V_s_reg_4030 <= 32'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_0_V_s_reg_4030 <= ap_phi_mux_digit_location_0_V_1_phi_fu_4855_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_10_V_1_reg_2903 <= digit_location_10_V_reg_390;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_10_V_1_reg_2903 <= ap_phi_mux_digit_location_10_V_2_phi_fu_3333_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_10_V_3_reg_3910 <= digit_location_10_V_1_reg_2903;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_10_V_3_reg_3910 <= ap_phi_mux_digit_location_10_V_4_phi_fu_4315_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_11_V_1_reg_2892 <= digit_location_11_V_reg_378;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_11_V_1_reg_2892 <= ap_phi_mux_digit_location_11_V_2_phi_fu_3282_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_11_V_3_reg_3898 <= digit_location_11_V_1_reg_2892;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_11_V_3_reg_3898 <= ap_phi_mux_digit_location_11_V_4_phi_fu_4261_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_12_V_1_reg_2881 <= digit_location_12_V_reg_366;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_12_V_1_reg_2881 <= ap_phi_mux_digit_location_12_V_2_phi_fu_3231_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_12_V_3_reg_3886 <= digit_location_12_V_1_reg_2881;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_12_V_3_reg_3886 <= ap_phi_mux_digit_location_12_V_4_phi_fu_4207_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_13_V_1_reg_2870 <= digit_location_13_V_reg_354;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_13_V_1_reg_2870 <= ap_phi_mux_digit_location_13_V_2_phi_fu_3180_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_13_V_3_reg_3874 <= digit_location_13_V_1_reg_2870;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_13_V_3_reg_3874 <= ap_phi_mux_digit_location_13_V_4_phi_fu_4153_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_14_V_1_reg_2859 <= digit_location_14_V_reg_342;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_14_V_1_reg_2859 <= ap_phi_mux_digit_location_14_V_2_phi_fu_3129_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_14_V_3_reg_3862 <= digit_location_14_V_1_reg_2859;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_14_V_3_reg_3862 <= ap_phi_mux_digit_location_14_V_4_phi_fu_4099_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_15_V_1_reg_2848 <= digit_location_15_V_reg_330;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_15_V_1_reg_2848 <= ap_phi_mux_digit_location_15_V_2_phi_fu_3078_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_15_V_3_reg_3850 <= digit_location_15_V_1_reg_2848;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_15_V_3_reg_3850 <= ap_phi_mux_digit_location_15_V_4_phi_fu_4045_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_1_V_1_reg_3002 <= digit_location_1_V_s_reg_498;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_1_V_1_reg_3002 <= ap_phi_mux_digit_location_1_V_2_phi_fu_3792_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_1_V_32_reg_4018 <= digit_location_1_V_1_reg_3002;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_1_V_32_reg_4018 <= ap_phi_mux_digit_location_1_V_4_phi_fu_4801_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_2_V_1_reg_2991 <= digit_location_2_V_s_reg_486;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_2_V_1_reg_2991 <= ap_phi_mux_digit_location_2_V_2_phi_fu_3741_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_2_V_3_reg_4006 <= digit_location_2_V_1_reg_2991;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_2_V_3_reg_4006 <= ap_phi_mux_digit_location_2_V_4_phi_fu_4747_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_3_V_1_reg_2980 <= digit_location_3_V_s_reg_474;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_3_V_1_reg_2980 <= ap_phi_mux_digit_location_3_V_2_phi_fu_3690_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_3_V_3_reg_3994 <= digit_location_3_V_1_reg_2980;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_3_V_3_reg_3994 <= ap_phi_mux_digit_location_3_V_4_phi_fu_4693_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_4_V_1_reg_2969 <= digit_location_4_V_s_reg_462;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_4_V_1_reg_2969 <= ap_phi_mux_digit_location_4_V_2_phi_fu_3639_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_4_V_3_reg_3982 <= digit_location_4_V_1_reg_2969;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_4_V_3_reg_3982 <= ap_phi_mux_digit_location_4_V_4_phi_fu_4639_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_5_V_1_reg_2958 <= digit_location_5_V_s_reg_450;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_5_V_1_reg_2958 <= ap_phi_mux_digit_location_5_V_2_phi_fu_3588_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_5_V_3_reg_3970 <= digit_location_5_V_1_reg_2958;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_5_V_3_reg_3970 <= ap_phi_mux_digit_location_5_V_4_phi_fu_4585_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_6_V_1_reg_2947 <= digit_location_6_V_s_reg_438;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_6_V_1_reg_2947 <= ap_phi_mux_digit_location_6_V_2_phi_fu_3537_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_6_V_3_reg_3958 <= digit_location_6_V_1_reg_2947;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_6_V_3_reg_3958 <= ap_phi_mux_digit_location_6_V_4_phi_fu_4531_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_7_V_1_reg_2936 <= digit_location_7_V_s_reg_426;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_7_V_1_reg_2936 <= ap_phi_mux_digit_location_7_V_2_phi_fu_3486_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_7_V_3_reg_3946 <= digit_location_7_V_1_reg_2936;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_7_V_3_reg_3946 <= ap_phi_mux_digit_location_7_V_4_phi_fu_4477_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_8_V_1_reg_2925 <= digit_location_8_V_s_reg_414;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_8_V_1_reg_2925 <= ap_phi_mux_digit_location_8_V_2_phi_fu_3435_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_8_V_3_reg_3934 <= digit_location_8_V_1_reg_2925;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_8_V_3_reg_3934 <= ap_phi_mux_digit_location_8_V_4_phi_fu_4423_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        digit_location_9_V_1_reg_2914 <= digit_location_9_V_s_reg_402;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        digit_location_9_V_1_reg_2914 <= ap_phi_mux_digit_location_9_V_2_phi_fu_3384_p30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        digit_location_9_V_3_reg_3922 <= digit_location_9_V_1_reg_2914;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_9_V_3_reg_3922 <= ap_phi_mux_digit_location_9_V_4_phi_fu_4369_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i6_0_i_i_reg_3013 <= 5'd1;
    end else if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        i6_0_i_i_reg_3013 <= i_1_fu_5104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_i_i_reg_890 <= i_fu_4940_p2;
    end else if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_0_i_i_reg_890 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j5_0_i_i_reg_1781 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_fu_4950_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j5_0_i_i_reg_1781 <= j_1_fu_4955_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        j7_0_i_i_reg_3839 <= 32'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_fu_5110_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        j7_0_i_i_reg_3839 <= j_2_fu_5115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_i_i_reg_319 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln18_fu_4905_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_i_i_reg_319 <= j_fu_4910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        op2_assign_reg_702 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        op2_assign_reg_702 <= shift_fu_5193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        digit_V_1_reg_5314 <= current_digit_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        digit_V_reg_5277 <= digit_V_fu_4972_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        digit_histogram_0_V_2_reg_690 <= digit_histogram_0_V_3_reg_1972;
        digit_histogram_10_s_reg_570 <= digit_histogram_10_3_reg_1852;
        digit_histogram_11_s_reg_558 <= digit_histogram_11_3_reg_1840;
        digit_histogram_12_s_reg_546 <= digit_histogram_12_3_reg_1828;
        digit_histogram_13_s_reg_534 <= digit_histogram_13_3_reg_1816;
        digit_histogram_14_s_reg_522 <= digit_histogram_14_3_reg_1804;
        digit_histogram_15_s_reg_510 <= digit_histogram_15_3_reg_1792;
        digit_histogram_1_V_reg_678 <= digit_histogram_1_V_3_reg_1960;
        digit_histogram_2_V_reg_666 <= digit_histogram_2_V_3_reg_1948;
        digit_histogram_3_V_reg_654 <= digit_histogram_3_V_3_reg_1936;
        digit_histogram_4_V_reg_642 <= digit_histogram_4_V_3_reg_1924;
        digit_histogram_5_V_reg_630 <= digit_histogram_5_V_3_reg_1912;
        digit_histogram_6_V_reg_618 <= digit_histogram_6_V_3_reg_1900;
        digit_histogram_7_V_reg_606 <= digit_histogram_7_V_3_reg_1888;
        digit_histogram_8_V_reg_594 <= digit_histogram_8_V_3_reg_1876;
        digit_histogram_9_V_reg_582 <= digit_histogram_9_V_3_reg_1864;
        digit_location_10_V_reg_390 <= digit_location_10_V_3_reg_3910;
        digit_location_11_V_reg_378 <= digit_location_11_V_3_reg_3898;
        digit_location_12_V_reg_366 <= digit_location_12_V_3_reg_3886;
        digit_location_13_V_reg_354 <= digit_location_13_V_3_reg_3874;
        digit_location_14_V_reg_342 <= digit_location_14_V_3_reg_3862;
        digit_location_15_V_reg_330 <= digit_location_15_V_3_reg_3850;
        digit_location_1_V_s_reg_498 <= digit_location_1_V_32_reg_4018;
        digit_location_2_V_s_reg_486 <= digit_location_2_V_3_reg_4006;
        digit_location_3_V_s_reg_474 <= digit_location_3_V_3_reg_3994;
        digit_location_4_V_s_reg_462 <= digit_location_4_V_3_reg_3982;
        digit_location_5_V_s_reg_450 <= digit_location_5_V_3_reg_3970;
        digit_location_6_V_s_reg_438 <= digit_location_6_V_3_reg_3958;
        digit_location_7_V_s_reg_426 <= digit_location_7_V_3_reg_3946;
        digit_location_8_V_s_reg_414 <= digit_location_8_V_3_reg_3934;
        digit_location_9_V_s_reg_402 <= digit_location_9_V_3_reg_3922;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln18_reg_5206 <= icmp_ln18_fu_4905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln30_reg_5251 <= icmp_ln30_fu_4950_p2;
        icmp_ln30_reg_5251_pp2_iter1_reg <= icmp_ln30_reg_5251;
        zext_ln31_reg_5260_pp2_iter1_reg[31 : 0] <= zext_ln31_reg_5260[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln43_reg_5294 <= icmp_ln43_fu_5110_p2;
        icmp_ln43_reg_5294_pp4_iter1_reg <= icmp_ln43_reg_5294;
    end
end

always @ (posedge ap_clk) begin
    if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_read_reg_5199 <= n_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln18_fu_4905_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln19_reg_5215[31 : 0] <= zext_ln19_fu_4916_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_4922_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        zext_ln23_reg_5235[5 : 0] <= zext_ln23_fu_4930_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_fu_4950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        zext_ln31_reg_5260[31 : 0] <= zext_ln31_fu_4961_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_fu_5110_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        zext_ln44_reg_5303[31 : 0] <= zext_ln44_fu_5121_p1[31 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln18_fu_4905_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_4922_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_0_V_21_phi_fu_1730_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_0_V_21_phi_fu_1730_p32 = digit_histogram_0_V_1_reg_879;
    end else begin
        ap_phi_mux_digit_histogram_0_V_21_phi_fu_1730_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_0_V_4_phi_fu_2798_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_0_V_4_phi_fu_2798_p32 = digit_histogram_0_V_3_reg_1972;
    end else begin
        ap_phi_mux_digit_histogram_0_V_4_phi_fu_2798_p32 = ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2794;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1180_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1180_p32 = digit_histogram_10_1_reg_769;
    end else begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1180_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_10_4_phi_fu_2258_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_10_4_phi_fu_2258_p32 = digit_histogram_10_3_reg_1852;
    end else begin
        ap_phi_mux_digit_histogram_10_4_phi_fu_2258_p32 = ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2254;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1125_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1125_p32 = digit_histogram_11_1_reg_758;
    end else begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1125_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_11_4_phi_fu_2204_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_11_4_phi_fu_2204_p32 = digit_histogram_11_3_reg_1840;
    end else begin
        ap_phi_mux_digit_histogram_11_4_phi_fu_2204_p32 = ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2200;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1070_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1070_p32 = digit_histogram_12_1_reg_747;
    end else begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1070_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_12_4_phi_fu_2150_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_12_4_phi_fu_2150_p32 = digit_histogram_12_3_reg_1828;
    end else begin
        ap_phi_mux_digit_histogram_12_4_phi_fu_2150_p32 = ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2146;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_1015_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_1015_p32 = digit_histogram_13_1_reg_736;
    end else begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_1015_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_13_4_phi_fu_2096_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_13_4_phi_fu_2096_p32 = digit_histogram_13_3_reg_1816;
    end else begin
        ap_phi_mux_digit_histogram_13_4_phi_fu_2096_p32 = ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2092;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_960_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_960_p32 = digit_histogram_14_1_reg_725;
    end else begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_960_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_14_4_phi_fu_2042_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_14_4_phi_fu_2042_p32 = digit_histogram_14_3_reg_1804;
    end else begin
        ap_phi_mux_digit_histogram_14_4_phi_fu_2042_p32 = ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2038;
    end
end

always @ (*) begin
    if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_905_p32 = digit_histogram_15_1_reg_714;
    end else if (((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_905_p32 = 32'd0;
    end else begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_905_p32 = 'bx;
    end
end

always @ (*) begin
    if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_15_4_phi_fu_1988_p32 = digit_histogram_15_3_reg_1792;
    end else if (((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_15_4_phi_fu_1988_p32 = digit_histogram_0_V_fu_5013_p2;
    end else begin
        ap_phi_mux_digit_histogram_15_4_phi_fu_1988_p32 = ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1984;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1675_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1675_p32 = digit_histogram_1_V_1_reg_868;
    end else begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1675_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_1_V_4_phi_fu_2744_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_1_V_4_phi_fu_2744_p32 = digit_histogram_1_V_3_reg_1960;
    end else begin
        ap_phi_mux_digit_histogram_1_V_4_phi_fu_2744_p32 = ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2740;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1620_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1620_p32 = digit_histogram_2_V_1_reg_857;
    end else begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1620_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_2_V_4_phi_fu_2690_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_2_V_4_phi_fu_2690_p32 = digit_histogram_2_V_3_reg_1948;
    end else begin
        ap_phi_mux_digit_histogram_2_V_4_phi_fu_2690_p32 = ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2686;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1565_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1565_p32 = digit_histogram_3_V_1_reg_846;
    end else begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1565_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_3_V_4_phi_fu_2636_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_3_V_4_phi_fu_2636_p32 = digit_histogram_3_V_3_reg_1936;
    end else begin
        ap_phi_mux_digit_histogram_3_V_4_phi_fu_2636_p32 = ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2632;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1510_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1510_p32 = digit_histogram_4_V_1_reg_835;
    end else begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1510_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_4_V_4_phi_fu_2582_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_4_V_4_phi_fu_2582_p32 = digit_histogram_4_V_3_reg_1924;
    end else begin
        ap_phi_mux_digit_histogram_4_V_4_phi_fu_2582_p32 = ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2578;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1455_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1455_p32 = digit_histogram_5_V_1_reg_824;
    end else begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1455_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 = digit_histogram_5_V_3_reg_1912;
    end else begin
        ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 = ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1400_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1400_p32 = digit_histogram_6_V_1_reg_813;
    end else begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1400_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_6_V_4_phi_fu_2474_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_6_V_4_phi_fu_2474_p32 = digit_histogram_6_V_3_reg_1900;
    end else begin
        ap_phi_mux_digit_histogram_6_V_4_phi_fu_2474_p32 = ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2470;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1345_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1345_p32 = digit_histogram_7_V_1_reg_802;
    end else begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1345_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_7_V_4_phi_fu_2420_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_7_V_4_phi_fu_2420_p32 = digit_histogram_7_V_3_reg_1888;
    end else begin
        ap_phi_mux_digit_histogram_7_V_4_phi_fu_2420_p32 = ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2416;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1290_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1290_p32 = digit_histogram_8_V_1_reg_791;
    end else begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1290_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_8_V_4_phi_fu_2366_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_8_V_4_phi_fu_2366_p32 = digit_histogram_8_V_3_reg_1876;
    end else begin
        ap_phi_mux_digit_histogram_8_V_4_phi_fu_2366_p32 = ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2362;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_4946_p1 == 4'd9) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1235_p32 = 32'd0;
    end else if ((((trunc_ln321_fu_4946_p1 == 4'd0) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd1) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd2) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd3) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd4) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd5) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd6) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd7) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd8) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd10) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd11) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd12) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd13) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd14) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_fu_4946_p1 == 4'd15) & (icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1235_p32 = digit_histogram_9_V_1_reg_780;
    end else begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1235_p32 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_reg_5277 == 4'd9) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_histogram_9_V_4_phi_fu_2312_p32 = digit_histogram_0_V_fu_5013_p2;
    end else if ((((digit_V_reg_5277 == 4'd0) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd1) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd2) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd3) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd4) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd5) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd6) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd7) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd8) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd10) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd11) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd12) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd13) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd14) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)) | ((digit_V_reg_5277 == 4'd15) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_histogram_9_V_4_phi_fu_2312_p32 = digit_histogram_9_V_3_reg_1864;
    end else begin
        ap_phi_mux_digit_histogram_9_V_4_phi_fu_2312_p32 = ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2308;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_0_V_1_phi_fu_4855_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_0_V_1_phi_fu_4855_p32 = digit_location_0_V_s_reg_4030;
    end else begin
        ap_phi_mux_digit_location_0_V_1_phi_fu_4855_p32 = ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4851;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_3333_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_3333_p30 = digit_location_10_V_1_reg_2903;
    end else begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_3333_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_10_V_4_phi_fu_4315_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_10_V_4_phi_fu_4315_p32 = digit_location_10_V_3_reg_3910;
    end else begin
        ap_phi_mux_digit_location_10_V_4_phi_fu_4315_p32 = ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4311;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_3282_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_3282_p30 = digit_location_11_V_1_reg_2892;
    end else begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_3282_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_11_V_4_phi_fu_4261_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_11_V_4_phi_fu_4261_p32 = digit_location_11_V_3_reg_3898;
    end else begin
        ap_phi_mux_digit_location_11_V_4_phi_fu_4261_p32 = ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4257;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_3231_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_3231_p30 = digit_location_12_V_1_reg_2881;
    end else begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_3231_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_12_V_4_phi_fu_4207_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_12_V_4_phi_fu_4207_p32 = digit_location_12_V_3_reg_3886;
    end else begin
        ap_phi_mux_digit_location_12_V_4_phi_fu_4207_p32 = ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4203;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_3180_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_3180_p30 = digit_location_13_V_1_reg_2870;
    end else begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_3180_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_13_V_4_phi_fu_4153_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_13_V_4_phi_fu_4153_p32 = digit_location_13_V_3_reg_3874;
    end else begin
        ap_phi_mux_digit_location_13_V_4_phi_fu_4153_p32 = ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4149;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_14_V_2_phi_fu_3129_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_14_V_2_phi_fu_3129_p30 = digit_location_14_V_1_reg_2859;
    end else begin
        ap_phi_mux_digit_location_14_V_2_phi_fu_3129_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_14_V_4_phi_fu_4099_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_14_V_4_phi_fu_4099_p32 = digit_location_14_V_3_reg_3862;
    end else begin
        ap_phi_mux_digit_location_14_V_4_phi_fu_4099_p32 = ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4095;
    end
end

always @ (*) begin
    if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)))) begin
        ap_phi_mux_digit_location_15_V_2_phi_fu_3078_p30 = digit_location_15_V_1_reg_2848;
    end else if (((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0))))) begin
        ap_phi_mux_digit_location_15_V_2_phi_fu_3078_p30 = digit_location_1_V_fu_5083_p2;
    end else begin
        ap_phi_mux_digit_location_15_V_2_phi_fu_3078_p30 = 'bx;
    end
end

always @ (*) begin
    if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_4045_p32 = digit_location_15_V_3_reg_3850;
    end else if (((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_4045_p32 = digit_location_0_V_fu_5171_p2;
    end else begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_4045_p32 = ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4041;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_3792_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_3792_p30 = digit_location_1_V_1_reg_3002;
    end else begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_3792_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_1_V_4_phi_fu_4801_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_1_V_4_phi_fu_4801_p32 = digit_location_1_V_32_reg_4018;
    end else begin
        ap_phi_mux_digit_location_1_V_4_phi_fu_4801_p32 = ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4797;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_3741_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_3741_p30 = digit_location_2_V_1_reg_2991;
    end else begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_3741_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_2_V_4_phi_fu_4747_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_2_V_4_phi_fu_4747_p32 = digit_location_2_V_3_reg_4006;
    end else begin
        ap_phi_mux_digit_location_2_V_4_phi_fu_4747_p32 = ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4743;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_3690_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_3690_p30 = digit_location_3_V_1_reg_2980;
    end else begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_3690_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_3_V_4_phi_fu_4693_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_3_V_4_phi_fu_4693_p32 = digit_location_3_V_3_reg_3994;
    end else begin
        ap_phi_mux_digit_location_3_V_4_phi_fu_4693_p32 = ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4689;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_3639_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_3639_p30 = digit_location_4_V_1_reg_2969;
    end else begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_3639_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_4_V_4_phi_fu_4639_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_4_V_4_phi_fu_4639_p32 = digit_location_4_V_3_reg_3982;
    end else begin
        ap_phi_mux_digit_location_4_V_4_phi_fu_4639_p32 = ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4635;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_3588_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_3588_p30 = digit_location_5_V_1_reg_2958;
    end else begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_3588_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_5_V_4_phi_fu_4585_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_5_V_4_phi_fu_4585_p32 = digit_location_5_V_3_reg_3970;
    end else begin
        ap_phi_mux_digit_location_5_V_4_phi_fu_4585_p32 = ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4581;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_3537_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_3537_p30 = digit_location_6_V_1_reg_2947;
    end else begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_3537_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_6_V_4_phi_fu_4531_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_6_V_4_phi_fu_4531_p32 = digit_location_6_V_3_reg_3958;
    end else begin
        ap_phi_mux_digit_location_6_V_4_phi_fu_4531_p32 = ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4527;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_3486_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_3486_p30 = digit_location_7_V_1_reg_2936;
    end else begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_3486_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_7_V_4_phi_fu_4477_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_7_V_4_phi_fu_4477_p32 = digit_location_7_V_3_reg_3946;
    end else begin
        ap_phi_mux_digit_location_7_V_4_phi_fu_4477_p32 = ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4473;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_3435_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_3435_p30 = digit_location_8_V_1_reg_2925;
    end else begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_3435_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_8_V_4_phi_fu_4423_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_8_V_4_phi_fu_4423_p32 = digit_location_8_V_3_reg_3934;
    end else begin
        ap_phi_mux_digit_location_8_V_4_phi_fu_4423_p32 = ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4419;
    end
end

always @ (*) begin
    if (((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_3384_p30 = digit_location_1_V_fu_5083_p2;
    end else if ((((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state12) & (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)))))) begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_3384_p30 = digit_location_9_V_1_reg_2914;
    end else begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_3384_p30 = 'bx;
    end
end

always @ (*) begin
    if (((digit_V_1_reg_5314 == 4'd9) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0))) begin
        ap_phi_mux_digit_location_9_V_4_phi_fu_4369_p32 = digit_location_0_V_fu_5171_p2;
    end else if ((((digit_V_1_reg_5314 == 4'd0) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd1) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd2) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd3) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd4) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd5) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd6) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd7) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd8) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd10) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd11) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd12) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd13) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd14) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)) | ((digit_V_1_reg_5314 == 4'd15) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_digit_location_9_V_4_phi_fu_4369_p32 = digit_location_9_V_3_reg_3922;
    end else begin
        ap_phi_mux_digit_location_9_V_4_phi_fu_4369_p32 = ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4365;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if (((trunc_ln40_fu_5041_p1 == 4'd1) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = 32'd0;
        end else if ((1'b1 == ap_condition_1249)) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_14_V_1_reg_2859;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd14) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_13_V_1_reg_2870;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd13) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_12_V_1_reg_2881;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd12) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_11_V_1_reg_2892;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd11) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_10_V_1_reg_2903;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd10) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_9_V_1_reg_2914;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd9) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_8_V_1_reg_2925;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd8) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_7_V_1_reg_2936;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd7) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_6_V_1_reg_2947;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd6) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_5_V_1_reg_2958;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd5) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_4_V_1_reg_2969;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd4) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_3_V_1_reg_2980;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd3) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_2_V_1_reg_2991;
        end else if (((trunc_ln40_fu_5041_p1 == 4'd2) & (icmp_ln39_fu_5035_p2 == 1'd0))) begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = digit_location_1_V_1_reg_3002;
        end else begin
            ap_phi_mux_phi_ln215_phi_fu_3027_p30 = 'bx;
        end
    end else begin
        ap_phi_mux_phi_ln215_phi_fu_3027_p30 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_fu_4922_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        current_digit_V_address0 = zext_ln44_fu_5121_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        current_digit_V_address0 = zext_ln31_reg_5260_pp2_iter1_reg;
    end else begin
        current_digit_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        current_digit_V_ce0 = 1'b1;
    end else begin
        current_digit_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        current_digit_V_we0 = 1'b1;
    end else begin
        current_digit_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_frequency_V_ce0 = 1'b1;
    end else begin
        in_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_value_V_ce0 = 1'b1;
    end else begin
        in_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_blk_n = n_empty_n;
    end else begin
        n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_out_blk_n = n_out_full_n;
    end else begin
        n_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_out_write = 1'b1;
    end else begin
        n_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_read = 1'b1;
    end else begin
        n_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        out_frequency_V_ce0 = 1'b1;
    end else begin
        out_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        out_frequency_V_we0 = 1'b1;
    end else begin
        out_frequency_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        out_value_V_ce0 = 1'b1;
    end else begin
        out_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        out_value_V_we0 = 1'b1;
    end else begin
        out_value_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        previous_sorting_fre_address0 = zext_ln44_reg_5303;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        previous_sorting_fre_address0 = zext_ln31_reg_5260;
    end else begin
        previous_sorting_fre_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        previous_sorting_fre_ce0 = 1'b1;
    end else begin
        previous_sorting_fre_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        previous_sorting_fre_we0 = 1'b1;
    end else begin
        previous_sorting_fre_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        previous_sorting_val_address0 = zext_ln44_reg_5303;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        previous_sorting_val_address0 = zext_ln31_reg_5260;
    end else begin
        previous_sorting_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        previous_sorting_val_ce0 = 1'b1;
    end else begin
        previous_sorting_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln30_reg_5251 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        previous_sorting_val_we0 = 1'b1;
    end else begin
        previous_sorting_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_frequency_V_address0 = zext_ln544_fu_5163_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        sorting_frequency_V_address0 = zext_ln31_fu_4961_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        sorting_frequency_V_address0 = zext_ln19_reg_5215;
    end else begin
        sorting_frequency_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sorting_frequency_V_ce0 = 1'b1;
    end else begin
        sorting_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_frequency_V_d0 = previous_sorting_fre_q0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        sorting_frequency_V_d0 = in_frequency_V_q0;
    end else begin
        sorting_frequency_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln18_reg_5206 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sorting_frequency_V_we0 = 1'b1;
    end else begin
        sorting_frequency_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_value_V_address0 = zext_ln544_fu_5163_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        sorting_value_V_address0 = zext_ln31_fu_4961_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        sorting_value_V_address0 = zext_ln19_reg_5215;
    end else begin
        sorting_value_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sorting_value_V_ce0 = 1'b1;
    end else begin
        sorting_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_value_V_d0 = previous_sorting_val_q0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        sorting_value_V_d0 = in_value_V_q0;
    end else begin
        sorting_value_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln43_reg_5294_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln18_reg_5206 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sorting_value_V_we0 = 1'b1;
    end else begin
        sorting_value_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln18_fu_4905_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln18_fu_4905_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((tmp_fu_4922_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln25_fu_4934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln39_fu_5035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((n_out_full_n == 1'b0) | (n_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1249 = (((trunc_ln40_fu_5041_p1 == 4'd0) & (icmp_ln39_fu_5035_p2 == 1'd0)) | ((trunc_ln40_fu_5041_p1 == 4'd15) & (icmp_ln39_fu_5035_p2 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2794 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2254 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2200 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2146 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2092 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2038 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1984 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2740 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2686 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2632 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2578 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2470 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2416 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2362 = 'bx;

assign ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2308 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4851 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4311 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4257 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4203 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4149 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4095 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4041 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4797 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4743 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4689 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4635 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4581 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4527 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4473 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4419 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4365 = 'bx;

assign digit_V_fu_4972_p1 = lshr_ln1503_fu_4967_p2[3:0];

assign digit_histogram_0_V_fu_5013_p2 = (32'd1 + t_V_fu_4976_p18);

assign digit_location_0_V_fu_5171_p2 = (t_V_2_fu_5126_p18 + 32'd1);

assign digit_location_1_V_fu_5083_p2 = (phi_ln215_1_fu_5045_p18 + ap_phi_mux_phi_ln215_phi_fu_3027_p30);

assign i_1_fu_5104_p2 = (i6_0_i_i_reg_3013 + 5'd1);

assign i_fu_4940_p2 = (i_0_i_i_reg_890 + 5'd1);

assign icmp_ln18_fu_4905_p2 = ((j_0_i_i_reg_319 == n_read_reg_5199) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_4934_p2 = ((i_0_i_i_reg_890 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_4950_p2 = ((j5_0_i_i_reg_1781 == n_read_reg_5199) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_5035_p2 = ((i6_0_i_i_reg_3013 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_5110_p2 = ((j7_0_i_i_reg_3839 == n_read_reg_5199) ? 1'b1 : 1'b0);

assign in_frequency_V_address0 = zext_ln19_fu_4916_p1;

assign in_value_V_address0 = zext_ln19_fu_4916_p1;

assign j_1_fu_4955_p2 = (j5_0_i_i_reg_1781 + 32'd1);

assign j_2_fu_5115_p2 = (j7_0_i_i_reg_3839 + 32'd1);

assign j_fu_4910_p2 = (j_0_i_i_reg_319 + 32'd1);

assign lshr_ln1503_fu_4967_p2 = sorting_frequency_V_q0 >> zext_ln23_reg_5235;

assign n_out_din = n_dout;

assign out_frequency_V_address0 = zext_ln544_fu_5163_p1;

assign out_frequency_V_d0 = previous_sorting_fre_q0;

assign out_value_V_address0 = zext_ln544_fu_5163_p1;

assign out_value_V_d0 = previous_sorting_val_q0;

assign phi_ln215_1_fu_5045_p17 = i6_0_i_i_reg_3013[3:0];

assign shift_fu_5193_p2 = (op2_assign_reg_702 + 6'd4);

assign tmp_fu_4922_p3 = op2_assign_reg_702[32'd5];

assign trunc_ln321_fu_4946_p1 = i_0_i_i_reg_890[3:0];

assign trunc_ln40_fu_5041_p1 = i6_0_i_i_reg_3013[3:0];

assign zext_ln19_fu_4916_p1 = j_0_i_i_reg_319;

assign zext_ln23_fu_4930_p1 = op2_assign_reg_702;

assign zext_ln31_fu_4961_p1 = j5_0_i_i_reg_1781;

assign zext_ln44_fu_5121_p1 = j7_0_i_i_reg_3839;

assign zext_ln544_fu_5163_p1 = t_V_2_fu_5126_p18;

always @ (posedge ap_clk) begin
    zext_ln19_reg_5215[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln23_reg_5235[31:6] <= 26'b00000000000000000000000000;
    zext_ln31_reg_5260[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln31_reg_5260_pp2_iter1_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln44_reg_5303[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //sort
