{"files":[{"patch":"@@ -495,1 +495,2 @@\n-  load_long_misaligned(ch2, Address(result), ch1); \/\/ can use ch1 as temp register here as it will be trashed by next mv anyway\n+  \/\/ if isLL is false then read granularity can be 2\n+  load_long_misaligned(ch2, Address(result), ch1, isLL ? 1 : 2); \/\/ can use ch1 as temp register here as it will be trashed by next mv anyway\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":2,"deletions":1,"binary":false,"changes":3,"status":"modified"}]}