
LSA08 BlackPill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e530  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800e6d0  0800e6d0  0000f6d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ebe0  0800ebe0  000102e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ebe0  0800ebe0  0000fbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ebe8  0800ebe8  000102e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ebe8  0800ebe8  0000fbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ebec  0800ebec  0000fbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e4  20000000  0800ebf0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001664  200002e8  0800eed4  000102e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000194c  0800eed4  0001094c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017454  00000000  00000000  00010314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039aa  00000000  00000000  00027768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  0002b118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fa6  00000000  00000000  0002c570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a276  00000000  00000000  0002d516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019720  00000000  00000000  0004778c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093f28  00000000  00000000  00060eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000f4dd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006af4  00000000  00000000  000f4e5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000fb950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e8 	.word	0x200002e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e6b8 	.word	0x0800e6b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ec 	.word	0x200002ec
 80001dc:	0800e6b8 	.word	0x0800e6b8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ffc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001000:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	2b00      	cmp	r3, #0
 800100a:	d013      	beq.n	8001034 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800100c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001010:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001014:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00b      	beq.n	8001034 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800101c:	e000      	b.n	8001020 <ITM_SendChar+0x2c>
    {
      __NOP();
 800101e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001020:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d0f9      	beq.n	800101e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800102a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	b2d2      	uxtb	r2, r2
 8001032:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001034:	687b      	ldr	r3, [r7, #4]
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_write>:
	HAL_UART_Transmit(&huart1, packet, 4, 10);
	HAL_Delay(10);

}

int _write(int file, char *ptr, int len) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	e009      	b.n	8001068 <_write+0x26>
		ITM_SendChar(*ptr++);
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	1c5a      	adds	r2, r3, #1
 8001058:	60ba      	str	r2, [r7, #8]
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ffc9 	bl	8000ff4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	3301      	adds	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	429a      	cmp	r2, r3
 800106e:	dbf1      	blt.n	8001054 <_write+0x12>
	}
	return len;
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <line_data>:
uint8_t line_data() {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	2101      	movs	r1, #1
 8001084:	480b      	ldr	r0, [pc, #44]	@ (80010b4 <line_data+0x38>)
 8001086:	f001 fa71 	bl	800256c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800108a:	2001      	movs	r0, #1
 800108c:	f000 ff22 	bl	8001ed4 <HAL_Delay>
	HAL_UART_Receive(&huart1, (uint8_t*) rxBuffer, sizeof(rxBuffer), 10);
 8001090:	230a      	movs	r3, #10
 8001092:	2201      	movs	r2, #1
 8001094:	4908      	ldr	r1, [pc, #32]	@ (80010b8 <line_data+0x3c>)
 8001096:	4809      	ldr	r0, [pc, #36]	@ (80010bc <line_data+0x40>)
 8001098:	f003 ffa2 	bl	8004fe0 <HAL_UART_Receive>
	HAL_Delay(1);
 800109c:	2001      	movs	r0, #1
 800109e:	f000 ff19 	bl	8001ed4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2101      	movs	r1, #1
 80010a6:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <line_data+0x38>)
 80010a8:	f001 fa60 	bl	800256c <HAL_GPIO_WritePin>

	return rxBuffer[0];
 80010ac:	4b02      	ldr	r3, [pc, #8]	@ (80010b8 <line_data+0x3c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40020400 	.word	0x40020400
 80010b8:	20000410 	.word	0x20000410
 80010bc:	200003c8 	.word	0x200003c8

080010c0 <setMotorSpeed>:
int junction_data() {
	int j_data = HAL_GPIO_ReadPin(JPULSE_GPIO_Port, JPULSE_Pin);
	return j_data;
}

void setMotorSpeed(uint8_t motor, int32_t speed) {
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	71fb      	strb	r3, [r7, #7]
	uint16_t pwm = abs(speed);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	bfb8      	it	lt
 80010d2:	425b      	neglt	r3, r3
 80010d4:	81fb      	strh	r3, [r7, #14]
	if (pwm > 200)
 80010d6:	89fb      	ldrh	r3, [r7, #14]
 80010d8:	2bc8      	cmp	r3, #200	@ 0xc8
 80010da:	d901      	bls.n	80010e0 <setMotorSpeed+0x20>
		pwm = 200;
 80010dc:	23c8      	movs	r3, #200	@ 0xc8
 80010de:	81fb      	strh	r3, [r7, #14]

	if (motor == 0) { // Motor 1
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d112      	bne.n	800110c <setMotorSpeed+0x4c>
		if (speed > 0) {
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	dd07      	ble.n	80010fc <setMotorSpeed+0x3c>
			TIM2->CCR1 = pwm;  // Set PWM duty cycle for channel 1
 80010ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f0:	89fb      	ldrh	r3, [r7, #14]
 80010f2:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM3->CCR1 = 0;          // Set PWM duty cycle for channel 2
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <setMotorSpeed+0x80>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM3->CCR3 = 0;          // Set PWM duty cycle for channel 3
			TIM3->CCR4 = pwm;  // Set PWM duty cycle for channel 4
		}
	}

}
 80010fa:	e01a      	b.n	8001132 <setMotorSpeed+0x72>
			TIM2->CCR1 = 0;          // Set PWM duty cycle for channel 1
 80010fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001100:	2200      	movs	r2, #0
 8001102:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM3->CCR1 = pwm;  // Set PWM duty cycle for channel 2
 8001104:	4a0e      	ldr	r2, [pc, #56]	@ (8001140 <setMotorSpeed+0x80>)
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800110a:	e012      	b.n	8001132 <setMotorSpeed+0x72>
	} else if (motor == 1) { // Motor 2
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d10f      	bne.n	8001132 <setMotorSpeed+0x72>
		if (speed > 0) {
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	dd06      	ble.n	8001126 <setMotorSpeed+0x66>
			TIM3->CCR3 = pwm;  // Set PWM duty cycle for channel 3
 8001118:	4a09      	ldr	r2, [pc, #36]	@ (8001140 <setMotorSpeed+0x80>)
 800111a:	89fb      	ldrh	r3, [r7, #14]
 800111c:	63d3      	str	r3, [r2, #60]	@ 0x3c
			TIM3->CCR4 = 0;          // Set PWM duty cycle for channel 4
 800111e:	4b08      	ldr	r3, [pc, #32]	@ (8001140 <setMotorSpeed+0x80>)
 8001120:	2200      	movs	r2, #0
 8001122:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001124:	e005      	b.n	8001132 <setMotorSpeed+0x72>
			TIM3->CCR3 = 0;          // Set PWM duty cycle for channel 3
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <setMotorSpeed+0x80>)
 8001128:	2200      	movs	r2, #0
 800112a:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM3->CCR4 = pwm;  // Set PWM duty cycle for channel 4
 800112c:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <setMotorSpeed+0x80>)
 800112e:	89fb      	ldrh	r3, [r7, #14]
 8001130:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001132:	bf00      	nop
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40000400 	.word	0x40000400
 8001144:	00000000 	.word	0x00000000

08001148 <computePID>:

void computePID(double error, int32_t input) {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
 800114e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001152:	6078      	str	r0, [r7, #4]

	double timeChange = (double) (HAL_GetTick() - lastTime);
 8001154:	f000 feb2 	bl	8001ebc <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	4b8f      	ldr	r3, [pc, #572]	@ (8001398 <computePID+0x250>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f9d7 	bl	8000514 <__aeabi_ui2d>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	e9c7 2304 	strd	r2, r3, [r7, #16]

	P = kp * error;
 800116e:	a386      	add	r3, pc, #536	@ (adr r3, 8001388 <computePID+0x240>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001178:	f7ff fa46 	bl	8000608 <__aeabi_dmul>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	4986      	ldr	r1, [pc, #536]	@ (800139c <computePID+0x254>)
 8001182:	e9c1 2300 	strd	r2, r3, [r1]
	I += ki * error * timeChange;
 8001186:	a382      	add	r3, pc, #520	@ (adr r3, 8001390 <computePID+0x248>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001190:	f7ff fa3a 	bl	8000608 <__aeabi_dmul>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4610      	mov	r0, r2
 800119a:	4619      	mov	r1, r3
 800119c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011a0:	f7ff fa32 	bl	8000608 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	4b7c      	ldr	r3, [pc, #496]	@ (80013a0 <computePID+0x258>)
 80011ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b2:	f7ff f873 	bl	800029c <__adddf3>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4979      	ldr	r1, [pc, #484]	@ (80013a0 <computePID+0x258>)
 80011bc:	e9c1 2300 	strd	r2, r3, [r1]
	if (I > integralMax) I = integralMax;
 80011c0:	4b77      	ldr	r3, [pc, #476]	@ (80013a0 <computePID+0x258>)
 80011c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011c6:	4b77      	ldr	r3, [pc, #476]	@ (80013a4 <computePID+0x25c>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff fcac 	bl	8000b28 <__aeabi_dcmpgt>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d005      	beq.n	80011e2 <computePID+0x9a>
 80011d6:	4b73      	ldr	r3, [pc, #460]	@ (80013a4 <computePID+0x25c>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	4970      	ldr	r1, [pc, #448]	@ (80013a0 <computePID+0x258>)
 80011de:	e9c1 2300 	strd	r2, r3, [r1]
	if (I < integralMin) I = integralMin;
 80011e2:	4b6f      	ldr	r3, [pc, #444]	@ (80013a0 <computePID+0x258>)
 80011e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011e8:	4b6f      	ldr	r3, [pc, #444]	@ (80013a8 <computePID+0x260>)
 80011ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ee:	f7ff fc7d 	bl	8000aec <__aeabi_dcmplt>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d005      	beq.n	8001204 <computePID+0xbc>
 80011f8:	4b6b      	ldr	r3, [pc, #428]	@ (80013a8 <computePID+0x260>)
 80011fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fe:	4968      	ldr	r1, [pc, #416]	@ (80013a0 <computePID+0x258>)
 8001200:	e9c1 2300 	strd	r2, r3, [r1]
	D = kd * (input - lastInput) / timeChange;
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff f995 	bl	8000534 <__aeabi_i2d>
 800120a:	4b68      	ldr	r3, [pc, #416]	@ (80013ac <computePID+0x264>)
 800120c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001210:	f7ff f842 	bl	8000298 <__aeabi_dsub>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	4b63      	ldr	r3, [pc, #396]	@ (80013b0 <computePID+0x268>)
 8001222:	f7ff f9f1 	bl	8000608 <__aeabi_dmul>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001232:	f7ff fb13 	bl	800085c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	495e      	ldr	r1, [pc, #376]	@ (80013b4 <computePID+0x26c>)
 800123c:	e9c1 2300 	strd	r2, r3, [r1]

	correction = P + I + D;
 8001240:	4b56      	ldr	r3, [pc, #344]	@ (800139c <computePID+0x254>)
 8001242:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001246:	4b56      	ldr	r3, [pc, #344]	@ (80013a0 <computePID+0x258>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f826 	bl	800029c <__adddf3>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	4b56      	ldr	r3, [pc, #344]	@ (80013b4 <computePID+0x26c>)
 800125a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125e:	f7ff f81d 	bl	800029c <__adddf3>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4954      	ldr	r1, [pc, #336]	@ (80013b8 <computePID+0x270>)
 8001268:	e9c1 2300 	strd	r2, r3, [r1]
	lastInput = input;
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f961 	bl	8000534 <__aeabi_i2d>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	494d      	ldr	r1, [pc, #308]	@ (80013ac <computePID+0x264>)
 8001278:	e9c1 2300 	strd	r2, r3, [r1]
	lastTime = HAL_GetTick();
 800127c:	f000 fe1e 	bl	8001ebc <HAL_GetTick>
 8001280:	4603      	mov	r3, r0
 8001282:	4a45      	ldr	r2, [pc, #276]	@ (8001398 <computePID+0x250>)
 8001284:	6013      	str	r3, [r2, #0]
	correction = floor(correction);
 8001286:	4b4c      	ldr	r3, [pc, #304]	@ (80013b8 <computePID+0x270>)
 8001288:	ed93 7b00 	vldr	d7, [r3]
 800128c:	eeb0 0a47 	vmov.f32	s0, s14
 8001290:	eef0 0a67 	vmov.f32	s1, s15
 8001294:	f00d f994 	bl	800e5c0 <floor>
 8001298:	eeb0 7a40 	vmov.f32	s14, s0
 800129c:	eef0 7a60 	vmov.f32	s15, s1
 80012a0:	4b45      	ldr	r3, [pc, #276]	@ (80013b8 <computePID+0x270>)
 80012a2:	ed83 7b00 	vstr	d7, [r3]
//	base_speed_right = floor(base_speed_right);
//	base_speed_left = floor(base_speed_left);

	printf("input = %ld\n", input);
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	4844      	ldr	r0, [pc, #272]	@ (80013bc <computePID+0x274>)
 80012aa:	f009 fd37 	bl	800ad1c <iprintf>
	printf("lastinput = %lf\n", lastInput);
 80012ae:	4b3f      	ldr	r3, [pc, #252]	@ (80013ac <computePID+0x264>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	4842      	ldr	r0, [pc, #264]	@ (80013c0 <computePID+0x278>)
 80012b6:	f009 fd31 	bl	800ad1c <iprintf>
	printf("error = %f\n", error);
 80012ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012be:	4841      	ldr	r0, [pc, #260]	@ (80013c4 <computePID+0x27c>)
 80012c0:	f009 fd2c 	bl	800ad1c <iprintf>
	printf("P = %f\n", P);
 80012c4:	4b35      	ldr	r3, [pc, #212]	@ (800139c <computePID+0x254>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	483f      	ldr	r0, [pc, #252]	@ (80013c8 <computePID+0x280>)
 80012cc:	f009 fd26 	bl	800ad1c <iprintf>
	printf("I = %f\n", I);
 80012d0:	4b33      	ldr	r3, [pc, #204]	@ (80013a0 <computePID+0x258>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	483d      	ldr	r0, [pc, #244]	@ (80013cc <computePID+0x284>)
 80012d8:	f009 fd20 	bl	800ad1c <iprintf>
	printf("D = %f\n", D);
 80012dc:	4b35      	ldr	r3, [pc, #212]	@ (80013b4 <computePID+0x26c>)
 80012de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e2:	483b      	ldr	r0, [pc, #236]	@ (80013d0 <computePID+0x288>)
 80012e4:	f009 fd1a 	bl	800ad1c <iprintf>
//	base_speed_right -= correction;
//	base_speed_left += correction;
	printf("correction = %f\n", correction);
 80012e8:	4b33      	ldr	r3, [pc, #204]	@ (80013b8 <computePID+0x270>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	4839      	ldr	r0, [pc, #228]	@ (80013d4 <computePID+0x28c>)
 80012f0:	f009 fd14 	bl	800ad1c <iprintf>
//	printf("motor0: %f, motor1:%f\n" ,base_speed_left,base_speed_right);
//	setMotorSpeed(0, base_speed_left);
//	setMotorSpeed(1, base_speed_right);
	printf("motor0: %f, motor1:%f\n", base_speed + correction,
 80012f4:	4b38      	ldr	r3, [pc, #224]	@ (80013d8 <computePID+0x290>)
 80012f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012fa:	4b2f      	ldr	r3, [pc, #188]	@ (80013b8 <computePID+0x270>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7fe ffcc 	bl	800029c <__adddf3>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4614      	mov	r4, r2
 800130a:	461d      	mov	r5, r3
 800130c:	4b32      	ldr	r3, [pc, #200]	@ (80013d8 <computePID+0x290>)
 800130e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001312:	4b29      	ldr	r3, [pc, #164]	@ (80013b8 <computePID+0x270>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	f7fe ffbe 	bl	8000298 <__aeabi_dsub>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	e9cd 2300 	strd	r2, r3, [sp]
 8001324:	4622      	mov	r2, r4
 8001326:	462b      	mov	r3, r5
 8001328:	482c      	ldr	r0, [pc, #176]	@ (80013dc <computePID+0x294>)
 800132a:	f009 fcf7 	bl	800ad1c <iprintf>
			base_speed - correction);
	setMotorSpeed(0, base_speed + correction);
 800132e:	4b2a      	ldr	r3, [pc, #168]	@ (80013d8 <computePID+0x290>)
 8001330:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001334:	4b20      	ldr	r3, [pc, #128]	@ (80013b8 <computePID+0x270>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	f7fe ffaf 	bl	800029c <__adddf3>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	f7ff fc0f 	bl	8000b68 <__aeabi_d2iz>
 800134a:	4603      	mov	r3, r0
 800134c:	4619      	mov	r1, r3
 800134e:	2000      	movs	r0, #0
 8001350:	f7ff feb6 	bl	80010c0 <setMotorSpeed>
	setMotorSpeed(1, base_speed - correction);
 8001354:	4b20      	ldr	r3, [pc, #128]	@ (80013d8 <computePID+0x290>)
 8001356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800135a:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <computePID+0x270>)
 800135c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001360:	f7fe ff9a 	bl	8000298 <__aeabi_dsub>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4610      	mov	r0, r2
 800136a:	4619      	mov	r1, r3
 800136c:	f7ff fbfc 	bl	8000b68 <__aeabi_d2iz>
 8001370:	4603      	mov	r3, r0
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fea3 	bl	80010c0 <setMotorSpeed>

}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bdb0      	pop	{r4, r5, r7, pc}
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	33333333 	.word	0x33333333
 800138c:	401f3333 	.word	0x401f3333
 8001390:	a0b5ed8d 	.word	0xa0b5ed8d
 8001394:	3ed0c6f7 	.word	0x3ed0c6f7
 8001398:	20000330 	.word	0x20000330
 800139c:	20000308 	.word	0x20000308
 80013a0:	20000310 	.word	0x20000310
 80013a4:	20000010 	.word	0x20000010
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000328 	.word	0x20000328
 80013b0:	3fe00000 	.word	0x3fe00000
 80013b4:	20000318 	.word	0x20000318
 80013b8:	20000320 	.word	0x20000320
 80013bc:	0800e6d0 	.word	0x0800e6d0
 80013c0:	0800e6e0 	.word	0x0800e6e0
 80013c4:	0800e6f4 	.word	0x0800e6f4
 80013c8:	0800e700 	.word	0x0800e700
 80013cc:	0800e708 	.word	0x0800e708
 80013d0:	0800e710 	.word	0x0800e710
 80013d4:	0800e718 	.word	0x0800e718
 80013d8:	20000018 	.word	0x20000018
 80013dc:	0800e72c 	.word	0x0800e72c

080013e0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013e6:	f000 fd03 	bl	8001df0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013ea:	f000 f899 	bl	8001520 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013ee:	f000 fa2d 	bl	800184c <MX_GPIO_Init>
	MX_TIM2_Init();
 80013f2:	f000 f901 	bl	80015f8 <MX_TIM2_Init>
	MX_TIM3_Init();
 80013f6:	f000 f973 	bl	80016e0 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 80013fa:	f000 f9fd 	bl	80017f8 <MX_USART1_UART_Init>
	MX_USB_DEVICE_Init();
 80013fe:	f008 f875 	bl	80094ec <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */
//    send_to_lsa('C', 0);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001402:	2100      	movs	r1, #0
 8001404:	4841      	ldr	r0, [pc, #260]	@ (800150c <main+0x12c>)
 8001406:	f003 f81b 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800140a:	210c      	movs	r1, #12
 800140c:	483f      	ldr	r0, [pc, #252]	@ (800150c <main+0x12c>)
 800140e:	f003 f817 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001412:	2108      	movs	r1, #8
 8001414:	483d      	ldr	r0, [pc, #244]	@ (800150c <main+0x12c>)
 8001416:	f003 f813 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800141a:	2100      	movs	r1, #0
 800141c:	483c      	ldr	r0, [pc, #240]	@ (8001510 <main+0x130>)
 800141e:	f003 f80f 	bl	8004440 <HAL_TIM_PWM_Start>
//  HAL_Delay(6000);
	HAL_Delay(2000);
 8001422:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001426:	f000 fd55 	bl	8001ed4 <HAL_Delay>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		int input = line_data();
 800142a:	f7ff fe27 	bl	800107c <line_data>
 800142e:	4603      	mov	r3, r0
 8001430:	60fb      	str	r3, [r7, #12]
//		printf("Input: %d\n", input);
//		printf("Turn: %d\n", turn);
//		printf("junction: %d\n", junction);
		turn = input > 50 && input <= 70 ? 1 : input < 20 ? -1 : turn;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2b32      	cmp	r3, #50	@ 0x32
 8001436:	dd02      	ble.n	800143e <main+0x5e>
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b46      	cmp	r3, #70	@ 0x46
 800143c:	dd08      	ble.n	8001450 <main+0x70>
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2b13      	cmp	r3, #19
 8001442:	dd02      	ble.n	800144a <main+0x6a>
 8001444:	4b33      	ldr	r3, [pc, #204]	@ (8001514 <main+0x134>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	e003      	b.n	8001452 <main+0x72>
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e000      	b.n	8001452 <main+0x72>
 8001450:	2301      	movs	r3, #1
 8001452:	4a30      	ldr	r2, [pc, #192]	@ (8001514 <main+0x134>)
 8001454:	6013      	str	r3, [r2, #0]
//		    } else if (turn == -1) {
//		        turn = 1;
//		    }
//		}

		if (turn) {
 8001456:	4b2f      	ldr	r3, [pc, #188]	@ (8001514 <main+0x134>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d027      	beq.n	80014ae <main+0xce>
			while (input == 255) {
 800145e:	e01f      	b.n	80014a0 <main+0xc0>
				if (turn == 1) {
 8001460:	4b2c      	ldr	r3, [pc, #176]	@ (8001514 <main+0x134>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d109      	bne.n	800147c <main+0x9c>
					setMotorSpeed(0, 150);
 8001468:	2196      	movs	r1, #150	@ 0x96
 800146a:	2000      	movs	r0, #0
 800146c:	f7ff fe28 	bl	80010c0 <setMotorSpeed>
					setMotorSpeed(1, -150);
 8001470:	f06f 0195 	mvn.w	r1, #149	@ 0x95
 8001474:	2001      	movs	r0, #1
 8001476:	f7ff fe23 	bl	80010c0 <setMotorSpeed>
 800147a:	e00d      	b.n	8001498 <main+0xb8>
				} else if(turn == -1) {
 800147c:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <main+0x134>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001484:	d108      	bne.n	8001498 <main+0xb8>
					setMotorSpeed(0, -150);
 8001486:	f06f 0195 	mvn.w	r1, #149	@ 0x95
 800148a:	2000      	movs	r0, #0
 800148c:	f7ff fe18 	bl	80010c0 <setMotorSpeed>
					setMotorSpeed(1, 150);
 8001490:	2196      	movs	r1, #150	@ 0x96
 8001492:	2001      	movs	r0, #1
 8001494:	f7ff fe14 	bl	80010c0 <setMotorSpeed>
				}
				input = line_data();
 8001498:	f7ff fdf0 	bl	800107c <line_data>
 800149c:	4603      	mov	r3, r0
 800149e:	60fb      	str	r3, [r7, #12]
			while (input == 255) {
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2bff      	cmp	r3, #255	@ 0xff
 80014a4:	d0dc      	beq.n	8001460 <main+0x80>
			}
//			turn = 0;
//			continue;
			input = line_data();
 80014a6:	f7ff fde9 	bl	800107c <line_data>
 80014aa:	4603      	mov	r3, r0
 80014ac:	60fb      	str	r3, [r7, #12]
		}
//		turn = 0;
		turn = input > 52 && input <= 70 ? 1 : input < 20 ? -1 : turn;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2b34      	cmp	r3, #52	@ 0x34
 80014b2:	dd02      	ble.n	80014ba <main+0xda>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b46      	cmp	r3, #70	@ 0x46
 80014b8:	dd08      	ble.n	80014cc <main+0xec>
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2b13      	cmp	r3, #19
 80014be:	dd02      	ble.n	80014c6 <main+0xe6>
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <main+0x134>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	e003      	b.n	80014ce <main+0xee>
 80014c6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ca:	e000      	b.n	80014ce <main+0xee>
 80014cc:	2301      	movs	r3, #1
 80014ce:	4a11      	ldr	r2, [pc, #68]	@ (8001514 <main+0x134>)
 80014d0:	6013      	str	r3, [r2, #0]
		if (input == 255) {
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2bff      	cmp	r3, #255	@ 0xff
 80014d6:	d017      	beq.n	8001508 <main+0x128>
//				HAL_Delay(200);
//			}
//			input = line_data();
//		}
//	else{
		double error = input - setpoint;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <main+0x138>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f827 	bl	8000534 <__aeabi_i2d>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	e9c7 2300 	strd	r2, r3, [r7]
//		if(turn){
//			error = error * 1.25;
//		}
		computePID(error, input);
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	ed97 0b00 	vldr	d0, [r7]
 80014f4:	f7ff fe28 	bl	8001148 <computePID>
//		printf("\n");
//		flag = 0;
//		__HAL_UART_ENABLE_IT(&huart2 , UART_IT_RXNE);
//
//	}
		printf("line: %d\n", line_data());
 80014f8:	f7ff fdc0 	bl	800107c <line_data>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4619      	mov	r1, r3
 8001500:	4806      	ldr	r0, [pc, #24]	@ (800151c <main+0x13c>)
 8001502:	f009 fc0b 	bl	800ad1c <iprintf>
 8001506:	e790      	b.n	800142a <main+0x4a>
			continue;
 8001508:	bf00      	nop
	while (1) {
 800150a:	e78e      	b.n	800142a <main+0x4a>
 800150c:	20000380 	.word	0x20000380
 8001510:	20000338 	.word	0x20000338
 8001514:	20000334 	.word	0x20000334
 8001518:	20000000 	.word	0x20000000
 800151c:	0800e744 	.word	0x0800e744

08001520 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b094      	sub	sp, #80	@ 0x50
 8001524:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001526:	f107 0320 	add.w	r3, r7, #32
 800152a:	2230      	movs	r2, #48	@ 0x30
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f009 fc69 	bl	800ae06 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	4b29      	ldr	r3, [pc, #164]	@ (80015f0 <SystemClock_Config+0xd0>)
 800154a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154c:	4a28      	ldr	r2, [pc, #160]	@ (80015f0 <SystemClock_Config+0xd0>)
 800154e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001552:	6413      	str	r3, [r2, #64]	@ 0x40
 8001554:	4b26      	ldr	r3, [pc, #152]	@ (80015f0 <SystemClock_Config+0xd0>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001560:	2300      	movs	r3, #0
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	4b23      	ldr	r3, [pc, #140]	@ (80015f4 <SystemClock_Config+0xd4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800156c:	4a21      	ldr	r2, [pc, #132]	@ (80015f4 <SystemClock_Config+0xd4>)
 800156e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4b1f      	ldr	r3, [pc, #124]	@ (80015f4 <SystemClock_Config+0xd4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001580:	2301      	movs	r3, #1
 8001582:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001584:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158a:	2302      	movs	r3, #2
 800158c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800158e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001592:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8001594:	2319      	movs	r3, #25
 8001596:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001598:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800159c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800159e:	2304      	movs	r3, #4
 80015a0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80015a2:	2307      	movs	r3, #7
 80015a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80015a6:	f107 0320 	add.w	r3, r7, #32
 80015aa:	4618      	mov	r0, r3
 80015ac:	f002 fa48 	bl	8003a40 <HAL_RCC_OscConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0x9a>
		Error_Handler();
 80015b6:	f000 f9bf 	bl	8001938 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80015ba:	230f      	movs	r3, #15
 80015bc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015be:	2302      	movs	r3, #2
 80015c0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ca:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	2102      	movs	r1, #2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f002 fcaa 	bl	8003f30 <HAL_RCC_ClockConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0xc6>
		Error_Handler();
 80015e2:	f000 f9a9 	bl	8001938 <Error_Handler>
	}
}
 80015e6:	bf00      	nop
 80015e8:	3750      	adds	r7, #80	@ 0x50
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40007000 	.word	0x40007000

080015f8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08e      	sub	sp, #56	@ 0x38
 80015fc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80015fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800160c:	f107 0320 	add.w	r3, r7, #32
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
 8001624:	615a      	str	r2, [r3, #20]
 8001626:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001628:	4b2c      	ldr	r3, [pc, #176]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800162a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800162e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 21 - 1;
 8001630:	4b2a      	ldr	r3, [pc, #168]	@ (80016dc <MX_TIM2_Init+0xe4>)
 8001632:	2214      	movs	r2, #20
 8001634:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001636:	4b29      	ldr	r3, [pc, #164]	@ (80016dc <MX_TIM2_Init+0xe4>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 200;
 800163c:	4b27      	ldr	r3, [pc, #156]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800163e:	22c8      	movs	r2, #200	@ 0xc8
 8001640:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001642:	4b26      	ldr	r3, [pc, #152]	@ (80016dc <MX_TIM2_Init+0xe4>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001648:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800164e:	4823      	ldr	r0, [pc, #140]	@ (80016dc <MX_TIM2_Init+0xe4>)
 8001650:	f002 fe4e 	bl	80042f0 <HAL_TIM_Base_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM2_Init+0x66>
		Error_Handler();
 800165a:	f000 f96d 	bl	8001938 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800165e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001662:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001664:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001668:	4619      	mov	r1, r3
 800166a:	481c      	ldr	r0, [pc, #112]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800166c:	f003 f85a 	bl	8004724 <HAL_TIM_ConfigClockSource>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM2_Init+0x82>
		Error_Handler();
 8001676:	f000 f95f 	bl	8001938 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800167a:	4818      	ldr	r0, [pc, #96]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800167c:	f002 fe87 	bl	800438e <HAL_TIM_PWM_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM2_Init+0x92>
		Error_Handler();
 8001686:	f000 f957 	bl	8001938 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	4619      	mov	r1, r3
 8001698:	4810      	ldr	r0, [pc, #64]	@ (80016dc <MX_TIM2_Init+0xe4>)
 800169a:	f003 fbe3 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM2_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 80016a4:	f000 f948 	bl	8001938 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016a8:	2360      	movs	r3, #96	@ 0x60
 80016aa:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2200      	movs	r2, #0
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	@ (80016dc <MX_TIM2_Init+0xe4>)
 80016c0:	f002 ff6e 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM2_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 80016ca:	f000 f935 	bl	8001938 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80016ce:	4803      	ldr	r0, [pc, #12]	@ (80016dc <MX_TIM2_Init+0xe4>)
 80016d0:	f000 f996 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 80016d4:	bf00      	nop
 80016d6:	3738      	adds	r7, #56	@ 0x38
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000338 	.word	0x20000338

080016e0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08e      	sub	sp, #56	@ 0x38
 80016e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80016e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80016f4:	f107 0320 	add.w	r3, r7, #32
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
 800170c:	615a      	str	r2, [r3, #20]
 800170e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001710:	4b37      	ldr	r3, [pc, #220]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001712:	4a38      	ldr	r2, [pc, #224]	@ (80017f4 <MX_TIM3_Init+0x114>)
 8001714:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 21 - 1;
 8001716:	4b36      	ldr	r3, [pc, #216]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001718:	2214      	movs	r2, #20
 800171a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171c:	4b34      	ldr	r3, [pc, #208]	@ (80017f0 <MX_TIM3_Init+0x110>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 200;
 8001722:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001724:	22c8      	movs	r2, #200	@ 0xc8
 8001726:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001728:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <MX_TIM3_Init+0x110>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800172e:	4b30      	ldr	r3, [pc, #192]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001730:	2280      	movs	r2, #128	@ 0x80
 8001732:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001734:	482e      	ldr	r0, [pc, #184]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001736:	f002 fddb 	bl	80042f0 <HAL_TIM_Base_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM3_Init+0x64>
		Error_Handler();
 8001740:	f000 f8fa 	bl	8001938 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800174a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800174e:	4619      	mov	r1, r3
 8001750:	4827      	ldr	r0, [pc, #156]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001752:	f002 ffe7 	bl	8004724 <HAL_TIM_ConfigClockSource>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM3_Init+0x80>
		Error_Handler();
 800175c:	f000 f8ec 	bl	8001938 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001760:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001762:	f002 fe14 	bl	800438e <HAL_TIM_PWM_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM3_Init+0x90>
		Error_Handler();
 800176c:	f000 f8e4 	bl	8001938 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001770:	2300      	movs	r3, #0
 8001772:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001774:	2300      	movs	r3, #0
 8001776:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001778:	f107 0320 	add.w	r3, r7, #32
 800177c:	4619      	mov	r1, r3
 800177e:	481c      	ldr	r0, [pc, #112]	@ (80017f0 <MX_TIM3_Init+0x110>)
 8001780:	f003 fb70 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM3_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 800178a:	f000 f8d5 	bl	8001938 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178e:	2360      	movs	r3, #96	@ 0x60
 8001790:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2200      	movs	r2, #0
 80017a2:	4619      	mov	r1, r3
 80017a4:	4812      	ldr	r0, [pc, #72]	@ (80017f0 <MX_TIM3_Init+0x110>)
 80017a6:	f002 fefb 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0xd4>
			!= HAL_OK) {
		Error_Handler();
 80017b0:	f000 f8c2 	bl	8001938 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	2208      	movs	r2, #8
 80017b8:	4619      	mov	r1, r3
 80017ba:	480d      	ldr	r0, [pc, #52]	@ (80017f0 <MX_TIM3_Init+0x110>)
 80017bc:	f002 fef0 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM3_Init+0xea>
			!= HAL_OK) {
		Error_Handler();
 80017c6:	f000 f8b7 	bl	8001938 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	220c      	movs	r2, #12
 80017ce:	4619      	mov	r1, r3
 80017d0:	4807      	ldr	r0, [pc, #28]	@ (80017f0 <MX_TIM3_Init+0x110>)
 80017d2:	f002 fee5 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM3_Init+0x100>
			!= HAL_OK) {
		Error_Handler();
 80017dc:	f000 f8ac 	bl	8001938 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80017e0:	4803      	ldr	r0, [pc, #12]	@ (80017f0 <MX_TIM3_Init+0x110>)
 80017e2:	f000 f90d 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 80017e6:	bf00      	nop
 80017e8:	3738      	adds	r7, #56	@ 0x38
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000380 	.word	0x20000380
 80017f4:	40000400 	.word	0x40000400

080017f8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80017fc:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 80017fe:	4a12      	ldr	r2, [pc, #72]	@ (8001848 <MX_USART1_UART_Init+0x50>)
 8001800:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 8001804:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001808:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800180a:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001810:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001816:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 800181e:	220c      	movs	r2, #12
 8001820:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001822:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800182e:	4805      	ldr	r0, [pc, #20]	@ (8001844 <MX_USART1_UART_Init+0x4c>)
 8001830:	f003 fb86 	bl	8004f40 <HAL_UART_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800183a:	f000 f87d 	bl	8001938 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200003c8 	.word	0x200003c8
 8001848:	40011000 	.word	0x40011000

0800184c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	4b31      	ldr	r3, [pc, #196]	@ (800192c <MX_GPIO_Init+0xe0>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	4a30      	ldr	r2, [pc, #192]	@ (800192c <MX_GPIO_Init+0xe0>)
 800186c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001870:	6313      	str	r3, [r2, #48]	@ 0x30
 8001872:	4b2e      	ldr	r3, [pc, #184]	@ (800192c <MX_GPIO_Init+0xe0>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b2a      	ldr	r3, [pc, #168]	@ (800192c <MX_GPIO_Init+0xe0>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	4a29      	ldr	r2, [pc, #164]	@ (800192c <MX_GPIO_Init+0xe0>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	@ 0x30
 800188e:	4b27      	ldr	r3, [pc, #156]	@ (800192c <MX_GPIO_Init+0xe0>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	4b23      	ldr	r3, [pc, #140]	@ (800192c <MX_GPIO_Init+0xe0>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	4a22      	ldr	r2, [pc, #136]	@ (800192c <MX_GPIO_Init+0xe0>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018aa:	4b20      	ldr	r3, [pc, #128]	@ (800192c <MX_GPIO_Init+0xe0>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GND_Pin | UEN_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80018bc:	481c      	ldr	r0, [pc, #112]	@ (8001930 <MX_GPIO_Init+0xe4>)
 80018be:	f000 fe55 	bl	800256c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GND1_GPIO_Port, GND1_Pin, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018c8:	481a      	ldr	r0, [pc, #104]	@ (8001934 <MX_GPIO_Init+0xe8>)
 80018ca:	f000 fe4f 	bl	800256c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : GND_Pin UEN_Pin */
	GPIO_InitStruct.Pin = GND_Pin | UEN_Pin;
 80018ce:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80018d2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018d8:	2302      	movs	r3, #2
 80018da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	4619      	mov	r1, r3
 80018e6:	4812      	ldr	r0, [pc, #72]	@ (8001930 <MX_GPIO_Init+0xe4>)
 80018e8:	f000 fcbc 	bl	8002264 <HAL_GPIO_Init>

	/*Configure GPIO pin : GND1_Pin */
	GPIO_InitStruct.Pin = GND1_Pin;
 80018ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018f0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018f6:	2302      	movs	r3, #2
 80018f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GND1_GPIO_Port, &GPIO_InitStruct);
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	4619      	mov	r1, r3
 8001904:	480b      	ldr	r0, [pc, #44]	@ (8001934 <MX_GPIO_Init+0xe8>)
 8001906:	f000 fcad 	bl	8002264 <HAL_GPIO_Init>

	/*Configure GPIO pin : JPULSE_Pin */
	GPIO_InitStruct.Pin = JPULSE_Pin;
 800190a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800190e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001910:	2300      	movs	r3, #0
 8001912:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(JPULSE_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4619      	mov	r1, r3
 800191e:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_GPIO_Init+0xe8>)
 8001920:	f000 fca0 	bl	8002264 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001924:	bf00      	nop
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	40020000 	.word	0x40020000
 8001934:	40020400 	.word	0x40020400

08001938 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800193c:	b672      	cpsid	i
}
 800193e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <Error_Handler+0x8>

08001944 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001952:	4a0f      	ldr	r2, [pc, #60]	@ (8001990 <HAL_MspInit+0x4c>)
 8001954:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001958:	6453      	str	r3, [r2, #68]	@ 0x44
 800195a:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <HAL_MspInit+0x4c>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	4a08      	ldr	r2, [pc, #32]	@ (8001990 <HAL_MspInit+0x4c>)
 8001970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001974:	6413      	str	r3, [r2, #64]	@ 0x40
 8001976:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <HAL_MspInit+0x4c>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800

08001994 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019a4:	d10e      	bne.n	80019c4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019c2:	e012      	b.n	80019ea <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0c      	ldr	r2, [pc, #48]	@ (80019fc <HAL_TIM_Base_MspInit+0x68>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10d      	bne.n	80019ea <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	4a08      	ldr	r2, [pc, #32]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_TIM_Base_MspInit+0x64>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40000400 	.word	0x40000400

08001a00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08a      	sub	sp, #40	@ 0x28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a20:	d11e      	bne.n	8001a60 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b31      	ldr	r3, [pc, #196]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a30      	ldr	r2, [pc, #192]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b2e      	ldr	r3, [pc, #184]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a3e:	2320      	movs	r3, #32
 8001a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4825      	ldr	r0, [pc, #148]	@ (8001af0 <HAL_TIM_MspPostInit+0xf0>)
 8001a5a:	f000 fc03 	bl	8002264 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a5e:	e040      	b.n	8001ae2 <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM3)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a23      	ldr	r2, [pc, #140]	@ (8001af4 <HAL_TIM_MspPostInit+0xf4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d13b      	bne.n	8001ae2 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a1e      	ldr	r2, [pc, #120]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b18      	ldr	r3, [pc, #96]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a17      	ldr	r2, [pc, #92]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <HAL_TIM_MspPostInit+0xec>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aa2:	2340      	movs	r3, #64	@ 0x40
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <HAL_TIM_MspPostInit+0xf0>)
 8001abe:	f000 fbd1 	bl	8002264 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	4619      	mov	r1, r3
 8001adc:	4806      	ldr	r0, [pc, #24]	@ (8001af8 <HAL_TIM_MspPostInit+0xf8>)
 8001ade:	f000 fbc1 	bl	8002264 <HAL_GPIO_Init>
}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	@ 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40000400 	.word	0x40000400
 8001af8:	40020400 	.word	0x40020400

08001afc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	@ 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a1d      	ldr	r2, [pc, #116]	@ (8001b90 <HAL_UART_MspInit+0x94>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d134      	bne.n	8001b88 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	4b1c      	ldr	r3, [pc, #112]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	4a1b      	ldr	r2, [pc, #108]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b28:	f043 0310 	orr.w	r3, r3, #16
 8001b2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2e:	4b19      	ldr	r3, [pc, #100]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	f003 0310 	and.w	r3, r3, #16
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	4b15      	ldr	r3, [pc, #84]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_UART_MspInit+0x98>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b56:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b64:	2303      	movs	r3, #3
 8001b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b68:	2307      	movs	r3, #7
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	4619      	mov	r1, r3
 8001b72:	4809      	ldr	r0, [pc, #36]	@ (8001b98 <HAL_UART_MspInit+0x9c>)
 8001b74:	f000 fb76 	bl	8002264 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	2025      	movs	r0, #37	@ 0x25
 8001b7e:	f000 faa8 	bl	80020d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b82:	2025      	movs	r0, #37	@ 0x25
 8001b84:	f000 fac1 	bl	800210a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b88:	bf00      	nop
 8001b8a:	3728      	adds	r7, #40	@ 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40011000 	.word	0x40011000
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020000 	.word	0x40020000

08001b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <NMI_Handler+0x4>

08001ba4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <HardFault_Handler+0x4>

08001bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <MemManage_Handler+0x4>

08001bb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <BusFault_Handler+0x4>

08001bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc0:	bf00      	nop
 8001bc2:	e7fd      	b.n	8001bc0 <UsageFault_Handler+0x4>

08001bc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bf2:	f000 f94f 	bl	8001e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c00:	4802      	ldr	r0, [pc, #8]	@ (8001c0c <USART1_IRQHandler+0x10>)
 8001c02:	f003 fa85 	bl	8005110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200003c8 	.word	0x200003c8

08001c10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c14:	4802      	ldr	r0, [pc, #8]	@ (8001c20 <OTG_FS_IRQHandler+0x10>)
 8001c16:	f000 fe06 	bl	8002826 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200010fc 	.word	0x200010fc

08001c24 <_getpid>:
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	2301      	movs	r3, #1
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <_kill>:
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	f009 f935 	bl	800aeac <__errno>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2216      	movs	r2, #22
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <_exit>:
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff ffe7 	bl	8001c34 <_kill>
 8001c66:	bf00      	nop
 8001c68:	e7fd      	b.n	8001c66 <_exit+0x12>

08001c6a <_read>:
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b086      	sub	sp, #24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	e00a      	b.n	8001c92 <_read+0x28>
 8001c7c:	f3af 8000 	nop.w
 8001c80:	4601      	mov	r1, r0
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	60ba      	str	r2, [r7, #8]
 8001c88:	b2ca      	uxtb	r2, r1
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	dbf0      	blt.n	8001c7c <_read+0x12>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <_close>:
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_fstat>:
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <_isatty>:
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <_lseek>:
 8001cf2:	b480      	push	{r7}
 8001cf4:	b085      	sub	sp, #20
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	60f8      	str	r0, [r7, #12]
 8001cfa:	60b9      	str	r1, [r7, #8]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <_sbrk>:
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	4a14      	ldr	r2, [pc, #80]	@ (8001d68 <_sbrk+0x5c>)
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <_sbrk+0x60>)
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	4b13      	ldr	r3, [pc, #76]	@ (8001d70 <_sbrk+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d102      	bne.n	8001d2e <_sbrk+0x22>
 8001d28:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <_sbrk+0x64>)
 8001d2a:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <_sbrk+0x68>)
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <_sbrk+0x64>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d207      	bcs.n	8001d4c <_sbrk+0x40>
 8001d3c:	f009 f8b6 	bl	800aeac <__errno>
 8001d40:	4603      	mov	r3, r0
 8001d42:	220c      	movs	r2, #12
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4a:	e009      	b.n	8001d60 <_sbrk+0x54>
 8001d4c:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <_sbrk+0x64>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b07      	ldr	r3, [pc, #28]	@ (8001d70 <_sbrk+0x64>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4413      	add	r3, r2
 8001d5a:	4a05      	ldr	r2, [pc, #20]	@ (8001d70 <_sbrk+0x64>)
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4618      	mov	r0, r3
 8001d62:	3718      	adds	r7, #24
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20010000 	.word	0x20010000
 8001d6c:	00000400 	.word	0x00000400
 8001d70:	20000414 	.word	0x20000414
 8001d74:	20001950 	.word	0x20001950

08001d78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <SystemInit+0x20>)
 8001d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d82:	4a05      	ldr	r2, [pc, #20]	@ (8001d98 <SystemInit+0x20>)
 8001d84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <Reset_Handler>:
 8001d9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dd4 <LoopFillZerobss+0xe>
 8001da0:	f7ff ffea 	bl	8001d78 <SystemInit>
 8001da4:	480c      	ldr	r0, [pc, #48]	@ (8001dd8 <LoopFillZerobss+0x12>)
 8001da6:	490d      	ldr	r1, [pc, #52]	@ (8001ddc <LoopFillZerobss+0x16>)
 8001da8:	4a0d      	ldr	r2, [pc, #52]	@ (8001de0 <LoopFillZerobss+0x1a>)
 8001daa:	2300      	movs	r3, #0
 8001dac:	e002      	b.n	8001db4 <LoopCopyDataInit>

08001dae <CopyDataInit>:
 8001dae:	58d4      	ldr	r4, [r2, r3]
 8001db0:	50c4      	str	r4, [r0, r3]
 8001db2:	3304      	adds	r3, #4

08001db4 <LoopCopyDataInit>:
 8001db4:	18c4      	adds	r4, r0, r3
 8001db6:	428c      	cmp	r4, r1
 8001db8:	d3f9      	bcc.n	8001dae <CopyDataInit>
 8001dba:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <LoopFillZerobss+0x1e>)
 8001dbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001de8 <LoopFillZerobss+0x22>)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	e001      	b.n	8001dc6 <LoopFillZerobss>

08001dc2 <FillZerobss>:
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	3204      	adds	r2, #4

08001dc6 <LoopFillZerobss>:
 8001dc6:	42a2      	cmp	r2, r4
 8001dc8:	d3fb      	bcc.n	8001dc2 <FillZerobss>
 8001dca:	f009 f875 	bl	800aeb8 <__libc_init_array>
 8001dce:	f7ff fb07 	bl	80013e0 <main>
 8001dd2:	4770      	bx	lr
 8001dd4:	20010000 	.word	0x20010000
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	200002e4 	.word	0x200002e4
 8001de0:	0800ebf0 	.word	0x0800ebf0
 8001de4:	200002e8 	.word	0x200002e8
 8001de8:	2000194c 	.word	0x2000194c

08001dec <ADC_IRQHandler>:
 8001dec:	e7fe      	b.n	8001dec <ADC_IRQHandler>
	...

08001df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e30 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e30 <HAL_Init+0x40>)
 8001dfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <HAL_Init+0x40>)
 8001e06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e0c:	4b08      	ldr	r3, [pc, #32]	@ (8001e30 <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a07      	ldr	r2, [pc, #28]	@ (8001e30 <HAL_Init+0x40>)
 8001e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e18:	2003      	movs	r0, #3
 8001e1a:	f000 f94f 	bl	80020bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1e:	200f      	movs	r0, #15
 8001e20:	f000 f808 	bl	8001e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e24:	f7ff fd8e 	bl	8001944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023c00 	.word	0x40023c00

08001e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_InitTick+0x54>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <HAL_InitTick+0x58>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4619      	mov	r1, r3
 8001e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f967 	bl	8002126 <HAL_SYSTICK_Config>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00e      	b.n	8001e80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b0f      	cmp	r3, #15
 8001e66:	d80a      	bhi.n	8001e7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e70:	f000 f92f 	bl	80020d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e74:	4a06      	ldr	r2, [pc, #24]	@ (8001e90 <HAL_InitTick+0x5c>)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e000      	b.n	8001e80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000020 	.word	0x20000020
 8001e8c:	20000028 	.word	0x20000028
 8001e90:	20000024 	.word	0x20000024

08001e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e98:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_IncTick+0x20>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <HAL_IncTick+0x24>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	4a04      	ldr	r2, [pc, #16]	@ (8001eb8 <HAL_IncTick+0x24>)
 8001ea6:	6013      	str	r3, [r2, #0]
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000028 	.word	0x20000028
 8001eb8:	20000418 	.word	0x20000418

08001ebc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec0:	4b03      	ldr	r3, [pc, #12]	@ (8001ed0 <HAL_GetTick+0x14>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	20000418 	.word	0x20000418

08001ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001edc:	f7ff ffee 	bl	8001ebc <HAL_GetTick>
 8001ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eec:	d005      	beq.n	8001efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <HAL_Delay+0x44>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001efa:	bf00      	nop
 8001efc:	f7ff ffde 	bl	8001ebc <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d8f7      	bhi.n	8001efc <HAL_Delay+0x28>
  {
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000028 	.word	0x20000028

08001f1c <__NVIC_SetPriorityGrouping>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f38:	4013      	ands	r3, r2
 8001f3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4e:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	60d3      	str	r3, [r2, #12]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_GetPriorityGrouping>:
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f68:	4b04      	ldr	r3, [pc, #16]	@ (8001f7c <__NVIC_GetPriorityGrouping+0x18>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	0a1b      	lsrs	r3, r3, #8
 8001f6e:	f003 0307 	and.w	r3, r3, #7
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_EnableIRQ>:
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	db0b      	blt.n	8001faa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	f003 021f 	and.w	r2, r3, #31
 8001f98:	4907      	ldr	r1, [pc, #28]	@ (8001fb8 <__NVIC_EnableIRQ+0x38>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	095b      	lsrs	r3, r3, #5
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	e000e100 	.word	0xe000e100

08001fbc <__NVIC_SetPriority>:
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	6039      	str	r1, [r7, #0]
 8001fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	db0a      	blt.n	8001fe6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	b2da      	uxtb	r2, r3
 8001fd4:	490c      	ldr	r1, [pc, #48]	@ (8002008 <__NVIC_SetPriority+0x4c>)
 8001fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fda:	0112      	lsls	r2, r2, #4
 8001fdc:	b2d2      	uxtb	r2, r2
 8001fde:	440b      	add	r3, r1
 8001fe0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001fe4:	e00a      	b.n	8001ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4908      	ldr	r1, [pc, #32]	@ (800200c <__NVIC_SetPriority+0x50>)
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	3b04      	subs	r3, #4
 8001ff4:	0112      	lsls	r2, r2, #4
 8001ff6:	b2d2      	uxtb	r2, r2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	761a      	strb	r2, [r3, #24]
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	e000e100 	.word	0xe000e100
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <NVIC_EncodePriority>:
{
 8002010:	b480      	push	{r7}
 8002012:	b089      	sub	sp, #36	@ 0x24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	f1c3 0307 	rsb	r3, r3, #7
 800202a:	2b04      	cmp	r3, #4
 800202c:	bf28      	it	cs
 800202e:	2304      	movcs	r3, #4
 8002030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	3304      	adds	r3, #4
 8002036:	2b06      	cmp	r3, #6
 8002038:	d902      	bls.n	8002040 <NVIC_EncodePriority+0x30>
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3b03      	subs	r3, #3
 800203e:	e000      	b.n	8002042 <NVIC_EncodePriority+0x32>
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002044:	f04f 32ff 	mov.w	r2, #4294967295
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43da      	mvns	r2, r3
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	401a      	ands	r2, r3
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002058:	f04f 31ff 	mov.w	r1, #4294967295
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	fa01 f303 	lsl.w	r3, r1, r3
 8002062:	43d9      	mvns	r1, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002068:	4313      	orrs	r3, r2
}
 800206a:	4618      	mov	r0, r3
 800206c:	3724      	adds	r7, #36	@ 0x24
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <SysTick_Config>:
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3b01      	subs	r3, #1
 8002084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002088:	d301      	bcc.n	800208e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800208a:	2301      	movs	r3, #1
 800208c:	e00f      	b.n	80020ae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208e:	4a0a      	ldr	r2, [pc, #40]	@ (80020b8 <SysTick_Config+0x40>)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3b01      	subs	r3, #1
 8002094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002096:	210f      	movs	r1, #15
 8002098:	f04f 30ff 	mov.w	r0, #4294967295
 800209c:	f7ff ff8e 	bl	8001fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a0:	4b05      	ldr	r3, [pc, #20]	@ (80020b8 <SysTick_Config+0x40>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a6:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <SysTick_Config+0x40>)
 80020a8:	2207      	movs	r2, #7
 80020aa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	e000e010 	.word	0xe000e010

080020bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff ff29 	bl	8001f1c <__NVIC_SetPriorityGrouping>
}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b086      	sub	sp, #24
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	4603      	mov	r3, r0
 80020da:	60b9      	str	r1, [r7, #8]
 80020dc:	607a      	str	r2, [r7, #4]
 80020de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e4:	f7ff ff3e 	bl	8001f64 <__NVIC_GetPriorityGrouping>
 80020e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	68b9      	ldr	r1, [r7, #8]
 80020ee:	6978      	ldr	r0, [r7, #20]
 80020f0:	f7ff ff8e 	bl	8002010 <NVIC_EncodePriority>
 80020f4:	4602      	mov	r2, r0
 80020f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ff5d 	bl	8001fbc <__NVIC_SetPriority>
}
 8002102:	bf00      	nop
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ff31 	bl	8001f80 <__NVIC_EnableIRQ>
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff ffa2 	bl	8002078 <SysTick_Config>
 8002134:	4603      	mov	r3, r0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b084      	sub	sp, #16
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff feb6 	bl	8001ebc <HAL_GetTick>
 8002150:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d008      	beq.n	8002170 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2280      	movs	r2, #128	@ 0x80
 8002162:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e052      	b.n	8002216 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0216 	bic.w	r2, r2, #22
 800217e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	695a      	ldr	r2, [r3, #20]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800218e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002194:	2b00      	cmp	r3, #0
 8002196:	d103      	bne.n	80021a0 <HAL_DMA_Abort+0x62>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219c:	2b00      	cmp	r3, #0
 800219e:	d007      	beq.n	80021b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0208 	bic.w	r2, r2, #8
 80021ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0201 	bic.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021c0:	e013      	b.n	80021ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021c2:	f7ff fe7b 	bl	8001ebc <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d90c      	bls.n	80021ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2220      	movs	r2, #32
 80021d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2203      	movs	r2, #3
 80021da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e015      	b.n	8002216 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1e4      	bne.n	80021c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fc:	223f      	movs	r2, #63	@ 0x3f
 80021fe:	409a      	lsls	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d004      	beq.n	800223c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2280      	movs	r2, #128	@ 0x80
 8002236:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e00c      	b.n	8002256 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2205      	movs	r2, #5
 8002240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0201 	bic.w	r2, r2, #1
 8002252:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002264:	b480      	push	{r7}
 8002266:	b089      	sub	sp, #36	@ 0x24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	e159      	b.n	8002534 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002280:	2201      	movs	r2, #1
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	429a      	cmp	r2, r3
 800229a:	f040 8148 	bne.w	800252e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d005      	beq.n	80022b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d130      	bne.n	8002318 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	2203      	movs	r2, #3
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022ec:	2201      	movs	r2, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	091b      	lsrs	r3, r3, #4
 8002302:	f003 0201 	and.w	r2, r3, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b03      	cmp	r3, #3
 8002322:	d017      	beq.n	8002354 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d123      	bne.n	80023a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	08da      	lsrs	r2, r3, #3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3208      	adds	r2, #8
 8002368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	220f      	movs	r2, #15
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	691a      	ldr	r2, [r3, #16]
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	08da      	lsrs	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3208      	adds	r2, #8
 80023a2:	69b9      	ldr	r1, [r7, #24]
 80023a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0203 	and.w	r2, r3, #3
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80a2 	beq.w	800252e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b57      	ldr	r3, [pc, #348]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	4a56      	ldr	r2, [pc, #344]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fa:	4b54      	ldr	r3, [pc, #336]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002406:	4a52      	ldr	r2, [pc, #328]	@ (8002550 <HAL_GPIO_Init+0x2ec>)
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	089b      	lsrs	r3, r3, #2
 800240c:	3302      	adds	r3, #2
 800240e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	220f      	movs	r2, #15
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a49      	ldr	r2, [pc, #292]	@ (8002554 <HAL_GPIO_Init+0x2f0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d019      	beq.n	8002466 <HAL_GPIO_Init+0x202>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a48      	ldr	r2, [pc, #288]	@ (8002558 <HAL_GPIO_Init+0x2f4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d013      	beq.n	8002462 <HAL_GPIO_Init+0x1fe>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a47      	ldr	r2, [pc, #284]	@ (800255c <HAL_GPIO_Init+0x2f8>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d00d      	beq.n	800245e <HAL_GPIO_Init+0x1fa>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a46      	ldr	r2, [pc, #280]	@ (8002560 <HAL_GPIO_Init+0x2fc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d007      	beq.n	800245a <HAL_GPIO_Init+0x1f6>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a45      	ldr	r2, [pc, #276]	@ (8002564 <HAL_GPIO_Init+0x300>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d101      	bne.n	8002456 <HAL_GPIO_Init+0x1f2>
 8002452:	2304      	movs	r3, #4
 8002454:	e008      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002456:	2307      	movs	r3, #7
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x204>
 800245a:	2303      	movs	r3, #3
 800245c:	e004      	b.n	8002468 <HAL_GPIO_Init+0x204>
 800245e:	2302      	movs	r3, #2
 8002460:	e002      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002466:	2300      	movs	r3, #0
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	0092      	lsls	r2, r2, #2
 8002470:	4093      	lsls	r3, r2
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002478:	4935      	ldr	r1, [pc, #212]	@ (8002550 <HAL_GPIO_Init+0x2ec>)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002486:	4b38      	ldr	r3, [pc, #224]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d4:	4a24      	ldr	r2, [pc, #144]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024da:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4013      	ands	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002504:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	43db      	mvns	r3, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4013      	ands	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002528:	4a0f      	ldr	r2, [pc, #60]	@ (8002568 <HAL_GPIO_Init+0x304>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3301      	adds	r3, #1
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b0f      	cmp	r3, #15
 8002538:	f67f aea2 	bls.w	8002280 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	3724      	adds	r7, #36	@ 0x24
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40013800 	.word	0x40013800
 8002554:	40020000 	.word	0x40020000
 8002558:	40020400 	.word	0x40020400
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00
 8002564:	40021000 	.word	0x40021000
 8002568:	40013c00 	.word	0x40013c00

0800256c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
 8002578:	4613      	mov	r3, r2
 800257a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800257c:	787b      	ldrb	r3, [r7, #1]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002588:	e003      	b.n	8002592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800258a:	887b      	ldrh	r3, [r7, #2]
 800258c:	041a      	lsls	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	619a      	str	r2, [r3, #24]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af02      	add	r7, sp, #8
 80025a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e101      	b.n	80027b4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f007 f96e 	bl	80098ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2203      	movs	r2, #3
 80025d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025de:	d102      	bne.n	80025e6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f003 fdcd 	bl	800618a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6818      	ldr	r0, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	7c1a      	ldrb	r2, [r3, #16]
 80025f8:	f88d 2000 	strb.w	r2, [sp]
 80025fc:	3304      	adds	r3, #4
 80025fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002600:	f003 fcac 	bl	8005f5c <USB_CoreInit>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2202      	movs	r2, #2
 800260e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e0ce      	b.n	80027b4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2100      	movs	r1, #0
 800261c:	4618      	mov	r0, r3
 800261e:	f003 fdc5 	bl	80061ac <USB_SetCurrentMode>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e0bf      	b.n	80027b4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002634:	2300      	movs	r3, #0
 8002636:	73fb      	strb	r3, [r7, #15]
 8002638:	e04a      	b.n	80026d0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800263a:	7bfa      	ldrb	r2, [r7, #15]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	3315      	adds	r3, #21
 800264a:	2201      	movs	r2, #1
 800264c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800264e:	7bfa      	ldrb	r2, [r7, #15]
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	4613      	mov	r3, r2
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	3314      	adds	r3, #20
 800265e:	7bfa      	ldrb	r2, [r7, #15]
 8002660:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002662:	7bfa      	ldrb	r2, [r7, #15]
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	b298      	uxth	r0, r3
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	4413      	add	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	332e      	adds	r3, #46	@ 0x2e
 8002676:	4602      	mov	r2, r0
 8002678:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800267a:	7bfa      	ldrb	r2, [r7, #15]
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	4413      	add	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	440b      	add	r3, r1
 8002688:	3318      	adds	r3, #24
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800268e:	7bfa      	ldrb	r2, [r7, #15]
 8002690:	6879      	ldr	r1, [r7, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	4413      	add	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	440b      	add	r3, r1
 800269c:	331c      	adds	r3, #28
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026a2:	7bfa      	ldrb	r2, [r7, #15]
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	4413      	add	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	440b      	add	r3, r1
 80026b0:	3320      	adds	r3, #32
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026b6:	7bfa      	ldrb	r2, [r7, #15]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4413      	add	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	440b      	add	r3, r1
 80026c4:	3324      	adds	r3, #36	@ 0x24
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	3301      	adds	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	791b      	ldrb	r3, [r3, #4]
 80026d4:	7bfa      	ldrb	r2, [r7, #15]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d3af      	bcc.n	800263a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
 80026de:	e044      	b.n	800276a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026f6:	7bfa      	ldrb	r2, [r7, #15]
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	4613      	mov	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	4413      	add	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	440b      	add	r3, r1
 8002704:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002708:	7bfa      	ldrb	r2, [r7, #15]
 800270a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002722:	7bfa      	ldrb	r2, [r7, #15]
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4413      	add	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	440b      	add	r3, r1
 8002730:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002738:	7bfa      	ldrb	r2, [r7, #15]
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	4613      	mov	r3, r2
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800274e:	7bfa      	ldrb	r2, [r7, #15]
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	3301      	adds	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	791b      	ldrb	r3, [r3, #4]
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	429a      	cmp	r2, r3
 8002772:	d3b5      	bcc.n	80026e0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	7c1a      	ldrb	r2, [r3, #16]
 800277c:	f88d 2000 	strb.w	r2, [sp]
 8002780:	3304      	adds	r3, #4
 8002782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002784:	f003 fd5e 	bl	8006244 <USB_DevInit>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d005      	beq.n	800279a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2202      	movs	r2, #2
 8002792:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e00c      	b.n	80027b4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f004 fda2 	bl	80072f6 <USB_DevDisconnect>

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d101      	bne.n	80027d8 <HAL_PCD_Start+0x1c>
 80027d4:	2302      	movs	r3, #2
 80027d6:	e022      	b.n	800281e <HAL_PCD_Start+0x62>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d009      	beq.n	8002800 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d105      	bne.n	8002800 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f003 fcaf 	bl	8006168 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f004 fd50 	bl	80072b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002826:	b590      	push	{r4, r7, lr}
 8002828:	b08d      	sub	sp, #52	@ 0x34
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002834:	6a3b      	ldr	r3, [r7, #32]
 8002836:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f004 fe0e 	bl	800745e <USB_GetMode>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	f040 848c 	bne.w	8003162 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f004 fd72 	bl	8007338 <USB_ReadInterrupts>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 8482 	beq.w	8003160 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f004 fd5f 	bl	8007338 <USB_ReadInterrupts>
 800287a:	4603      	mov	r3, r0
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b02      	cmp	r3, #2
 8002882:	d107      	bne.n	8002894 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	695a      	ldr	r2, [r3, #20]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f002 0202 	and.w	r2, r2, #2
 8002892:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f004 fd4d 	bl	8007338 <USB_ReadInterrupts>
 800289e:	4603      	mov	r3, r0
 80028a0:	f003 0310 	and.w	r3, r3, #16
 80028a4:	2b10      	cmp	r3, #16
 80028a6:	d161      	bne.n	800296c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699a      	ldr	r2, [r3, #24]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0210 	bic.w	r2, r2, #16
 80028b6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80028b8:	6a3b      	ldr	r3, [r7, #32]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	f003 020f 	and.w	r2, r3, #15
 80028c4:	4613      	mov	r3, r2
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	4413      	add	r3, r2
 80028d4:	3304      	adds	r3, #4
 80028d6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	0c5b      	lsrs	r3, r3, #17
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d124      	bne.n	800292e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d035      	beq.n	800295c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028fe:	b29b      	uxth	r3, r3
 8002900:	461a      	mov	r2, r3
 8002902:	6a38      	ldr	r0, [r7, #32]
 8002904:	f004 fb84 	bl	8007010 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	091b      	lsrs	r3, r3, #4
 8002910:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002914:	441a      	add	r2, r3
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	091b      	lsrs	r3, r3, #4
 8002922:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002926:	441a      	add	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	615a      	str	r2, [r3, #20]
 800292c:	e016      	b.n	800295c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	0c5b      	lsrs	r3, r3, #17
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	2b06      	cmp	r3, #6
 8002938:	d110      	bne.n	800295c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002940:	2208      	movs	r2, #8
 8002942:	4619      	mov	r1, r3
 8002944:	6a38      	ldr	r0, [r7, #32]
 8002946:	f004 fb63 	bl	8007010 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002956:	441a      	add	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	699a      	ldr	r2, [r3, #24]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0210 	orr.w	r2, r2, #16
 800296a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4618      	mov	r0, r3
 8002972:	f004 fce1 	bl	8007338 <USB_ReadInterrupts>
 8002976:	4603      	mov	r3, r0
 8002978:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800297c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002980:	f040 80a7 	bne.w	8002ad2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f004 fce6 	bl	800735e <USB_ReadDevAllOutEpInterrupt>
 8002992:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002994:	e099      	b.n	8002aca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 808e 	beq.w	8002abe <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f004 fd0a 	bl	80073c6 <USB_ReadDevOutEPInterrupt>
 80029b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00c      	beq.n	80029d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ca:	461a      	mov	r2, r3
 80029cc:	2301      	movs	r3, #1
 80029ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 fea2 	bl	800371c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00c      	beq.n	80029fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ee:	461a      	mov	r2, r3
 80029f0:	2308      	movs	r3, #8
 80029f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 ff78 	bl	80038ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d008      	beq.n	8002a18 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	015a      	lsls	r2, r3, #5
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a12:	461a      	mov	r2, r3
 8002a14:	2310      	movs	r3, #16
 8002a16:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d030      	beq.n	8002a84 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a22:	6a3b      	ldr	r3, [r7, #32]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2a:	2b80      	cmp	r3, #128	@ 0x80
 8002a2c:	d109      	bne.n	8002a42 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a3c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a40:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a44:	4613      	mov	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	4413      	add	r3, r2
 8002a54:	3304      	adds	r3, #4
 8002a56:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	78db      	ldrb	r3, [r3, #3]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d108      	bne.n	8002a72 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2200      	movs	r2, #0
 8002a64:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f007 f819 	bl	8009aa4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	015a      	lsls	r2, r3, #5
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2302      	movs	r3, #2
 8002a82:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	f003 0320 	and.w	r3, r3, #32
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d008      	beq.n	8002aa0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	015a      	lsls	r2, r3, #5
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	4413      	add	r3, r2
 8002a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d009      	beq.n	8002abe <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	015a      	lsls	r2, r3, #5
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002abc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac6:	085b      	lsrs	r3, r3, #1
 8002ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f47f af62 	bne.w	8002996 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 fc2e 	bl	8007338 <USB_ReadInterrupts>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ae6:	f040 80db 	bne.w	8002ca0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f004 fc4f 	bl	8007392 <USB_ReadDevAllInEpInterrupt>
 8002af4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002afa:	e0cd      	b.n	8002c98 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 80c2 	beq.w	8002c8c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	4611      	mov	r1, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f004 fc75 	bl	8007402 <USB_ReadDevInEPInterrupt>
 8002b18:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d057      	beq.n	8002bd4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69f9      	ldr	r1, [r7, #28]
 8002b40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b44:	4013      	ands	r3, r2
 8002b46:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4a:	015a      	lsls	r2, r3, #5
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	4413      	add	r3, r2
 8002b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b54:	461a      	mov	r2, r3
 8002b56:	2301      	movs	r3, #1
 8002b58:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	799b      	ldrb	r3, [r3, #6]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d132      	bne.n	8002bc8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b66:	4613      	mov	r3, r2
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	440b      	add	r3, r1
 8002b70:	3320      	adds	r3, #32
 8002b72:	6819      	ldr	r1, [r3, #0]
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b78:	4613      	mov	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4403      	add	r3, r0
 8002b82:	331c      	adds	r3, #28
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4419      	add	r1, r3
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4403      	add	r3, r0
 8002b96:	3320      	adds	r3, #32
 8002b98:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d113      	bne.n	8002bc8 <HAL_PCD_IRQHandler+0x3a2>
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	3324      	adds	r3, #36	@ 0x24
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d108      	bne.n	8002bc8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	f004 fc7c 	bl	80074c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	4619      	mov	r1, r3
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f006 feed 	bl	80099ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d008      	beq.n	8002bf0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	015a      	lsls	r2, r3, #5
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	4413      	add	r3, r2
 8002be6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bea:	461a      	mov	r2, r3
 8002bec:	2308      	movs	r3, #8
 8002bee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d008      	beq.n	8002c0c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c06:	461a      	mov	r2, r3
 8002c08:	2310      	movs	r3, #16
 8002c0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d008      	beq.n	8002c28 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	015a      	lsls	r2, r3, #5
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c22:	461a      	mov	r2, r3
 8002c24:	2340      	movs	r3, #64	@ 0x40
 8002c26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d023      	beq.n	8002c7a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c34:	6a38      	ldr	r0, [r7, #32]
 8002c36:	f003 fc69 	bl	800650c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4413      	add	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	3310      	adds	r3, #16
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	78db      	ldrb	r3, [r3, #3]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d108      	bne.n	8002c68 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	4619      	mov	r1, r3
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f006 ff30 	bl	8009ac8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6a:	015a      	lsls	r2, r3, #5
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c74:	461a      	mov	r2, r3
 8002c76:	2302      	movs	r3, #2
 8002c78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fcbb 	bl	8003602 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8e:	3301      	adds	r3, #1
 8002c90:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	085b      	lsrs	r3, r3, #1
 8002c96:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f47f af2e 	bne.w	8002afc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f004 fb47 	bl	8007338 <USB_ReadInterrupts>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002cb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cb4:	d122      	bne.n	8002cfc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	69fa      	ldr	r2, [r7, #28]
 8002cc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cc4:	f023 0301 	bic.w	r3, r3, #1
 8002cc8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d108      	bne.n	8002ce6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fea2 	bl	8003a28 <HAL_PCDEx_LPM_Callback>
 8002ce4:	e002      	b.n	8002cec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f006 fece 	bl	8009a88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002cfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f004 fb19 	bl	8007338 <USB_ReadInterrupts>
 8002d06:	4603      	mov	r3, r0
 8002d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d10:	d112      	bne.n	8002d38 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d102      	bne.n	8002d28 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f006 fe8a 	bl	8009a3c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	695a      	ldr	r2, [r3, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d36:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f004 fafb 	bl	8007338 <USB_ReadInterrupts>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d4c:	f040 80b7 	bne.w	8002ebe <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	69fa      	ldr	r2, [r7, #28]
 8002d5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2110      	movs	r1, #16
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f003 fbce 	bl	800650c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d70:	2300      	movs	r3, #0
 8002d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d74:	e046      	b.n	8002e04 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d78:	015a      	lsls	r2, r3, #5
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d82:	461a      	mov	r2, r3
 8002d84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d88:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d9a:	0151      	lsls	r1, r2, #5
 8002d9c:	69fa      	ldr	r2, [r7, #28]
 8002d9e:	440a      	add	r2, r1
 8002da0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002da4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002da8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db6:	461a      	mov	r2, r3
 8002db8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002dbc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc0:	015a      	lsls	r2, r3, #5
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dce:	0151      	lsls	r1, r2, #5
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	440a      	add	r2, r1
 8002dd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dd8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ddc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dee:	0151      	lsls	r1, r2, #5
 8002df0:	69fa      	ldr	r2, [r7, #28]
 8002df2:	440a      	add	r2, r1
 8002df4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002df8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002dfc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e00:	3301      	adds	r3, #1
 8002e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	791b      	ldrb	r3, [r3, #4]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d3b2      	bcc.n	8002d76 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e16:	69db      	ldr	r3, [r3, #28]
 8002e18:	69fa      	ldr	r2, [r7, #28]
 8002e1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e1e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002e22:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	7bdb      	ldrb	r3, [r3, #15]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d016      	beq.n	8002e5a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e36:	69fa      	ldr	r2, [r7, #28]
 8002e38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e3c:	f043 030b 	orr.w	r3, r3, #11
 8002e40:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4c:	69fa      	ldr	r2, [r7, #28]
 8002e4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e52:	f043 030b 	orr.w	r3, r3, #11
 8002e56:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e58:	e015      	b.n	8002e86 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e6c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002e70:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	69fa      	ldr	r2, [r7, #28]
 8002e7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e80:	f043 030b 	orr.w	r3, r3, #11
 8002e84:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	69fa      	ldr	r2, [r7, #28]
 8002e90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e94:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002e98:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	f004 fb09 	bl	80074c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	695a      	ldr	r2, [r3, #20]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ebc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f004 fa38 	bl	8007338 <USB_ReadInterrupts>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed2:	d123      	bne.n	8002f1c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f004 face 	bl	800747a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 fb8b 	bl	80065fe <USB_GetDevSpeed>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	461a      	mov	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681c      	ldr	r4, [r3, #0]
 8002ef4:	f001 f9c8 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 8002ef8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002efe:	461a      	mov	r2, r3
 8002f00:	4620      	mov	r0, r4
 8002f02:	f003 f88f 	bl	8006024 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f006 fd79 	bl	80099fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	695a      	ldr	r2, [r3, #20]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002f1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f004 fa09 	bl	8007338 <USB_ReadInterrupts>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f003 0308 	and.w	r3, r3, #8
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d10a      	bne.n	8002f46 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f006 fd56 	bl	80099e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f002 0208 	and.w	r2, r2, #8
 8002f44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f004 f9f4 	bl	8007338 <USB_ReadInterrupts>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f56:	2b80      	cmp	r3, #128	@ 0x80
 8002f58:	d123      	bne.n	8002fa2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f62:	6a3b      	ldr	r3, [r7, #32]
 8002f64:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f66:	2301      	movs	r3, #1
 8002f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f6a:	e014      	b.n	8002f96 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f70:	4613      	mov	r3, r2
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	4413      	add	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d105      	bne.n	8002f90 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	4619      	mov	r1, r3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fb08 	bl	80035a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f92:	3301      	adds	r3, #1
 8002f94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	791b      	ldrb	r3, [r3, #4]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d3e4      	bcc.n	8002f6c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f004 f9c6 	bl	8007338 <USB_ReadInterrupts>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fb6:	d13c      	bne.n	8003032 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fb8:	2301      	movs	r3, #1
 8002fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fbc:	e02b      	b.n	8003016 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc0:	015a      	lsls	r2, r3, #5
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	3318      	adds	r3, #24
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d115      	bne.n	8003010 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002fe4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	da12      	bge.n	8003010 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fee:	4613      	mov	r3, r2
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	4413      	add	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	3317      	adds	r3, #23
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	b2db      	uxtb	r3, r3
 8003002:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003006:	b2db      	uxtb	r3, r3
 8003008:	4619      	mov	r1, r3
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fac8 	bl	80035a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003012:	3301      	adds	r3, #1
 8003014:	627b      	str	r3, [r7, #36]	@ 0x24
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	791b      	ldrb	r3, [r3, #4]
 800301a:	461a      	mov	r2, r3
 800301c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301e:	4293      	cmp	r3, r2
 8003020:	d3cd      	bcc.n	8002fbe <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695a      	ldr	r2, [r3, #20]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003030:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f004 f97e 	bl	8007338 <USB_ReadInterrupts>
 800303c:	4603      	mov	r3, r0
 800303e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003042:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003046:	d156      	bne.n	80030f6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003048:	2301      	movs	r3, #1
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
 800304c:	e045      	b.n	80030da <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	015a      	lsls	r2, r3, #5
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	4413      	add	r3, r2
 8003056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003062:	4613      	mov	r3, r2
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	440b      	add	r3, r1
 800306c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d12e      	bne.n	80030d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003076:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003078:	2b00      	cmp	r3, #0
 800307a:	da2b      	bge.n	80030d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003088:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800308c:	429a      	cmp	r2, r3
 800308e:	d121      	bne.n	80030d4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80030a2:	2201      	movs	r2, #1
 80030a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030d0:	6053      	str	r3, [r2, #4]
            break;
 80030d2:	e008      	b.n	80030e6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	3301      	adds	r3, #1
 80030d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	791b      	ldrb	r3, [r3, #4]
 80030de:	461a      	mov	r2, r3
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d3b3      	bcc.n	800304e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695a      	ldr	r2, [r3, #20]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80030f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f004 f91c 	bl	8007338 <USB_ReadInterrupts>
 8003100:	4603      	mov	r3, r0
 8003102:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800310a:	d10a      	bne.n	8003122 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f006 fced 	bl	8009aec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695a      	ldr	r2, [r3, #20]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003120:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f004 f906 	bl	8007338 <USB_ReadInterrupts>
 800312c:	4603      	mov	r3, r0
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b04      	cmp	r3, #4
 8003134:	d115      	bne.n	8003162 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f006 fcdd 	bl	8009b08 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	430a      	orrs	r2, r1
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	e000      	b.n	8003162 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003160:	bf00      	nop
    }
  }
}
 8003162:	3734      	adds	r7, #52	@ 0x34
 8003164:	46bd      	mov	sp, r7
 8003166:	bd90      	pop	{r4, r7, pc}

08003168 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_PCD_SetAddress+0x1a>
 800317e:	2302      	movs	r3, #2
 8003180:	e012      	b.n	80031a8 <HAL_PCD_SetAddress+0x40>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	4611      	mov	r1, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f004 f865 	bl	8007268 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	4608      	mov	r0, r1
 80031ba:	4611      	mov	r1, r2
 80031bc:	461a      	mov	r2, r3
 80031be:	4603      	mov	r3, r0
 80031c0:	70fb      	strb	r3, [r7, #3]
 80031c2:	460b      	mov	r3, r1
 80031c4:	803b      	strh	r3, [r7, #0]
 80031c6:	4613      	mov	r3, r2
 80031c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	da0f      	bge.n	80031f6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031d6:	78fb      	ldrb	r3, [r7, #3]
 80031d8:	f003 020f 	and.w	r2, r3, #15
 80031dc:	4613      	mov	r3, r2
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	3310      	adds	r3, #16
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	3304      	adds	r3, #4
 80031ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	705a      	strb	r2, [r3, #1]
 80031f4:	e00f      	b.n	8003216 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	f003 020f 	and.w	r2, r3, #15
 80031fc:	4613      	mov	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	4413      	add	r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	4413      	add	r3, r2
 800320c:	3304      	adds	r3, #4
 800320e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003216:	78fb      	ldrb	r3, [r7, #3]
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	b2da      	uxtb	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003222:	883a      	ldrh	r2, [r7, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	78ba      	ldrb	r2, [r7, #2]
 800322c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	785b      	ldrb	r3, [r3, #1]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003240:	78bb      	ldrb	r3, [r7, #2]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d102      	bne.n	800324c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_PCD_EP_Open+0xaa>
 8003256:	2302      	movs	r3, #2
 8003258:	e00e      	b.n	8003278 <HAL_PCD_EP_Open+0xc8>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68f9      	ldr	r1, [r7, #12]
 8003268:	4618      	mov	r0, r3
 800326a:	f003 f9ed 	bl	8006648 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003276:	7afb      	ldrb	r3, [r7, #11]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	460b      	mov	r3, r1
 800328a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800328c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003290:	2b00      	cmp	r3, #0
 8003292:	da0f      	bge.n	80032b4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	f003 020f 	and.w	r2, r3, #15
 800329a:	4613      	mov	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	4413      	add	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	3310      	adds	r3, #16
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	3304      	adds	r3, #4
 80032aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2201      	movs	r2, #1
 80032b0:	705a      	strb	r2, [r3, #1]
 80032b2:	e00f      	b.n	80032d4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032b4:	78fb      	ldrb	r3, [r7, #3]
 80032b6:	f003 020f 	and.w	r2, r3, #15
 80032ba:	4613      	mov	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4413      	add	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	4413      	add	r3, r2
 80032ca:	3304      	adds	r3, #4
 80032cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032d4:	78fb      	ldrb	r3, [r7, #3]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_PCD_EP_Close+0x6e>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e00e      	b.n	800330c <HAL_PCD_EP_Close+0x8c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68f9      	ldr	r1, [r7, #12]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f003 fa2b 	bl	8006758 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	607a      	str	r2, [r7, #4]
 800331e:	603b      	str	r3, [r7, #0]
 8003320:	460b      	mov	r3, r1
 8003322:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003324:	7afb      	ldrb	r3, [r7, #11]
 8003326:	f003 020f 	and.w	r2, r3, #15
 800332a:	4613      	mov	r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	4413      	add	r3, r2
 800333a:	3304      	adds	r3, #4
 800333c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2200      	movs	r2, #0
 800334e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	2200      	movs	r2, #0
 8003354:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003356:	7afb      	ldrb	r3, [r7, #11]
 8003358:	f003 030f 	and.w	r3, r3, #15
 800335c:	b2da      	uxtb	r2, r3
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	799b      	ldrb	r3, [r3, #6]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d102      	bne.n	8003370 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6818      	ldr	r0, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	799b      	ldrb	r3, [r3, #6]
 8003378:	461a      	mov	r2, r3
 800337a:	6979      	ldr	r1, [r7, #20]
 800337c:	f003 fac8 	bl	8006910 <USB_EPStartXfer>

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
 8003392:	460b      	mov	r3, r1
 8003394:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	f003 020f 	and.w	r2, r3, #15
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4413      	add	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	440b      	add	r3, r1
 80033a8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80033ac:	681b      	ldr	r3, [r3, #0]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	60f8      	str	r0, [r7, #12]
 80033c2:	607a      	str	r2, [r7, #4]
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	460b      	mov	r3, r1
 80033c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033ca:	7afb      	ldrb	r3, [r7, #11]
 80033cc:	f003 020f 	and.w	r2, r3, #15
 80033d0:	4613      	mov	r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	3310      	adds	r3, #16
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4413      	add	r3, r2
 80033de:	3304      	adds	r3, #4
 80033e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2200      	movs	r2, #0
 80033f2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2201      	movs	r2, #1
 80033f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033fa:	7afb      	ldrb	r3, [r7, #11]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	b2da      	uxtb	r2, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	799b      	ldrb	r3, [r3, #6]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d102      	bne.n	8003414 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6818      	ldr	r0, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	799b      	ldrb	r3, [r3, #6]
 800341c:	461a      	mov	r2, r3
 800341e:	6979      	ldr	r1, [r7, #20]
 8003420:	f003 fa76 	bl	8006910 <USB_EPStartXfer>

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b084      	sub	sp, #16
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	460b      	mov	r3, r1
 8003438:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	f003 030f 	and.w	r3, r3, #15
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	7912      	ldrb	r2, [r2, #4]
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e04f      	b.n	80034ec <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800344c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003450:	2b00      	cmp	r3, #0
 8003452:	da0f      	bge.n	8003474 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	f003 020f 	and.w	r2, r3, #15
 800345a:	4613      	mov	r3, r2
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	4413      	add	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	3310      	adds	r3, #16
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	4413      	add	r3, r2
 8003468:	3304      	adds	r3, #4
 800346a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2201      	movs	r2, #1
 8003470:	705a      	strb	r2, [r3, #1]
 8003472:	e00d      	b.n	8003490 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	4613      	mov	r3, r2
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4413      	add	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	4413      	add	r3, r2
 8003486:	3304      	adds	r3, #4
 8003488:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003496:	78fb      	ldrb	r3, [r7, #3]
 8003498:	f003 030f 	and.w	r3, r3, #15
 800349c:	b2da      	uxtb	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_PCD_EP_SetStall+0x82>
 80034ac:	2302      	movs	r3, #2
 80034ae:	e01d      	b.n	80034ec <HAL_PCD_EP_SetStall+0xbe>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68f9      	ldr	r1, [r7, #12]
 80034be:	4618      	mov	r0, r3
 80034c0:	f003 fdfe 	bl	80070c0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034c4:	78fb      	ldrb	r3, [r7, #3]
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6818      	ldr	r0, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	7999      	ldrb	r1, [r3, #6]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034dc:	461a      	mov	r2, r3
 80034de:	f003 ffef 	bl	80074c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003500:	78fb      	ldrb	r3, [r7, #3]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	7912      	ldrb	r2, [r2, #4]
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e042      	b.n	8003598 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003512:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003516:	2b00      	cmp	r3, #0
 8003518:	da0f      	bge.n	800353a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	f003 020f 	and.w	r2, r3, #15
 8003520:	4613      	mov	r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	3310      	adds	r3, #16
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	4413      	add	r3, r2
 800352e:	3304      	adds	r3, #4
 8003530:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	705a      	strb	r2, [r3, #1]
 8003538:	e00f      	b.n	800355a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800353a:	78fb      	ldrb	r3, [r7, #3]
 800353c:	f003 020f 	and.w	r2, r3, #15
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	4413      	add	r3, r2
 8003550:	3304      	adds	r3, #4
 8003552:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	b2da      	uxtb	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_PCD_EP_ClrStall+0x86>
 8003576:	2302      	movs	r3, #2
 8003578:	e00e      	b.n	8003598 <HAL_PCD_EP_ClrStall+0xa4>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68f9      	ldr	r1, [r7, #12]
 8003588:	4618      	mov	r0, r3
 800358a:	f003 fe07 	bl	800719c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80035ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	da0c      	bge.n	80035ce <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035b4:	78fb      	ldrb	r3, [r7, #3]
 80035b6:	f003 020f 	and.w	r2, r3, #15
 80035ba:	4613      	mov	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	4413      	add	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	3310      	adds	r3, #16
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	4413      	add	r3, r2
 80035c8:	3304      	adds	r3, #4
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	e00c      	b.n	80035e8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	f003 020f 	and.w	r2, r3, #15
 80035d4:	4613      	mov	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	4413      	add	r3, r2
 80035e4:	3304      	adds	r3, #4
 80035e6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68f9      	ldr	r1, [r7, #12]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f003 fc26 	bl	8006e40 <USB_EPStopXfer>
 80035f4:	4603      	mov	r3, r0
 80035f6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80035f8:	7afb      	ldrb	r3, [r7, #11]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b08a      	sub	sp, #40	@ 0x28
 8003606:	af02      	add	r7, sp, #8
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	3310      	adds	r3, #16
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	4413      	add	r3, r2
 8003626:	3304      	adds	r3, #4
 8003628:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	695a      	ldr	r2, [r3, #20]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	429a      	cmp	r2, r3
 8003634:	d901      	bls.n	800363a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e06b      	b.n	8003712 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	691a      	ldr	r2, [r3, #16]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	69fa      	ldr	r2, [r7, #28]
 800364c:	429a      	cmp	r2, r3
 800364e:	d902      	bls.n	8003656 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	3303      	adds	r3, #3
 800365a:	089b      	lsrs	r3, r3, #2
 800365c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800365e:	e02a      	b.n	80036b6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	691a      	ldr	r2, [r3, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	69fa      	ldr	r2, [r7, #28]
 8003672:	429a      	cmp	r2, r3
 8003674:	d902      	bls.n	800367c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	3303      	adds	r3, #3
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	68d9      	ldr	r1, [r3, #12]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2da      	uxtb	r2, r3
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	4603      	mov	r3, r0
 8003698:	6978      	ldr	r0, [r7, #20]
 800369a:	f003 fc7b 	bl	8006f94 <USB_WritePacket>

    ep->xfer_buff  += len;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	441a      	add	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	695a      	ldr	r2, [r3, #20]
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	441a      	add	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	015a      	lsls	r2, r3, #5
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4413      	add	r3, r2
 80036be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d809      	bhi.n	80036e0 <PCD_WriteEmptyTxFifo+0xde>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d203      	bcs.n	80036e0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1bf      	bne.n	8003660 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	691a      	ldr	r2, [r3, #16]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d811      	bhi.n	8003710 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	2201      	movs	r2, #1
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	43db      	mvns	r3, r3
 8003706:	6939      	ldr	r1, [r7, #16]
 8003708:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800370c:	4013      	ands	r3, r2
 800370e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3720      	adds	r7, #32
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
	...

0800371c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	333c      	adds	r3, #60	@ 0x3c
 8003734:	3304      	adds	r3, #4
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	015a      	lsls	r2, r3, #5
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	4413      	add	r3, r2
 8003742:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	799b      	ldrb	r3, [r3, #6]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d17b      	bne.n	800384a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d015      	beq.n	8003788 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	4a61      	ldr	r2, [pc, #388]	@ (80038e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003760:	4293      	cmp	r3, r2
 8003762:	f240 80b9 	bls.w	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80b3 	beq.w	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	015a      	lsls	r2, r3, #5
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	4413      	add	r3, r2
 800377a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800377e:	461a      	mov	r2, r3
 8003780:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003784:	6093      	str	r3, [r2, #8]
 8003786:	e0a7      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b00      	cmp	r3, #0
 8003790:	d009      	beq.n	80037a6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	015a      	lsls	r2, r3, #5
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	4413      	add	r3, r2
 800379a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800379e:	461a      	mov	r2, r3
 80037a0:	2320      	movs	r3, #32
 80037a2:	6093      	str	r3, [r2, #8]
 80037a4:	e098      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f040 8093 	bne.w	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	4a4b      	ldr	r2, [pc, #300]	@ (80038e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d90f      	bls.n	80037da <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	015a      	lsls	r2, r3, #5
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	4413      	add	r3, r2
 80037cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037d0:	461a      	mov	r2, r3
 80037d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037d6:	6093      	str	r3, [r2, #8]
 80037d8:	e07e      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	4613      	mov	r3, r2
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	4413      	add	r3, r2
 80037ec:	3304      	adds	r3, #4
 80037ee:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6a1a      	ldr	r2, [r3, #32]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	0159      	lsls	r1, r3, #5
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	440b      	add	r3, r1
 80037fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003806:	1ad2      	subs	r2, r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d114      	bne.n	800383c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d109      	bne.n	800382e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003824:	461a      	mov	r2, r3
 8003826:	2101      	movs	r1, #1
 8003828:	f003 fe4a 	bl	80074c0 <USB_EP0_OutStart>
 800382c:	e006      	b.n	800383c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	441a      	add	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	4619      	mov	r1, r3
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f006 f898 	bl	8009978 <HAL_PCD_DataOutStageCallback>
 8003848:	e046      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	4a26      	ldr	r2, [pc, #152]	@ (80038e8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d124      	bne.n	800389c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	015a      	lsls	r2, r3, #5
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	4413      	add	r3, r2
 8003864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003868:	461a      	mov	r2, r3
 800386a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800386e:	6093      	str	r3, [r2, #8]
 8003870:	e032      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d008      	beq.n	800388e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	015a      	lsls	r2, r3, #5
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	4413      	add	r3, r2
 8003884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003888:	461a      	mov	r2, r3
 800388a:	2320      	movs	r3, #32
 800388c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	4619      	mov	r1, r3
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f006 f86f 	bl	8009978 <HAL_PCD_DataOutStageCallback>
 800389a:	e01d      	b.n	80038d8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d114      	bne.n	80038cc <PCD_EP_OutXfrComplete_int+0x1b0>
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	683a      	ldr	r2, [r7, #0]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d108      	bne.n	80038cc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038c4:	461a      	mov	r2, r3
 80038c6:	2100      	movs	r1, #0
 80038c8:	f003 fdfa 	bl	80074c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4619      	mov	r1, r3
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f006 f850 	bl	8009978 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3720      	adds	r7, #32
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	4f54300a 	.word	0x4f54300a
 80038e8:	4f54310a 	.word	0x4f54310a

080038ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	333c      	adds	r3, #60	@ 0x3c
 8003904:	3304      	adds	r3, #4
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	015a      	lsls	r2, r3, #5
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4413      	add	r3, r2
 8003912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	4a15      	ldr	r2, [pc, #84]	@ (8003974 <PCD_EP_OutSetupPacket_int+0x88>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d90e      	bls.n	8003940 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003928:	2b00      	cmp	r3, #0
 800392a:	d009      	beq.n	8003940 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	4413      	add	r3, r2
 8003934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003938:	461a      	mov	r2, r3
 800393a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800393e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f006 f807 	bl	8009954 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4a0a      	ldr	r2, [pc, #40]	@ (8003974 <PCD_EP_OutSetupPacket_int+0x88>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d90c      	bls.n	8003968 <PCD_EP_OutSetupPacket_int+0x7c>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	799b      	ldrb	r3, [r3, #6]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d108      	bne.n	8003968 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003960:	461a      	mov	r2, r3
 8003962:	2101      	movs	r1, #1
 8003964:	f003 fdac 	bl	80074c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	4f54300a 	.word	0x4f54300a

08003978 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	460b      	mov	r3, r1
 8003982:	70fb      	strb	r3, [r7, #3]
 8003984:	4613      	mov	r3, r2
 8003986:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003990:	78fb      	ldrb	r3, [r7, #3]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d107      	bne.n	80039a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003996:	883b      	ldrh	r3, [r7, #0]
 8003998:	0419      	lsls	r1, r3, #16
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80039a4:	e028      	b.n	80039f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ac:	0c1b      	lsrs	r3, r3, #16
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	4413      	add	r3, r2
 80039b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039b4:	2300      	movs	r3, #0
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e00d      	b.n	80039d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	3340      	adds	r3, #64	@ 0x40
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4413      	add	r3, r2
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	0c1b      	lsrs	r3, r3, #16
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	4413      	add	r3, r2
 80039ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
 80039d2:	3301      	adds	r3, #1
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	7bfa      	ldrb	r2, [r7, #15]
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	3b01      	subs	r3, #1
 80039dc:	429a      	cmp	r2, r3
 80039de:	d3ec      	bcc.n	80039ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039e0:	883b      	ldrh	r3, [r7, #0]
 80039e2:	0418      	lsls	r0, r3, #16
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6819      	ldr	r1, [r3, #0]
 80039e8:	78fb      	ldrb	r3, [r7, #3]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	4302      	orrs	r2, r0
 80039f0:	3340      	adds	r3, #64	@ 0x40
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
 8003a0e:	460b      	mov	r3, r1
 8003a10:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	887a      	ldrh	r2, [r7, #2]
 8003a18:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e267      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d075      	beq.n	8003b4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a5e:	4b88      	ldr	r3, [pc, #544]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d00c      	beq.n	8003a84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a6a:	4b85      	ldr	r3, [pc, #532]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a72:	2b08      	cmp	r3, #8
 8003a74:	d112      	bne.n	8003a9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a76:	4b82      	ldr	r3, [pc, #520]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a82:	d10b      	bne.n	8003a9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a84:	4b7e      	ldr	r3, [pc, #504]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d05b      	beq.n	8003b48 <HAL_RCC_OscConfig+0x108>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d157      	bne.n	8003b48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e242      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa4:	d106      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x74>
 8003aa6:	4b76      	ldr	r3, [pc, #472]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a75      	ldr	r2, [pc, #468]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	e01d      	b.n	8003af0 <HAL_RCC_OscConfig+0xb0>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003abc:	d10c      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x98>
 8003abe:	4b70      	ldr	r3, [pc, #448]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a6f      	ldr	r2, [pc, #444]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac8:	6013      	str	r3, [r2, #0]
 8003aca:	4b6d      	ldr	r3, [pc, #436]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a6c      	ldr	r2, [pc, #432]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad4:	6013      	str	r3, [r2, #0]
 8003ad6:	e00b      	b.n	8003af0 <HAL_RCC_OscConfig+0xb0>
 8003ad8:	4b69      	ldr	r3, [pc, #420]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a68      	ldr	r2, [pc, #416]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ae2:	6013      	str	r3, [r2, #0]
 8003ae4:	4b66      	ldr	r3, [pc, #408]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a65      	ldr	r2, [pc, #404]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003aea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d013      	beq.n	8003b20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af8:	f7fe f9e0 	bl	8001ebc <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b00:	f7fe f9dc 	bl	8001ebc <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b64      	cmp	r3, #100	@ 0x64
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e207      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b12:	4b5b      	ldr	r3, [pc, #364]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0f0      	beq.n	8003b00 <HAL_RCC_OscConfig+0xc0>
 8003b1e:	e014      	b.n	8003b4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b20:	f7fe f9cc 	bl	8001ebc <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b28:	f7fe f9c8 	bl	8001ebc <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b64      	cmp	r3, #100	@ 0x64
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e1f3      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	4b51      	ldr	r3, [pc, #324]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1f0      	bne.n	8003b28 <HAL_RCC_OscConfig+0xe8>
 8003b46:	e000      	b.n	8003b4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d063      	beq.n	8003c1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b56:	4b4a      	ldr	r3, [pc, #296]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00b      	beq.n	8003b7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b62:	4b47      	ldr	r3, [pc, #284]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d11c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b6e:	4b44      	ldr	r3, [pc, #272]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d116      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7a:	4b41      	ldr	r3, [pc, #260]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d005      	beq.n	8003b92 <HAL_RCC_OscConfig+0x152>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e1c7      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b92:	4b3b      	ldr	r3, [pc, #236]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	4937      	ldr	r1, [pc, #220]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba6:	e03a      	b.n	8003c1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d020      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bb0:	4b34      	ldr	r3, [pc, #208]	@ (8003c84 <HAL_RCC_OscConfig+0x244>)
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7fe f981 	bl	8001ebc <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bbe:	f7fe f97d 	bl	8001ebc <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e1a8      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0f0      	beq.n	8003bbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bdc:	4b28      	ldr	r3, [pc, #160]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4925      	ldr	r1, [pc, #148]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	600b      	str	r3, [r1, #0]
 8003bf0:	e015      	b.n	8003c1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bf2:	4b24      	ldr	r3, [pc, #144]	@ (8003c84 <HAL_RCC_OscConfig+0x244>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fe f960 	bl	8001ebc <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c00:	f7fe f95c 	bl	8001ebc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e187      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c12:	4b1b      	ldr	r3, [pc, #108]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1f0      	bne.n	8003c00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d036      	beq.n	8003c98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d016      	beq.n	8003c60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c32:	4b15      	ldr	r3, [pc, #84]	@ (8003c88 <HAL_RCC_OscConfig+0x248>)
 8003c34:	2201      	movs	r2, #1
 8003c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c38:	f7fe f940 	bl	8001ebc <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c40:	f7fe f93c 	bl	8001ebc <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e167      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c52:	4b0b      	ldr	r3, [pc, #44]	@ (8003c80 <HAL_RCC_OscConfig+0x240>)
 8003c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0x200>
 8003c5e:	e01b      	b.n	8003c98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c60:	4b09      	ldr	r3, [pc, #36]	@ (8003c88 <HAL_RCC_OscConfig+0x248>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c66:	f7fe f929 	bl	8001ebc <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	e00e      	b.n	8003c8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c6e:	f7fe f925 	bl	8001ebc <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d907      	bls.n	8003c8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e150      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
 8003c80:	40023800 	.word	0x40023800
 8003c84:	42470000 	.word	0x42470000
 8003c88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c8c:	4b88      	ldr	r3, [pc, #544]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1ea      	bne.n	8003c6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8097 	beq.w	8003dd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003caa:	4b81      	ldr	r3, [pc, #516]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10f      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	4b7d      	ldr	r3, [pc, #500]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbe:	4a7c      	ldr	r2, [pc, #496]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cc6:	4b7a      	ldr	r3, [pc, #488]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd6:	4b77      	ldr	r3, [pc, #476]	@ (8003eb4 <HAL_RCC_OscConfig+0x474>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d118      	bne.n	8003d14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce2:	4b74      	ldr	r3, [pc, #464]	@ (8003eb4 <HAL_RCC_OscConfig+0x474>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a73      	ldr	r2, [pc, #460]	@ (8003eb4 <HAL_RCC_OscConfig+0x474>)
 8003ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cee:	f7fe f8e5 	bl	8001ebc <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf6:	f7fe f8e1 	bl	8001ebc <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e10c      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d08:	4b6a      	ldr	r3, [pc, #424]	@ (8003eb4 <HAL_RCC_OscConfig+0x474>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d106      	bne.n	8003d2a <HAL_RCC_OscConfig+0x2ea>
 8003d1c:	4b64      	ldr	r3, [pc, #400]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d20:	4a63      	ldr	r2, [pc, #396]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d28:	e01c      	b.n	8003d64 <HAL_RCC_OscConfig+0x324>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	2b05      	cmp	r3, #5
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCC_OscConfig+0x30c>
 8003d32:	4b5f      	ldr	r3, [pc, #380]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d36:	4a5e      	ldr	r2, [pc, #376]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d38:	f043 0304 	orr.w	r3, r3, #4
 8003d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d42:	4a5b      	ldr	r2, [pc, #364]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d44:	f043 0301 	orr.w	r3, r3, #1
 8003d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d4a:	e00b      	b.n	8003d64 <HAL_RCC_OscConfig+0x324>
 8003d4c:	4b58      	ldr	r3, [pc, #352]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d50:	4a57      	ldr	r2, [pc, #348]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d52:	f023 0301 	bic.w	r3, r3, #1
 8003d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d58:	4b55      	ldr	r3, [pc, #340]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d5c:	4a54      	ldr	r2, [pc, #336]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d5e:	f023 0304 	bic.w	r3, r3, #4
 8003d62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d015      	beq.n	8003d98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6c:	f7fe f8a6 	bl	8001ebc <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d72:	e00a      	b.n	8003d8a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d74:	f7fe f8a2 	bl	8001ebc <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e0cb      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d8a:	4b49      	ldr	r3, [pc, #292]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0ee      	beq.n	8003d74 <HAL_RCC_OscConfig+0x334>
 8003d96:	e014      	b.n	8003dc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d98:	f7fe f890 	bl	8001ebc <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9e:	e00a      	b.n	8003db6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003da0:	f7fe f88c 	bl	8001ebc <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e0b5      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db6:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1ee      	bne.n	8003da0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dc2:	7dfb      	ldrb	r3, [r7, #23]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d105      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc8:	4b39      	ldr	r3, [pc, #228]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	4a38      	ldr	r2, [pc, #224]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003dce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80a1 	beq.w	8003f20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dde:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 030c 	and.w	r3, r3, #12
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d05c      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d141      	bne.n	8003e76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df2:	4b31      	ldr	r3, [pc, #196]	@ (8003eb8 <HAL_RCC_OscConfig+0x478>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7fe f860 	bl	8001ebc <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe f85c 	bl	8001ebc <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e087      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e12:	4b27      	ldr	r3, [pc, #156]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69da      	ldr	r2, [r3, #28]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	019b      	lsls	r3, r3, #6
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e34:	085b      	lsrs	r3, r3, #1
 8003e36:	3b01      	subs	r3, #1
 8003e38:	041b      	lsls	r3, r3, #16
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e40:	061b      	lsls	r3, r3, #24
 8003e42:	491b      	ldr	r1, [pc, #108]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e48:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb8 <HAL_RCC_OscConfig+0x478>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4e:	f7fe f835 	bl	8001ebc <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e56:	f7fe f831 	bl	8001ebc <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e05c      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e68:	4b11      	ldr	r3, [pc, #68]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x416>
 8003e74:	e054      	b.n	8003f20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e76:	4b10      	ldr	r3, [pc, #64]	@ (8003eb8 <HAL_RCC_OscConfig+0x478>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7c:	f7fe f81e 	bl	8001ebc <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e84:	f7fe f81a 	bl	8001ebc <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e045      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e96:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <HAL_RCC_OscConfig+0x470>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1f0      	bne.n	8003e84 <HAL_RCC_OscConfig+0x444>
 8003ea2:	e03d      	b.n	8003f20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d107      	bne.n	8003ebc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e038      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	40007000 	.word	0x40007000
 8003eb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <HAL_RCC_OscConfig+0x4ec>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d028      	beq.n	8003f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d121      	bne.n	8003f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d11a      	bne.n	8003f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003eec:	4013      	ands	r3, r2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ef2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d111      	bne.n	8003f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f02:	085b      	lsrs	r3, r3, #1
 8003f04:	3b01      	subs	r3, #1
 8003f06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d107      	bne.n	8003f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e000      	b.n	8003f22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800

08003f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0cc      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f44:	4b68      	ldr	r3, [pc, #416]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d90c      	bls.n	8003f6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f52:	4b65      	ldr	r3, [pc, #404]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	b2d2      	uxtb	r2, r2
 8003f58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5a:	4b63      	ldr	r3, [pc, #396]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d001      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e0b8      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d020      	beq.n	8003fba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0304 	and.w	r3, r3, #4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f84:	4b59      	ldr	r3, [pc, #356]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	4a58      	ldr	r2, [pc, #352]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0308 	and.w	r3, r3, #8
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d005      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f9c:	4b53      	ldr	r3, [pc, #332]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	4a52      	ldr	r2, [pc, #328]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003fa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fa8:	4b50      	ldr	r3, [pc, #320]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	494d      	ldr	r1, [pc, #308]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d044      	beq.n	8004050 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fce:	4b47      	ldr	r3, [pc, #284]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d119      	bne.n	800400e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e07f      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d003      	beq.n	8003fee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	d107      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fee:	4b3f      	ldr	r3, [pc, #252]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d109      	bne.n	800400e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e06f      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e067      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800400e:	4b37      	ldr	r3, [pc, #220]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f023 0203 	bic.w	r2, r3, #3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	4934      	ldr	r1, [pc, #208]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 800401c:	4313      	orrs	r3, r2
 800401e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004020:	f7fd ff4c 	bl	8001ebc <HAL_GetTick>
 8004024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004026:	e00a      	b.n	800403e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004028:	f7fd ff48 	bl	8001ebc <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e04f      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403e:	4b2b      	ldr	r3, [pc, #172]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 020c 	and.w	r2, r3, #12
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	429a      	cmp	r2, r3
 800404e:	d1eb      	bne.n	8004028 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004050:	4b25      	ldr	r3, [pc, #148]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	429a      	cmp	r2, r3
 800405c:	d20c      	bcs.n	8004078 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405e:	4b22      	ldr	r3, [pc, #136]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004066:	4b20      	ldr	r3, [pc, #128]	@ (80040e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	683a      	ldr	r2, [r7, #0]
 8004070:	429a      	cmp	r2, r3
 8004072:	d001      	beq.n	8004078 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e032      	b.n	80040de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d008      	beq.n	8004096 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004084:	4b19      	ldr	r3, [pc, #100]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	4916      	ldr	r1, [pc, #88]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0308 	and.w	r3, r3, #8
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d009      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040a2:	4b12      	ldr	r3, [pc, #72]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	490e      	ldr	r1, [pc, #56]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040b6:	f000 f821 	bl	80040fc <HAL_RCC_GetSysClockFreq>
 80040ba:	4602      	mov	r2, r0
 80040bc:	4b0b      	ldr	r3, [pc, #44]	@ (80040ec <HAL_RCC_ClockConfig+0x1bc>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	490a      	ldr	r1, [pc, #40]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c0>)
 80040c8:	5ccb      	ldrb	r3, [r1, r3]
 80040ca:	fa22 f303 	lsr.w	r3, r2, r3
 80040ce:	4a09      	ldr	r2, [pc, #36]	@ (80040f4 <HAL_RCC_ClockConfig+0x1c4>)
 80040d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040d2:	4b09      	ldr	r3, [pc, #36]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c8>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fd feac 	bl	8001e34 <HAL_InitTick>

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	40023c00 	.word	0x40023c00
 80040ec:	40023800 	.word	0x40023800
 80040f0:	0800e798 	.word	0x0800e798
 80040f4:	20000020 	.word	0x20000020
 80040f8:	20000024 	.word	0x20000024

080040fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004100:	b090      	sub	sp, #64	@ 0x40
 8004102:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	637b      	str	r3, [r7, #52]	@ 0x34
 8004108:	2300      	movs	r3, #0
 800410a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800410c:	2300      	movs	r3, #0
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004110:	2300      	movs	r3, #0
 8004112:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004114:	4b59      	ldr	r3, [pc, #356]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 030c 	and.w	r3, r3, #12
 800411c:	2b08      	cmp	r3, #8
 800411e:	d00d      	beq.n	800413c <HAL_RCC_GetSysClockFreq+0x40>
 8004120:	2b08      	cmp	r3, #8
 8004122:	f200 80a1 	bhi.w	8004268 <HAL_RCC_GetSysClockFreq+0x16c>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <HAL_RCC_GetSysClockFreq+0x34>
 800412a:	2b04      	cmp	r3, #4
 800412c:	d003      	beq.n	8004136 <HAL_RCC_GetSysClockFreq+0x3a>
 800412e:	e09b      	b.n	8004268 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004130:	4b53      	ldr	r3, [pc, #332]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x184>)
 8004132:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004134:	e09b      	b.n	800426e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004136:	4b53      	ldr	r3, [pc, #332]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x188>)
 8004138:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800413a:	e098      	b.n	800426e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800413c:	4b4f      	ldr	r3, [pc, #316]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004144:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004146:	4b4d      	ldr	r3, [pc, #308]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d028      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004152:	4b4a      	ldr	r3, [pc, #296]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	099b      	lsrs	r3, r3, #6
 8004158:	2200      	movs	r2, #0
 800415a:	623b      	str	r3, [r7, #32]
 800415c:	627a      	str	r2, [r7, #36]	@ 0x24
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004164:	2100      	movs	r1, #0
 8004166:	4b47      	ldr	r3, [pc, #284]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x188>)
 8004168:	fb03 f201 	mul.w	r2, r3, r1
 800416c:	2300      	movs	r3, #0
 800416e:	fb00 f303 	mul.w	r3, r0, r3
 8004172:	4413      	add	r3, r2
 8004174:	4a43      	ldr	r2, [pc, #268]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x188>)
 8004176:	fba0 1202 	umull	r1, r2, r0, r2
 800417a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800417c:	460a      	mov	r2, r1
 800417e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004180:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004182:	4413      	add	r3, r2
 8004184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004188:	2200      	movs	r2, #0
 800418a:	61bb      	str	r3, [r7, #24]
 800418c:	61fa      	str	r2, [r7, #28]
 800418e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004192:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004196:	f7fc fd7f 	bl	8000c98 <__aeabi_uldivmod>
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
 800419e:	4613      	mov	r3, r2
 80041a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041a2:	e053      	b.n	800424c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a4:	4b35      	ldr	r3, [pc, #212]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	099b      	lsrs	r3, r3, #6
 80041aa:	2200      	movs	r2, #0
 80041ac:	613b      	str	r3, [r7, #16]
 80041ae:	617a      	str	r2, [r7, #20]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80041b6:	f04f 0b00 	mov.w	fp, #0
 80041ba:	4652      	mov	r2, sl
 80041bc:	465b      	mov	r3, fp
 80041be:	f04f 0000 	mov.w	r0, #0
 80041c2:	f04f 0100 	mov.w	r1, #0
 80041c6:	0159      	lsls	r1, r3, #5
 80041c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041cc:	0150      	lsls	r0, r2, #5
 80041ce:	4602      	mov	r2, r0
 80041d0:	460b      	mov	r3, r1
 80041d2:	ebb2 080a 	subs.w	r8, r2, sl
 80041d6:	eb63 090b 	sbc.w	r9, r3, fp
 80041da:	f04f 0200 	mov.w	r2, #0
 80041de:	f04f 0300 	mov.w	r3, #0
 80041e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041ee:	ebb2 0408 	subs.w	r4, r2, r8
 80041f2:	eb63 0509 	sbc.w	r5, r3, r9
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	00eb      	lsls	r3, r5, #3
 8004200:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004204:	00e2      	lsls	r2, r4, #3
 8004206:	4614      	mov	r4, r2
 8004208:	461d      	mov	r5, r3
 800420a:	eb14 030a 	adds.w	r3, r4, sl
 800420e:	603b      	str	r3, [r7, #0]
 8004210:	eb45 030b 	adc.w	r3, r5, fp
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	f04f 0300 	mov.w	r3, #0
 800421e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004222:	4629      	mov	r1, r5
 8004224:	028b      	lsls	r3, r1, #10
 8004226:	4621      	mov	r1, r4
 8004228:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800422c:	4621      	mov	r1, r4
 800422e:	028a      	lsls	r2, r1, #10
 8004230:	4610      	mov	r0, r2
 8004232:	4619      	mov	r1, r3
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	2200      	movs	r2, #0
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	60fa      	str	r2, [r7, #12]
 800423c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004240:	f7fc fd2a 	bl	8000c98 <__aeabi_uldivmod>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4613      	mov	r3, r2
 800424a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800424c:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <HAL_RCC_GetSysClockFreq+0x180>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	0c1b      	lsrs	r3, r3, #16
 8004252:	f003 0303 	and.w	r3, r3, #3
 8004256:	3301      	adds	r3, #1
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800425c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	fbb2 f3f3 	udiv	r3, r2, r3
 8004264:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004266:	e002      	b.n	800426e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004268:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x184>)
 800426a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800426c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004270:	4618      	mov	r0, r3
 8004272:	3740      	adds	r7, #64	@ 0x40
 8004274:	46bd      	mov	sp, r7
 8004276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800427a:	bf00      	nop
 800427c:	40023800 	.word	0x40023800
 8004280:	00f42400 	.word	0x00f42400
 8004284:	017d7840 	.word	0x017d7840

08004288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800428c:	4b03      	ldr	r3, [pc, #12]	@ (800429c <HAL_RCC_GetHCLKFreq+0x14>)
 800428e:	681b      	ldr	r3, [r3, #0]
}
 8004290:	4618      	mov	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	20000020 	.word	0x20000020

080042a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042a4:	f7ff fff0 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042a8:	4602      	mov	r2, r0
 80042aa:	4b05      	ldr	r3, [pc, #20]	@ (80042c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	0a9b      	lsrs	r3, r3, #10
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	4903      	ldr	r1, [pc, #12]	@ (80042c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b6:	5ccb      	ldrb	r3, [r1, r3]
 80042b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042bc:	4618      	mov	r0, r3
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	40023800 	.word	0x40023800
 80042c4:	0800e7a8 	.word	0x0800e7a8

080042c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042cc:	f7ff ffdc 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0b5b      	lsrs	r3, r3, #13
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4903      	ldr	r1, [pc, #12]	@ (80042ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40023800 	.word	0x40023800
 80042ec:	0800e7a8 	.word	0x0800e7a8

080042f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e041      	b.n	8004386 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fd fb3c 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3304      	adds	r3, #4
 800432c:	4619      	mov	r1, r3
 800432e:	4610      	mov	r0, r2
 8004330:	f000 fac0 	bl	80048b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b082      	sub	sp, #8
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e041      	b.n	8004424 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d106      	bne.n	80043ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f839 	bl	800442c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3304      	adds	r3, #4
 80043ca:	4619      	mov	r1, r3
 80043cc:	4610      	mov	r0, r2
 80043ce:	f000 fa71 	bl	80048b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d109      	bne.n	8004464 <HAL_TIM_PWM_Start+0x24>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	bf14      	ite	ne
 800445c:	2301      	movne	r3, #1
 800445e:	2300      	moveq	r3, #0
 8004460:	b2db      	uxtb	r3, r3
 8004462:	e022      	b.n	80044aa <HAL_TIM_PWM_Start+0x6a>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b04      	cmp	r3, #4
 8004468:	d109      	bne.n	800447e <HAL_TIM_PWM_Start+0x3e>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	bf14      	ite	ne
 8004476:	2301      	movne	r3, #1
 8004478:	2300      	moveq	r3, #0
 800447a:	b2db      	uxtb	r3, r3
 800447c:	e015      	b.n	80044aa <HAL_TIM_PWM_Start+0x6a>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d109      	bne.n	8004498 <HAL_TIM_PWM_Start+0x58>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	bf14      	ite	ne
 8004490:	2301      	movne	r3, #1
 8004492:	2300      	moveq	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	e008      	b.n	80044aa <HAL_TIM_PWM_Start+0x6a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	bf14      	ite	ne
 80044a4:	2301      	movne	r3, #1
 80044a6:	2300      	moveq	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e068      	b.n	8004584 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_PWM_Start+0x82>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044c0:	e013      	b.n	80044ea <HAL_TIM_PWM_Start+0xaa>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d104      	bne.n	80044d2 <HAL_TIM_PWM_Start+0x92>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044d0:	e00b      	b.n	80044ea <HAL_TIM_PWM_Start+0xaa>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b08      	cmp	r3, #8
 80044d6:	d104      	bne.n	80044e2 <HAL_TIM_PWM_Start+0xa2>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044e0:	e003      	b.n	80044ea <HAL_TIM_PWM_Start+0xaa>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2202      	movs	r2, #2
 80044e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2201      	movs	r2, #1
 80044f0:	6839      	ldr	r1, [r7, #0]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fc90 	bl	8004e18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a23      	ldr	r2, [pc, #140]	@ (800458c <HAL_TIM_PWM_Start+0x14c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d107      	bne.n	8004512 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004510:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1d      	ldr	r2, [pc, #116]	@ (800458c <HAL_TIM_PWM_Start+0x14c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d018      	beq.n	800454e <HAL_TIM_PWM_Start+0x10e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004524:	d013      	beq.n	800454e <HAL_TIM_PWM_Start+0x10e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a19      	ldr	r2, [pc, #100]	@ (8004590 <HAL_TIM_PWM_Start+0x150>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00e      	beq.n	800454e <HAL_TIM_PWM_Start+0x10e>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a17      	ldr	r2, [pc, #92]	@ (8004594 <HAL_TIM_PWM_Start+0x154>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d009      	beq.n	800454e <HAL_TIM_PWM_Start+0x10e>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a16      	ldr	r2, [pc, #88]	@ (8004598 <HAL_TIM_PWM_Start+0x158>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d004      	beq.n	800454e <HAL_TIM_PWM_Start+0x10e>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a14      	ldr	r2, [pc, #80]	@ (800459c <HAL_TIM_PWM_Start+0x15c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d111      	bne.n	8004572 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f003 0307 	and.w	r3, r3, #7
 8004558:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b06      	cmp	r3, #6
 800455e:	d010      	beq.n	8004582 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f042 0201 	orr.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004570:	e007      	b.n	8004582 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0201 	orr.w	r2, r2, #1
 8004580:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40010000 	.word	0x40010000
 8004590:	40000400 	.word	0x40000400
 8004594:	40000800 	.word	0x40000800
 8004598:	40000c00 	.word	0x40000c00
 800459c:	40014000 	.word	0x40014000

080045a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0ae      	b.n	800471c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b0c      	cmp	r3, #12
 80045ca:	f200 809f 	bhi.w	800470c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045ce:	a201      	add	r2, pc, #4	@ (adr r2, 80045d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	08004609 	.word	0x08004609
 80045d8:	0800470d 	.word	0x0800470d
 80045dc:	0800470d 	.word	0x0800470d
 80045e0:	0800470d 	.word	0x0800470d
 80045e4:	08004649 	.word	0x08004649
 80045e8:	0800470d 	.word	0x0800470d
 80045ec:	0800470d 	.word	0x0800470d
 80045f0:	0800470d 	.word	0x0800470d
 80045f4:	0800468b 	.word	0x0800468b
 80045f8:	0800470d 	.word	0x0800470d
 80045fc:	0800470d 	.word	0x0800470d
 8004600:	0800470d 	.word	0x0800470d
 8004604:	080046cb 	.word	0x080046cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f9dc 	bl	80049cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0208 	orr.w	r2, r2, #8
 8004622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0204 	bic.w	r2, r2, #4
 8004632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6999      	ldr	r1, [r3, #24]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	691a      	ldr	r2, [r3, #16]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	619a      	str	r2, [r3, #24]
      break;
 8004646:	e064      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68b9      	ldr	r1, [r7, #8]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fa22 	bl	8004a98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699a      	ldr	r2, [r3, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004662:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699a      	ldr	r2, [r3, #24]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004672:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6999      	ldr	r1, [r3, #24]
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	021a      	lsls	r2, r3, #8
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	619a      	str	r2, [r3, #24]
      break;
 8004688:	e043      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	4618      	mov	r0, r3
 8004692:	f000 fa6d 	bl	8004b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0208 	orr.w	r2, r2, #8
 80046a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0204 	bic.w	r2, r2, #4
 80046b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69d9      	ldr	r1, [r3, #28]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
      break;
 80046c8:	e023      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fab7 	bl	8004c44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	69da      	ldr	r2, [r3, #28]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69da      	ldr	r2, [r3, #28]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69d9      	ldr	r1, [r3, #28]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	021a      	lsls	r2, r3, #8
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	61da      	str	r2, [r3, #28]
      break;
 800470a:	e002      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	75fb      	strb	r3, [r7, #23]
      break;
 8004710:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800471a:	7dfb      	ldrb	r3, [r7, #23]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIM_ConfigClockSource+0x1c>
 800473c:	2302      	movs	r3, #2
 800473e:	e0b4      	b.n	80048aa <HAL_TIM_ConfigClockSource+0x186>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800475e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004778:	d03e      	beq.n	80047f8 <HAL_TIM_ConfigClockSource+0xd4>
 800477a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477e:	f200 8087 	bhi.w	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004786:	f000 8086 	beq.w	8004896 <HAL_TIM_ConfigClockSource+0x172>
 800478a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478e:	d87f      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004790:	2b70      	cmp	r3, #112	@ 0x70
 8004792:	d01a      	beq.n	80047ca <HAL_TIM_ConfigClockSource+0xa6>
 8004794:	2b70      	cmp	r3, #112	@ 0x70
 8004796:	d87b      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004798:	2b60      	cmp	r3, #96	@ 0x60
 800479a:	d050      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x11a>
 800479c:	2b60      	cmp	r3, #96	@ 0x60
 800479e:	d877      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047a0:	2b50      	cmp	r3, #80	@ 0x50
 80047a2:	d03c      	beq.n	800481e <HAL_TIM_ConfigClockSource+0xfa>
 80047a4:	2b50      	cmp	r3, #80	@ 0x50
 80047a6:	d873      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047a8:	2b40      	cmp	r3, #64	@ 0x40
 80047aa:	d058      	beq.n	800485e <HAL_TIM_ConfigClockSource+0x13a>
 80047ac:	2b40      	cmp	r3, #64	@ 0x40
 80047ae:	d86f      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047b0:	2b30      	cmp	r3, #48	@ 0x30
 80047b2:	d064      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047b4:	2b30      	cmp	r3, #48	@ 0x30
 80047b6:	d86b      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d060      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047bc:	2b20      	cmp	r3, #32
 80047be:	d867      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d05c      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047c4:	2b10      	cmp	r3, #16
 80047c6:	d05a      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047c8:	e062      	b.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047da:	f000 fafd 	bl	8004dd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	609a      	str	r2, [r3, #8]
      break;
 80047f6:	e04f      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004808:	f000 fae6 	bl	8004dd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689a      	ldr	r2, [r3, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800481a:	609a      	str	r2, [r3, #8]
      break;
 800481c:	e03c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800482a:	461a      	mov	r2, r3
 800482c:	f000 fa5a 	bl	8004ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2150      	movs	r1, #80	@ 0x50
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fab3 	bl	8004da2 <TIM_ITRx_SetConfig>
      break;
 800483c:	e02c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800484a:	461a      	mov	r2, r3
 800484c:	f000 fa79 	bl	8004d42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2160      	movs	r1, #96	@ 0x60
 8004856:	4618      	mov	r0, r3
 8004858:	f000 faa3 	bl	8004da2 <TIM_ITRx_SetConfig>
      break;
 800485c:	e01c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	461a      	mov	r2, r3
 800486c:	f000 fa3a 	bl	8004ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2140      	movs	r1, #64	@ 0x40
 8004876:	4618      	mov	r0, r3
 8004878:	f000 fa93 	bl	8004da2 <TIM_ITRx_SetConfig>
      break;
 800487c:	e00c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4619      	mov	r1, r3
 8004888:	4610      	mov	r0, r2
 800488a:	f000 fa8a 	bl	8004da2 <TIM_ITRx_SetConfig>
      break;
 800488e:	e003      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	73fb      	strb	r3, [r7, #15]
      break;
 8004894:	e000      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004896:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a3a      	ldr	r2, [pc, #232]	@ (80049b0 <TIM_Base_SetConfig+0xfc>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d00f      	beq.n	80048ec <TIM_Base_SetConfig+0x38>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d2:	d00b      	beq.n	80048ec <TIM_Base_SetConfig+0x38>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a37      	ldr	r2, [pc, #220]	@ (80049b4 <TIM_Base_SetConfig+0x100>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d007      	beq.n	80048ec <TIM_Base_SetConfig+0x38>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a36      	ldr	r2, [pc, #216]	@ (80049b8 <TIM_Base_SetConfig+0x104>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d003      	beq.n	80048ec <TIM_Base_SetConfig+0x38>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a35      	ldr	r2, [pc, #212]	@ (80049bc <TIM_Base_SetConfig+0x108>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d108      	bne.n	80048fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a2b      	ldr	r2, [pc, #172]	@ (80049b0 <TIM_Base_SetConfig+0xfc>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d01b      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490c:	d017      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a28      	ldr	r2, [pc, #160]	@ (80049b4 <TIM_Base_SetConfig+0x100>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d013      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a27      	ldr	r2, [pc, #156]	@ (80049b8 <TIM_Base_SetConfig+0x104>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00f      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a26      	ldr	r2, [pc, #152]	@ (80049bc <TIM_Base_SetConfig+0x108>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d00b      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a25      	ldr	r2, [pc, #148]	@ (80049c0 <TIM_Base_SetConfig+0x10c>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d007      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a24      	ldr	r2, [pc, #144]	@ (80049c4 <TIM_Base_SetConfig+0x110>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d003      	beq.n	800493e <TIM_Base_SetConfig+0x8a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a23      	ldr	r2, [pc, #140]	@ (80049c8 <TIM_Base_SetConfig+0x114>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d108      	bne.n	8004950 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a0e      	ldr	r2, [pc, #56]	@ (80049b0 <TIM_Base_SetConfig+0xfc>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d103      	bne.n	8004984 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	691a      	ldr	r2, [r3, #16]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b01      	cmp	r3, #1
 8004994:	d105      	bne.n	80049a2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f023 0201 	bic.w	r2, r3, #1
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	611a      	str	r2, [r3, #16]
  }
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40010000 	.word	0x40010000
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40000800 	.word	0x40000800
 80049bc:	40000c00 	.word	0x40000c00
 80049c0:	40014000 	.word	0x40014000
 80049c4:	40014400 	.word	0x40014400
 80049c8:	40014800 	.word	0x40014800

080049cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f023 0201 	bic.w	r2, r3, #1
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0303 	bic.w	r3, r3, #3
 8004a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f023 0302 	bic.w	r3, r3, #2
 8004a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a1c      	ldr	r2, [pc, #112]	@ (8004a94 <TIM_OC1_SetConfig+0xc8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d10c      	bne.n	8004a42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f023 0308 	bic.w	r3, r3, #8
 8004a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	f023 0304 	bic.w	r3, r3, #4
 8004a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a13      	ldr	r2, [pc, #76]	@ (8004a94 <TIM_OC1_SetConfig+0xc8>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d111      	bne.n	8004a6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	621a      	str	r2, [r3, #32]
}
 8004a88:	bf00      	nop
 8004a8a:	371c      	adds	r7, #28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	40010000 	.word	0x40010000

08004a98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	f023 0210 	bic.w	r2, r3, #16
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	021b      	lsls	r3, r3, #8
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f023 0320 	bic.w	r3, r3, #32
 8004ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b6c <TIM_OC2_SetConfig+0xd4>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d10d      	bne.n	8004b14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a15      	ldr	r2, [pc, #84]	@ (8004b6c <TIM_OC2_SetConfig+0xd4>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d113      	bne.n	8004b44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40010000 	.word	0x40010000

08004b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0303 	bic.w	r3, r3, #3
 8004ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c40 <TIM_OC3_SetConfig+0xd0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d10d      	bne.n	8004bea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	021b      	lsls	r3, r3, #8
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a14      	ldr	r2, [pc, #80]	@ (8004c40 <TIM_OC3_SetConfig+0xd0>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d113      	bne.n	8004c1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	621a      	str	r2, [r3, #32]
}
 8004c34:	bf00      	nop
 8004c36:	371c      	adds	r7, #28
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	40010000 	.word	0x40010000

08004c44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	021b      	lsls	r3, r3, #8
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	031b      	lsls	r3, r3, #12
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a10      	ldr	r2, [pc, #64]	@ (8004ce0 <TIM_OC4_SetConfig+0x9c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d109      	bne.n	8004cb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004caa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	019b      	lsls	r3, r3, #6
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	621a      	str	r2, [r3, #32]
}
 8004cd2:	bf00      	nop
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000

08004ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	f023 0201 	bic.w	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f023 030a 	bic.w	r3, r3, #10
 8004d20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b087      	sub	sp, #28
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f023 0210 	bic.w	r2, r3, #16
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	031b      	lsls	r3, r3, #12
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	621a      	str	r2, [r3, #32]
}
 8004d96:	bf00      	nop
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
 8004daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004db8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f043 0307 	orr.w	r3, r3, #7
 8004dc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	609a      	str	r2, [r3, #8]
}
 8004dcc:	bf00      	nop
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004df2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	021a      	lsls	r2, r3, #8
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	609a      	str	r2, [r3, #8]
}
 8004e0c:	bf00      	nop
 8004e0e:	371c      	adds	r7, #28
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f003 031f 	and.w	r3, r3, #31
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a1a      	ldr	r2, [r3, #32]
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	43db      	mvns	r3, r3
 8004e3a:	401a      	ands	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a1a      	ldr	r2, [r3, #32]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 031f 	and.w	r3, r3, #31
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e50:	431a      	orrs	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	621a      	str	r2, [r3, #32]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
	...

08004e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e050      	b.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a1c      	ldr	r2, [pc, #112]	@ (8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d018      	beq.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec8:	d013      	beq.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a18      	ldr	r2, [pc, #96]	@ (8004f30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00e      	beq.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a16      	ldr	r2, [pc, #88]	@ (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d009      	beq.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a15      	ldr	r2, [pc, #84]	@ (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d004      	beq.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a13      	ldr	r2, [pc, #76]	@ (8004f3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d10c      	bne.n	8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ef8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40010000 	.word	0x40010000
 8004f30:	40000400 	.word	0x40000400
 8004f34:	40000800 	.word	0x40000800
 8004f38:	40000c00 	.word	0x40000c00
 8004f3c:	40014000 	.word	0x40014000

08004f40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e042      	b.n	8004fd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fc fdc8 	bl	8001afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2224      	movs	r2, #36	@ 0x24
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68da      	ldr	r2, [r3, #12]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fd75 	bl	8005a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	695a      	ldr	r2, [r3, #20]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68da      	ldr	r2, [r3, #12]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3708      	adds	r7, #8
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	@ 0x28
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	4613      	mov	r3, r2
 8004fee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b20      	cmp	r3, #32
 8004ffe:	f040 8081 	bne.w	8005104 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <HAL_UART_Receive+0x2e>
 8005008:	88fb      	ldrh	r3, [r7, #6]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d101      	bne.n	8005012 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e079      	b.n	8005106 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2222      	movs	r2, #34	@ 0x22
 800501c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005026:	f7fc ff49 	bl	8001ebc <HAL_GetTick>
 800502a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	88fa      	ldrh	r2, [r7, #6]
 8005030:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	88fa      	ldrh	r2, [r7, #6]
 8005036:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005040:	d108      	bne.n	8005054 <HAL_UART_Receive+0x74>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d104      	bne.n	8005054 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800504a:	2300      	movs	r3, #0
 800504c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	61bb      	str	r3, [r7, #24]
 8005052:	e003      	b.n	800505c <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005058:	2300      	movs	r3, #0
 800505a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800505c:	e047      	b.n	80050ee <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	2200      	movs	r2, #0
 8005066:	2120      	movs	r1, #32
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f000 fb0d 	bl	8005688 <UART_WaitOnFlagUntilTimeout>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d005      	beq.n	8005080 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2220      	movs	r2, #32
 8005078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e042      	b.n	8005106 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10c      	bne.n	80050a0 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	b29b      	uxth	r3, r3
 800508e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005092:	b29a      	uxth	r2, r3
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	3302      	adds	r3, #2
 800509c:	61bb      	str	r3, [r7, #24]
 800509e:	e01f      	b.n	80050e0 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050a8:	d007      	beq.n	80050ba <HAL_UART_Receive+0xda>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10a      	bne.n	80050c8 <HAL_UART_Receive+0xe8>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	701a      	strb	r2, [r3, #0]
 80050c6:	e008      	b.n	80050da <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	3301      	adds	r3, #1
 80050de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1b2      	bne.n	800505e <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	e000      	b.n	8005106 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005104:	2302      	movs	r3, #2
  }
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b0ba      	sub	sp, #232	@ 0xe8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005136:	2300      	movs	r3, #0
 8005138:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800513c:	2300      	movs	r3, #0
 800513e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800514e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10f      	bne.n	8005176 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b00      	cmp	r3, #0
 8005160:	d009      	beq.n	8005176 <HAL_UART_IRQHandler+0x66>
 8005162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 fbc2 	bl	80058f8 <UART_Receive_IT>
      return;
 8005174:	e25b      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005176:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 80de 	beq.w	800533c <HAL_UART_IRQHandler+0x22c>
 8005180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d106      	bne.n	800519a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800518c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005190:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 80d1 	beq.w	800533c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800519a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00b      	beq.n	80051be <HAL_UART_IRQHandler+0xae>
 80051a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b6:	f043 0201 	orr.w	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00b      	beq.n	80051e2 <HAL_UART_IRQHandler+0xd2>
 80051ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	f043 0202 	orr.w	r2, r3, #2
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00b      	beq.n	8005206 <HAL_UART_IRQHandler+0xf6>
 80051ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fe:	f043 0204 	orr.w	r2, r3, #4
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d011      	beq.n	8005236 <HAL_UART_IRQHandler+0x126>
 8005212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005216:	f003 0320 	and.w	r3, r3, #32
 800521a:	2b00      	cmp	r3, #0
 800521c:	d105      	bne.n	800522a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800521e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d005      	beq.n	8005236 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522e:	f043 0208 	orr.w	r2, r3, #8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 81f2 	beq.w	8005624 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d008      	beq.n	800525e <HAL_UART_IRQHandler+0x14e>
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	2b00      	cmp	r3, #0
 8005256:	d002      	beq.n	800525e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fb4d 	bl	80058f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005268:	2b40      	cmp	r3, #64	@ 0x40
 800526a:	bf0c      	ite	eq
 800526c:	2301      	moveq	r3, #1
 800526e:	2300      	movne	r3, #0
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d103      	bne.n	800528a <HAL_UART_IRQHandler+0x17a>
 8005282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005286:	2b00      	cmp	r3, #0
 8005288:	d04f      	beq.n	800532a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fa55 	bl	800573a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529a:	2b40      	cmp	r3, #64	@ 0x40
 800529c:	d141      	bne.n	8005322 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3314      	adds	r3, #20
 80052a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3314      	adds	r3, #20
 80052c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1d9      	bne.n	800529e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d013      	beq.n	800531a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	4a7e      	ldr	r2, [pc, #504]	@ (80054f0 <HAL_UART_IRQHandler+0x3e0>)
 80052f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fc ff8d 	bl	800221e <HAL_DMA_Abort_IT>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800530e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005314:	4610      	mov	r0, r2
 8005316:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005318:	e00e      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f99e 	bl	800565c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	e00a      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f99a 	bl	800565c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005328:	e006      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f996 	bl	800565c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005336:	e175      	b.n	8005624 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005338:	bf00      	nop
    return;
 800533a:	e173      	b.n	8005624 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005340:	2b01      	cmp	r3, #1
 8005342:	f040 814f 	bne.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534a:	f003 0310 	and.w	r3, r3, #16
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 8148 	beq.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005358:	f003 0310 	and.w	r3, r3, #16
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 8141 	beq.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005362:	2300      	movs	r3, #0
 8005364:	60bb      	str	r3, [r7, #8]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	60bb      	str	r3, [r7, #8]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	60bb      	str	r3, [r7, #8]
 8005376:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005382:	2b40      	cmp	r3, #64	@ 0x40
 8005384:	f040 80b6 	bne.w	80054f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005394:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 8145 	beq.w	8005628 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053a6:	429a      	cmp	r2, r3
 80053a8:	f080 813e 	bcs.w	8005628 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053be:	f000 8088 	beq.w	80054d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	330c      	adds	r3, #12
 80053c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053d0:	e853 3f00 	ldrex	r3, [r3]
 80053d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80053d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80053ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80053fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005406:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1d9      	bne.n	80053c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3314      	adds	r3, #20
 8005414:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800541e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005420:	f023 0301 	bic.w	r3, r3, #1
 8005424:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	3314      	adds	r3, #20
 800542e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005432:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005436:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005438:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800543a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800543e:	e841 2300 	strex	r3, r2, [r1]
 8005442:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005444:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1e1      	bne.n	800540e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3314      	adds	r3, #20
 8005450:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005454:	e853 3f00 	ldrex	r3, [r3]
 8005458:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800545a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800545c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005460:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3314      	adds	r3, #20
 800546a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800546e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005470:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005472:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005474:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005476:	e841 2300 	strex	r3, r2, [r1]
 800547a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800547c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1e3      	bne.n	800544a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2220      	movs	r2, #32
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	330c      	adds	r3, #12
 80054b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80054b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80054b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e3      	bne.n	8005490 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fc fe36 	bl	800213e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	4619      	mov	r1, r3
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f8c1 	bl	8005670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054ee:	e09b      	b.n	8005628 <HAL_UART_IRQHandler+0x518>
 80054f0:	08005801 	.word	0x08005801
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 808e 	beq.w	800562c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005510:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 8089 	beq.w	800562c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	330c      	adds	r3, #12
 8005520:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800552a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005530:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800553e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005540:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005544:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005546:	e841 2300 	strex	r3, r2, [r1]
 800554a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800554c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1e3      	bne.n	800551a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	623b      	str	r3, [r7, #32]
   return(result);
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f023 0301 	bic.w	r3, r3, #1
 8005568:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3314      	adds	r3, #20
 8005572:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005576:	633a      	str	r2, [r7, #48]	@ 0x30
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800557c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e3      	bne.n	8005552 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2220      	movs	r2, #32
 800558e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	330c      	adds	r3, #12
 800559e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 0310 	bic.w	r3, r3, #16
 80055ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80055bc:	61fa      	str	r2, [r7, #28]
 80055be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c0:	69b9      	ldr	r1, [r7, #24]
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	e841 2300 	strex	r3, r2, [r1]
 80055c8:	617b      	str	r3, [r7, #20]
   return(result);
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e3      	bne.n	8005598 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055da:	4619      	mov	r1, r3
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f847 	bl	8005670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055e2:	e023      	b.n	800562c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d009      	beq.n	8005604 <HAL_UART_IRQHandler+0x4f4>
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f913 	bl	8005828 <UART_Transmit_IT>
    return;
 8005602:	e014      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00e      	beq.n	800562e <HAL_UART_IRQHandler+0x51e>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005618:	2b00      	cmp	r3, #0
 800561a:	d008      	beq.n	800562e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f953 	bl	80058c8 <UART_EndTransmit_IT>
    return;
 8005622:	e004      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
    return;
 8005624:	bf00      	nop
 8005626:	e002      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
      return;
 8005628:	bf00      	nop
 800562a:	e000      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
      return;
 800562c:	bf00      	nop
  }
}
 800562e:	37e8      	adds	r7, #232	@ 0xe8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	460b      	mov	r3, r1
 800567a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	603b      	str	r3, [r7, #0]
 8005694:	4613      	mov	r3, r2
 8005696:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005698:	e03b      	b.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a0:	d037      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056a2:	f7fc fc0b 	bl	8001ebc <HAL_GetTick>
 80056a6:	4602      	mov	r2, r0
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	1ad3      	subs	r3, r2, r3
 80056ac:	6a3a      	ldr	r2, [r7, #32]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d302      	bcc.n	80056b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e03a      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d023      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b80      	cmp	r3, #128	@ 0x80
 80056ce:	d020      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b40      	cmp	r3, #64	@ 0x40
 80056d4:	d01d      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0308 	and.w	r3, r3, #8
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	d116      	bne.n	8005712 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f81d 	bl	800573a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2208      	movs	r2, #8
 8005704:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e00f      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	4013      	ands	r3, r2
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	bf0c      	ite	eq
 8005722:	2301      	moveq	r3, #1
 8005724:	2300      	movne	r3, #0
 8005726:	b2db      	uxtb	r3, r3
 8005728:	461a      	mov	r2, r3
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	429a      	cmp	r2, r3
 800572e:	d0b4      	beq.n	800569a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800573a:	b480      	push	{r7}
 800573c:	b095      	sub	sp, #84	@ 0x54
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	330c      	adds	r3, #12
 8005748:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574c:	e853 3f00 	ldrex	r3, [r3]
 8005750:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005754:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005758:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	330c      	adds	r3, #12
 8005760:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005762:	643a      	str	r2, [r7, #64]	@ 0x40
 8005764:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005768:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e5      	bne.n	8005742 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	3314      	adds	r3, #20
 800577c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	61fb      	str	r3, [r7, #28]
   return(result);
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	f023 0301 	bic.w	r3, r3, #1
 800578c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3314      	adds	r3, #20
 8005794:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005796:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005798:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800579c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800579e:	e841 2300 	strex	r3, r2, [r1]
 80057a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1e5      	bne.n	8005776 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d119      	bne.n	80057e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	330c      	adds	r3, #12
 80057b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f023 0310 	bic.w	r3, r3, #16
 80057c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	330c      	adds	r3, #12
 80057d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057d2:	61ba      	str	r2, [r7, #24]
 80057d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6979      	ldr	r1, [r7, #20]
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	613b      	str	r3, [r7, #16]
   return(result);
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e5      	bne.n	80057b2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057f4:	bf00      	nop
 80057f6:	3754      	adds	r7, #84	@ 0x54
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7ff ff1e 	bl	800565c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005820:	bf00      	nop
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b21      	cmp	r3, #33	@ 0x21
 800583a:	d13e      	bne.n	80058ba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005844:	d114      	bne.n	8005870 <UART_Transmit_IT+0x48>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d110      	bne.n	8005870 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	881b      	ldrh	r3, [r3, #0]
 8005858:	461a      	mov	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005862:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	1c9a      	adds	r2, r3, #2
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	621a      	str	r2, [r3, #32]
 800586e:	e008      	b.n	8005882 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	1c59      	adds	r1, r3, #1
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	6211      	str	r1, [r2, #32]
 800587a:	781a      	ldrb	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005886:	b29b      	uxth	r3, r3
 8005888:	3b01      	subs	r3, #1
 800588a:	b29b      	uxth	r3, r3
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	4619      	mov	r1, r3
 8005890:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10f      	bne.n	80058b6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68da      	ldr	r2, [r3, #12]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058b6:	2300      	movs	r3, #0
 80058b8:	e000      	b.n	80058bc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058ba:	2302      	movs	r3, #2
  }
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2220      	movs	r2, #32
 80058e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7ff fea3 	bl	8005634 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08c      	sub	sp, #48	@ 0x30
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b22      	cmp	r3, #34	@ 0x22
 800590a:	f040 80ae 	bne.w	8005a6a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005916:	d117      	bne.n	8005948 <UART_Receive_IT+0x50>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d113      	bne.n	8005948 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005920:	2300      	movs	r3, #0
 8005922:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	b29b      	uxth	r3, r3
 8005932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005936:	b29a      	uxth	r2, r3
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005940:	1c9a      	adds	r2, r3, #2
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	629a      	str	r2, [r3, #40]	@ 0x28
 8005946:	e026      	b.n	8005996 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800594e:	2300      	movs	r3, #0
 8005950:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595a:	d007      	beq.n	800596c <UART_Receive_IT+0x74>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10a      	bne.n	800597a <UART_Receive_IT+0x82>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d106      	bne.n	800597a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	b2da      	uxtb	r2, r3
 8005974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005976:	701a      	strb	r2, [r3, #0]
 8005978:	e008      	b.n	800598c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	b2db      	uxtb	r3, r3
 8005982:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005986:	b2da      	uxtb	r2, r3
 8005988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29b      	uxth	r3, r3
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	4619      	mov	r1, r3
 80059a4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d15d      	bne.n	8005a66 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f022 0220 	bic.w	r2, r2, #32
 80059b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68da      	ldr	r2, [r3, #12]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	695a      	ldr	r2, [r3, #20]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0201 	bic.w	r2, r2, #1
 80059d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d135      	bne.n	8005a5c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	e853 3f00 	ldrex	r3, [r3]
 8005a04:	613b      	str	r3, [r7, #16]
   return(result);
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f023 0310 	bic.w	r3, r3, #16
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	330c      	adds	r3, #12
 8005a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a16:	623a      	str	r2, [r7, #32]
 8005a18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1a:	69f9      	ldr	r1, [r7, #28]
 8005a1c:	6a3a      	ldr	r2, [r7, #32]
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e5      	bne.n	80059f6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0310 	and.w	r3, r3, #16
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d10a      	bne.n	8005a4e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a38:	2300      	movs	r3, #0
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	60fb      	str	r3, [r7, #12]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a52:	4619      	mov	r1, r3
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7ff fe0b 	bl	8005670 <HAL_UARTEx_RxEventCallback>
 8005a5a:	e002      	b.n	8005a62 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7ff fdf3 	bl	8005648 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a62:	2300      	movs	r3, #0
 8005a64:	e002      	b.n	8005a6c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	e000      	b.n	8005a6c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a6a:	2302      	movs	r3, #2
  }
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3730      	adds	r7, #48	@ 0x30
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a78:	b0c0      	sub	sp, #256	@ 0x100
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a90:	68d9      	ldr	r1, [r3, #12]
 8005a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	ea40 0301 	orr.w	r3, r0, r1
 8005a9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005acc:	f021 010c 	bic.w	r1, r1, #12
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ada:	430b      	orrs	r3, r1
 8005adc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aee:	6999      	ldr	r1, [r3, #24]
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	ea40 0301 	orr.w	r3, r0, r1
 8005afa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	4b8f      	ldr	r3, [pc, #572]	@ (8005d40 <UART_SetConfig+0x2cc>)
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d005      	beq.n	8005b14 <UART_SetConfig+0xa0>
 8005b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4b8d      	ldr	r3, [pc, #564]	@ (8005d44 <UART_SetConfig+0x2d0>)
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d104      	bne.n	8005b1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b14:	f7fe fbd8 	bl	80042c8 <HAL_RCC_GetPCLK2Freq>
 8005b18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b1c:	e003      	b.n	8005b26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b1e:	f7fe fbbf 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 8005b22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b30:	f040 810c 	bne.w	8005d4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b46:	4622      	mov	r2, r4
 8005b48:	462b      	mov	r3, r5
 8005b4a:	1891      	adds	r1, r2, r2
 8005b4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b4e:	415b      	adcs	r3, r3
 8005b50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b56:	4621      	mov	r1, r4
 8005b58:	eb12 0801 	adds.w	r8, r2, r1
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	eb43 0901 	adc.w	r9, r3, r1
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	f04f 0300 	mov.w	r3, #0
 8005b6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b76:	4690      	mov	r8, r2
 8005b78:	4699      	mov	r9, r3
 8005b7a:	4623      	mov	r3, r4
 8005b7c:	eb18 0303 	adds.w	r3, r8, r3
 8005b80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b84:	462b      	mov	r3, r5
 8005b86:	eb49 0303 	adc.w	r3, r9, r3
 8005b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	18db      	adds	r3, r3, r3
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ba8:	4613      	mov	r3, r2
 8005baa:	eb42 0303 	adc.w	r3, r2, r3
 8005bae:	657b      	str	r3, [r7, #84]	@ 0x54
 8005bb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005bb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005bb8:	f7fb f86e 	bl	8000c98 <__aeabi_uldivmod>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	4b61      	ldr	r3, [pc, #388]	@ (8005d48 <UART_SetConfig+0x2d4>)
 8005bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	011c      	lsls	r4, r3, #4
 8005bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bd4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005bd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005bdc:	4642      	mov	r2, r8
 8005bde:	464b      	mov	r3, r9
 8005be0:	1891      	adds	r1, r2, r2
 8005be2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005be4:	415b      	adcs	r3, r3
 8005be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005be8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bec:	4641      	mov	r1, r8
 8005bee:	eb12 0a01 	adds.w	sl, r2, r1
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	eb43 0b01 	adc.w	fp, r3, r1
 8005bf8:	f04f 0200 	mov.w	r2, #0
 8005bfc:	f04f 0300 	mov.w	r3, #0
 8005c00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c0c:	4692      	mov	sl, r2
 8005c0e:	469b      	mov	fp, r3
 8005c10:	4643      	mov	r3, r8
 8005c12:	eb1a 0303 	adds.w	r3, sl, r3
 8005c16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c1a:	464b      	mov	r3, r9
 8005c1c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	18db      	adds	r3, r3, r3
 8005c3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c3e:	4613      	mov	r3, r2
 8005c40:	eb42 0303 	adc.w	r3, r2, r3
 8005c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c4e:	f7fb f823 	bl	8000c98 <__aeabi_uldivmod>
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4611      	mov	r1, r2
 8005c58:	4b3b      	ldr	r3, [pc, #236]	@ (8005d48 <UART_SetConfig+0x2d4>)
 8005c5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c5e:	095b      	lsrs	r3, r3, #5
 8005c60:	2264      	movs	r2, #100	@ 0x64
 8005c62:	fb02 f303 	mul.w	r3, r2, r3
 8005c66:	1acb      	subs	r3, r1, r3
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c6e:	4b36      	ldr	r3, [pc, #216]	@ (8005d48 <UART_SetConfig+0x2d4>)
 8005c70:	fba3 2302 	umull	r2, r3, r3, r2
 8005c74:	095b      	lsrs	r3, r3, #5
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c7c:	441c      	add	r4, r3
 8005c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c90:	4642      	mov	r2, r8
 8005c92:	464b      	mov	r3, r9
 8005c94:	1891      	adds	r1, r2, r2
 8005c96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c98:	415b      	adcs	r3, r3
 8005c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ca0:	4641      	mov	r1, r8
 8005ca2:	1851      	adds	r1, r2, r1
 8005ca4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005ca6:	4649      	mov	r1, r9
 8005ca8:	414b      	adcs	r3, r1
 8005caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cac:	f04f 0200 	mov.w	r2, #0
 8005cb0:	f04f 0300 	mov.w	r3, #0
 8005cb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005cb8:	4659      	mov	r1, fp
 8005cba:	00cb      	lsls	r3, r1, #3
 8005cbc:	4651      	mov	r1, sl
 8005cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cc2:	4651      	mov	r1, sl
 8005cc4:	00ca      	lsls	r2, r1, #3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	4619      	mov	r1, r3
 8005cca:	4603      	mov	r3, r0
 8005ccc:	4642      	mov	r2, r8
 8005cce:	189b      	adds	r3, r3, r2
 8005cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cd4:	464b      	mov	r3, r9
 8005cd6:	460a      	mov	r2, r1
 8005cd8:	eb42 0303 	adc.w	r3, r2, r3
 8005cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cf0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	18db      	adds	r3, r3, r3
 8005cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	eb42 0303 	adc.w	r3, r2, r3
 8005d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d0a:	f7fa ffc5 	bl	8000c98 <__aeabi_uldivmod>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4b0d      	ldr	r3, [pc, #52]	@ (8005d48 <UART_SetConfig+0x2d4>)
 8005d14:	fba3 1302 	umull	r1, r3, r3, r2
 8005d18:	095b      	lsrs	r3, r3, #5
 8005d1a:	2164      	movs	r1, #100	@ 0x64
 8005d1c:	fb01 f303 	mul.w	r3, r1, r3
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	3332      	adds	r3, #50	@ 0x32
 8005d26:	4a08      	ldr	r2, [pc, #32]	@ (8005d48 <UART_SetConfig+0x2d4>)
 8005d28:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2c:	095b      	lsrs	r3, r3, #5
 8005d2e:	f003 0207 	and.w	r2, r3, #7
 8005d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4422      	add	r2, r4
 8005d3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d3c:	e106      	b.n	8005f4c <UART_SetConfig+0x4d8>
 8005d3e:	bf00      	nop
 8005d40:	40011000 	.word	0x40011000
 8005d44:	40011400 	.word	0x40011400
 8005d48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d50:	2200      	movs	r2, #0
 8005d52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d5e:	4642      	mov	r2, r8
 8005d60:	464b      	mov	r3, r9
 8005d62:	1891      	adds	r1, r2, r2
 8005d64:	6239      	str	r1, [r7, #32]
 8005d66:	415b      	adcs	r3, r3
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d6e:	4641      	mov	r1, r8
 8005d70:	1854      	adds	r4, r2, r1
 8005d72:	4649      	mov	r1, r9
 8005d74:	eb43 0501 	adc.w	r5, r3, r1
 8005d78:	f04f 0200 	mov.w	r2, #0
 8005d7c:	f04f 0300 	mov.w	r3, #0
 8005d80:	00eb      	lsls	r3, r5, #3
 8005d82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d86:	00e2      	lsls	r2, r4, #3
 8005d88:	4614      	mov	r4, r2
 8005d8a:	461d      	mov	r5, r3
 8005d8c:	4643      	mov	r3, r8
 8005d8e:	18e3      	adds	r3, r4, r3
 8005d90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d94:	464b      	mov	r3, r9
 8005d96:	eb45 0303 	adc.w	r3, r5, r3
 8005d9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005daa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005dae:	f04f 0200 	mov.w	r2, #0
 8005db2:	f04f 0300 	mov.w	r3, #0
 8005db6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005dba:	4629      	mov	r1, r5
 8005dbc:	008b      	lsls	r3, r1, #2
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	008a      	lsls	r2, r1, #2
 8005dc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005dcc:	f7fa ff64 	bl	8000c98 <__aeabi_uldivmod>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	4b60      	ldr	r3, [pc, #384]	@ (8005f58 <UART_SetConfig+0x4e4>)
 8005dd6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dda:	095b      	lsrs	r3, r3, #5
 8005ddc:	011c      	lsls	r4, r3, #4
 8005dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005de8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005dec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005df0:	4642      	mov	r2, r8
 8005df2:	464b      	mov	r3, r9
 8005df4:	1891      	adds	r1, r2, r2
 8005df6:	61b9      	str	r1, [r7, #24]
 8005df8:	415b      	adcs	r3, r3
 8005dfa:	61fb      	str	r3, [r7, #28]
 8005dfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e00:	4641      	mov	r1, r8
 8005e02:	1851      	adds	r1, r2, r1
 8005e04:	6139      	str	r1, [r7, #16]
 8005e06:	4649      	mov	r1, r9
 8005e08:	414b      	adcs	r3, r1
 8005e0a:	617b      	str	r3, [r7, #20]
 8005e0c:	f04f 0200 	mov.w	r2, #0
 8005e10:	f04f 0300 	mov.w	r3, #0
 8005e14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e18:	4659      	mov	r1, fp
 8005e1a:	00cb      	lsls	r3, r1, #3
 8005e1c:	4651      	mov	r1, sl
 8005e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e22:	4651      	mov	r1, sl
 8005e24:	00ca      	lsls	r2, r1, #3
 8005e26:	4610      	mov	r0, r2
 8005e28:	4619      	mov	r1, r3
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	4642      	mov	r2, r8
 8005e2e:	189b      	adds	r3, r3, r2
 8005e30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e34:	464b      	mov	r3, r9
 8005e36:	460a      	mov	r2, r1
 8005e38:	eb42 0303 	adc.w	r3, r2, r3
 8005e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e4a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e58:	4649      	mov	r1, r9
 8005e5a:	008b      	lsls	r3, r1, #2
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e62:	4641      	mov	r1, r8
 8005e64:	008a      	lsls	r2, r1, #2
 8005e66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e6a:	f7fa ff15 	bl	8000c98 <__aeabi_uldivmod>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4611      	mov	r1, r2
 8005e74:	4b38      	ldr	r3, [pc, #224]	@ (8005f58 <UART_SetConfig+0x4e4>)
 8005e76:	fba3 2301 	umull	r2, r3, r3, r1
 8005e7a:	095b      	lsrs	r3, r3, #5
 8005e7c:	2264      	movs	r2, #100	@ 0x64
 8005e7e:	fb02 f303 	mul.w	r3, r2, r3
 8005e82:	1acb      	subs	r3, r1, r3
 8005e84:	011b      	lsls	r3, r3, #4
 8005e86:	3332      	adds	r3, #50	@ 0x32
 8005e88:	4a33      	ldr	r2, [pc, #204]	@ (8005f58 <UART_SetConfig+0x4e4>)
 8005e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8e:	095b      	lsrs	r3, r3, #5
 8005e90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e94:	441c      	add	r4, r3
 8005e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e9e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ea0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	464b      	mov	r3, r9
 8005ea8:	1891      	adds	r1, r2, r2
 8005eaa:	60b9      	str	r1, [r7, #8]
 8005eac:	415b      	adcs	r3, r3
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005eb4:	4641      	mov	r1, r8
 8005eb6:	1851      	adds	r1, r2, r1
 8005eb8:	6039      	str	r1, [r7, #0]
 8005eba:	4649      	mov	r1, r9
 8005ebc:	414b      	adcs	r3, r1
 8005ebe:	607b      	str	r3, [r7, #4]
 8005ec0:	f04f 0200 	mov.w	r2, #0
 8005ec4:	f04f 0300 	mov.w	r3, #0
 8005ec8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ecc:	4659      	mov	r1, fp
 8005ece:	00cb      	lsls	r3, r1, #3
 8005ed0:	4651      	mov	r1, sl
 8005ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ed6:	4651      	mov	r1, sl
 8005ed8:	00ca      	lsls	r2, r1, #3
 8005eda:	4610      	mov	r0, r2
 8005edc:	4619      	mov	r1, r3
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	189b      	adds	r3, r3, r2
 8005ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	460a      	mov	r2, r1
 8005eea:	eb42 0303 	adc.w	r3, r2, r3
 8005eee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005efa:	667a      	str	r2, [r7, #100]	@ 0x64
 8005efc:	f04f 0200 	mov.w	r2, #0
 8005f00:	f04f 0300 	mov.w	r3, #0
 8005f04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f08:	4649      	mov	r1, r9
 8005f0a:	008b      	lsls	r3, r1, #2
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f12:	4641      	mov	r1, r8
 8005f14:	008a      	lsls	r2, r1, #2
 8005f16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f1a:	f7fa febd 	bl	8000c98 <__aeabi_uldivmod>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4b0d      	ldr	r3, [pc, #52]	@ (8005f58 <UART_SetConfig+0x4e4>)
 8005f24:	fba3 1302 	umull	r1, r3, r3, r2
 8005f28:	095b      	lsrs	r3, r3, #5
 8005f2a:	2164      	movs	r1, #100	@ 0x64
 8005f2c:	fb01 f303 	mul.w	r3, r1, r3
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	3332      	adds	r3, #50	@ 0x32
 8005f36:	4a08      	ldr	r2, [pc, #32]	@ (8005f58 <UART_SetConfig+0x4e4>)
 8005f38:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3c:	095b      	lsrs	r3, r3, #5
 8005f3e:	f003 020f 	and.w	r2, r3, #15
 8005f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4422      	add	r2, r4
 8005f4a:	609a      	str	r2, [r3, #8]
}
 8005f4c:	bf00      	nop
 8005f4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f52:	46bd      	mov	sp, r7
 8005f54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f58:	51eb851f 	.word	0x51eb851f

08005f5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	f107 001c 	add.w	r0, r7, #28
 8005f6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f6e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d123      	bne.n	8005fbe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005f8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d105      	bne.n	8005fb2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f001 fae2 	bl	800757c <USB_CoreReset>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	73fb      	strb	r3, [r7, #15]
 8005fbc:	e01b      	b.n	8005ff6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f001 fad6 	bl	800757c <USB_CoreReset>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005fd4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d106      	bne.n	8005fea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	639a      	str	r2, [r3, #56]	@ 0x38
 8005fe8:	e005      	b.n	8005ff6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005ff6:	7fbb      	ldrb	r3, [r7, #30]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d10b      	bne.n	8006014 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f043 0206 	orr.w	r2, r3, #6
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f043 0220 	orr.w	r2, r3, #32
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006014:	7bfb      	ldrb	r3, [r7, #15]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006020:	b004      	add	sp, #16
 8006022:	4770      	bx	lr

08006024 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006024:	b480      	push	{r7}
 8006026:	b087      	sub	sp, #28
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	4613      	mov	r3, r2
 8006030:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006032:	79fb      	ldrb	r3, [r7, #7]
 8006034:	2b02      	cmp	r3, #2
 8006036:	d165      	bne.n	8006104 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	4a41      	ldr	r2, [pc, #260]	@ (8006140 <USB_SetTurnaroundTime+0x11c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d906      	bls.n	800604e <USB_SetTurnaroundTime+0x2a>
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	4a40      	ldr	r2, [pc, #256]	@ (8006144 <USB_SetTurnaroundTime+0x120>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d202      	bcs.n	800604e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006048:	230f      	movs	r3, #15
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	e062      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4a3c      	ldr	r2, [pc, #240]	@ (8006144 <USB_SetTurnaroundTime+0x120>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d306      	bcc.n	8006064 <USB_SetTurnaroundTime+0x40>
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	4a3b      	ldr	r2, [pc, #236]	@ (8006148 <USB_SetTurnaroundTime+0x124>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d202      	bcs.n	8006064 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800605e:	230e      	movs	r3, #14
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	e057      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	4a38      	ldr	r2, [pc, #224]	@ (8006148 <USB_SetTurnaroundTime+0x124>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d306      	bcc.n	800607a <USB_SetTurnaroundTime+0x56>
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4a37      	ldr	r2, [pc, #220]	@ (800614c <USB_SetTurnaroundTime+0x128>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d202      	bcs.n	800607a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006074:	230d      	movs	r3, #13
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	e04c      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	4a33      	ldr	r2, [pc, #204]	@ (800614c <USB_SetTurnaroundTime+0x128>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d306      	bcc.n	8006090 <USB_SetTurnaroundTime+0x6c>
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	4a32      	ldr	r2, [pc, #200]	@ (8006150 <USB_SetTurnaroundTime+0x12c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d802      	bhi.n	8006090 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800608a:	230c      	movs	r3, #12
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	e041      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	4a2f      	ldr	r2, [pc, #188]	@ (8006150 <USB_SetTurnaroundTime+0x12c>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d906      	bls.n	80060a6 <USB_SetTurnaroundTime+0x82>
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4a2e      	ldr	r2, [pc, #184]	@ (8006154 <USB_SetTurnaroundTime+0x130>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d802      	bhi.n	80060a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80060a0:	230b      	movs	r3, #11
 80060a2:	617b      	str	r3, [r7, #20]
 80060a4:	e036      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	4a2a      	ldr	r2, [pc, #168]	@ (8006154 <USB_SetTurnaroundTime+0x130>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d906      	bls.n	80060bc <USB_SetTurnaroundTime+0x98>
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	4a29      	ldr	r2, [pc, #164]	@ (8006158 <USB_SetTurnaroundTime+0x134>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d802      	bhi.n	80060bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80060b6:	230a      	movs	r3, #10
 80060b8:	617b      	str	r3, [r7, #20]
 80060ba:	e02b      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4a26      	ldr	r2, [pc, #152]	@ (8006158 <USB_SetTurnaroundTime+0x134>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d906      	bls.n	80060d2 <USB_SetTurnaroundTime+0xae>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4a25      	ldr	r2, [pc, #148]	@ (800615c <USB_SetTurnaroundTime+0x138>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d202      	bcs.n	80060d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80060cc:	2309      	movs	r3, #9
 80060ce:	617b      	str	r3, [r7, #20]
 80060d0:	e020      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	4a21      	ldr	r2, [pc, #132]	@ (800615c <USB_SetTurnaroundTime+0x138>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d306      	bcc.n	80060e8 <USB_SetTurnaroundTime+0xc4>
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	4a20      	ldr	r2, [pc, #128]	@ (8006160 <USB_SetTurnaroundTime+0x13c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d802      	bhi.n	80060e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80060e2:	2308      	movs	r3, #8
 80060e4:	617b      	str	r3, [r7, #20]
 80060e6:	e015      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006160 <USB_SetTurnaroundTime+0x13c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d906      	bls.n	80060fe <USB_SetTurnaroundTime+0xda>
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006164 <USB_SetTurnaroundTime+0x140>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d202      	bcs.n	80060fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80060f8:	2307      	movs	r3, #7
 80060fa:	617b      	str	r3, [r7, #20]
 80060fc:	e00a      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060fe:	2306      	movs	r3, #6
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	e007      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006104:	79fb      	ldrb	r3, [r7, #7]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800610a:	2309      	movs	r3, #9
 800610c:	617b      	str	r3, [r7, #20]
 800610e:	e001      	b.n	8006114 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006110:	2309      	movs	r3, #9
 8006112:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	68da      	ldr	r2, [r3, #12]
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	029b      	lsls	r3, r3, #10
 8006128:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800612c:	431a      	orrs	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	371c      	adds	r7, #28
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	00d8acbf 	.word	0x00d8acbf
 8006144:	00e4e1c0 	.word	0x00e4e1c0
 8006148:	00f42400 	.word	0x00f42400
 800614c:	01067380 	.word	0x01067380
 8006150:	011a499f 	.word	0x011a499f
 8006154:	01312cff 	.word	0x01312cff
 8006158:	014ca43f 	.word	0x014ca43f
 800615c:	016e3600 	.word	0x016e3600
 8006160:	01a6ab1f 	.word	0x01a6ab1f
 8006164:	01e84800 	.word	0x01e84800

08006168 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f043 0201 	orr.w	r2, r3, #1
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f023 0201 	bic.w	r2, r3, #1
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d115      	bne.n	80061fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061da:	200a      	movs	r0, #10
 80061dc:	f7fb fe7a 	bl	8001ed4 <HAL_Delay>
      ms += 10U;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	330a      	adds	r3, #10
 80061e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f001 f939 	bl	800745e <USB_GetMode>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d01e      	beq.n	8006230 <USB_SetCurrentMode+0x84>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2bc7      	cmp	r3, #199	@ 0xc7
 80061f6:	d9f0      	bls.n	80061da <USB_SetCurrentMode+0x2e>
 80061f8:	e01a      	b.n	8006230 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061fa:	78fb      	ldrb	r3, [r7, #3]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d115      	bne.n	800622c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800620c:	200a      	movs	r0, #10
 800620e:	f7fb fe61 	bl	8001ed4 <HAL_Delay>
      ms += 10U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	330a      	adds	r3, #10
 8006216:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f001 f920 	bl	800745e <USB_GetMode>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d005      	beq.n	8006230 <USB_SetCurrentMode+0x84>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2bc7      	cmp	r3, #199	@ 0xc7
 8006228:	d9f0      	bls.n	800620c <USB_SetCurrentMode+0x60>
 800622a:	e001      	b.n	8006230 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e005      	b.n	800623c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2bc8      	cmp	r3, #200	@ 0xc8
 8006234:	d101      	bne.n	800623a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006244:	b084      	sub	sp, #16
 8006246:	b580      	push	{r7, lr}
 8006248:	b086      	sub	sp, #24
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
 800624e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006252:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800625e:	2300      	movs	r3, #0
 8006260:	613b      	str	r3, [r7, #16]
 8006262:	e009      	b.n	8006278 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	3340      	adds	r3, #64	@ 0x40
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4413      	add	r3, r2
 800626e:	2200      	movs	r2, #0
 8006270:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	3301      	adds	r3, #1
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b0e      	cmp	r3, #14
 800627c:	d9f2      	bls.n	8006264 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800627e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006282:	2b00      	cmp	r3, #0
 8006284:	d11c      	bne.n	80062c0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006294:	f043 0302 	orr.w	r3, r3, #2
 8006298:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800629e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80062be:	e00b      	b.n	80062d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80062de:	461a      	mov	r2, r3
 80062e0:	2300      	movs	r3, #0
 80062e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062e4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d10d      	bne.n	8006308 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d104      	bne.n	80062fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062f4:	2100      	movs	r1, #0
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f968 	bl	80065cc <USB_SetDevSpeed>
 80062fc:	e008      	b.n	8006310 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062fe:	2101      	movs	r1, #1
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f963 	bl	80065cc <USB_SetDevSpeed>
 8006306:	e003      	b.n	8006310 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006308:	2103      	movs	r1, #3
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f95e 	bl	80065cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006310:	2110      	movs	r1, #16
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f8fa 	bl	800650c <USB_FlushTxFifo>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d001      	beq.n	8006322 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f924 	bl	8006570 <USB_FlushRxFifo>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006338:	461a      	mov	r2, r3
 800633a:	2300      	movs	r3, #0
 800633c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006344:	461a      	mov	r2, r3
 8006346:	2300      	movs	r3, #0
 8006348:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006350:	461a      	mov	r2, r3
 8006352:	2300      	movs	r3, #0
 8006354:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006356:	2300      	movs	r3, #0
 8006358:	613b      	str	r3, [r7, #16]
 800635a:	e043      	b.n	80063e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800636e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006372:	d118      	bne.n	80063a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10a      	bne.n	8006390 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006386:	461a      	mov	r2, r3
 8006388:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800638c:	6013      	str	r3, [r2, #0]
 800638e:	e013      	b.n	80063b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4413      	add	r3, r2
 8006398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800639c:	461a      	mov	r2, r3
 800639e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80063a2:	6013      	str	r3, [r2, #0]
 80063a4:	e008      	b.n	80063b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b2:	461a      	mov	r2, r3
 80063b4:	2300      	movs	r3, #0
 80063b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c4:	461a      	mov	r2, r3
 80063c6:	2300      	movs	r3, #0
 80063c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d6:	461a      	mov	r2, r3
 80063d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	3301      	adds	r3, #1
 80063e2:	613b      	str	r3, [r7, #16]
 80063e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063e8:	461a      	mov	r2, r3
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d3b5      	bcc.n	800635c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063f0:	2300      	movs	r3, #0
 80063f2:	613b      	str	r3, [r7, #16]
 80063f4:	e043      	b.n	800647e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006408:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800640c:	d118      	bne.n	8006440 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	015a      	lsls	r2, r3, #5
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	4413      	add	r3, r2
 800641c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006420:	461a      	mov	r2, r3
 8006422:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	e013      	b.n	8006452 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4413      	add	r3, r2
 8006432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006436:	461a      	mov	r2, r3
 8006438:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800643c:	6013      	str	r3, [r2, #0]
 800643e:	e008      	b.n	8006452 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	4413      	add	r3, r2
 8006448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800644c:	461a      	mov	r2, r3
 800644e:	2300      	movs	r3, #0
 8006450:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800645e:	461a      	mov	r2, r3
 8006460:	2300      	movs	r3, #0
 8006462:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	015a      	lsls	r2, r3, #5
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4413      	add	r3, r2
 800646c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006470:	461a      	mov	r2, r3
 8006472:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006476:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	3301      	adds	r3, #1
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006482:	461a      	mov	r2, r3
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	4293      	cmp	r3, r2
 8006488:	d3b5      	bcc.n	80063f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800649c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80064aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80064ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d105      	bne.n	80064c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	f043 0210 	orr.w	r2, r3, #16
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	699a      	ldr	r2, [r3, #24]
 80064c4:	4b10      	ldr	r3, [pc, #64]	@ (8006508 <USB_DevInit+0x2c4>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80064cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d005      	beq.n	80064e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	f043 0208 	orr.w	r2, r3, #8
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d107      	bne.n	80064f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064f0:	f043 0304 	orr.w	r3, r3, #4
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3718      	adds	r7, #24
 80064fe:	46bd      	mov	sp, r7
 8006500:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006504:	b004      	add	sp, #16
 8006506:	4770      	bx	lr
 8006508:	803c3800 	.word	0x803c3800

0800650c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006516:	2300      	movs	r3, #0
 8006518:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	3301      	adds	r3, #1
 800651e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006526:	d901      	bls.n	800652c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e01b      	b.n	8006564 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	2b00      	cmp	r3, #0
 8006532:	daf2      	bge.n	800651a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	019b      	lsls	r3, r3, #6
 800653c:	f043 0220 	orr.w	r2, r3, #32
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3301      	adds	r3, #1
 8006548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006550:	d901      	bls.n	8006556 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e006      	b.n	8006564 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	f003 0320 	and.w	r3, r3, #32
 800655e:	2b20      	cmp	r3, #32
 8006560:	d0f0      	beq.n	8006544 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006578:	2300      	movs	r3, #0
 800657a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006588:	d901      	bls.n	800658e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e018      	b.n	80065c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	daf2      	bge.n	800657c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006596:	2300      	movs	r3, #0
 8006598:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2210      	movs	r2, #16
 800659e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3301      	adds	r3, #1
 80065a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065ac:	d901      	bls.n	80065b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e006      	b.n	80065c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	f003 0310 	and.w	r3, r3, #16
 80065ba:	2b10      	cmp	r3, #16
 80065bc:	d0f0      	beq.n	80065a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	460b      	mov	r3, r1
 80065d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	78fb      	ldrb	r3, [r7, #3]
 80065e6:	68f9      	ldr	r1, [r7, #12]
 80065e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065ec:	4313      	orrs	r3, r2
 80065ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80065fe:	b480      	push	{r7}
 8006600:	b087      	sub	sp, #28
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 0306 	and.w	r3, r3, #6
 8006616:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d102      	bne.n	8006624 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800661e:	2300      	movs	r3, #0
 8006620:	75fb      	strb	r3, [r7, #23]
 8006622:	e00a      	b.n	800663a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2b02      	cmp	r3, #2
 8006628:	d002      	beq.n	8006630 <USB_GetDevSpeed+0x32>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2b06      	cmp	r3, #6
 800662e:	d102      	bne.n	8006636 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006630:	2302      	movs	r3, #2
 8006632:	75fb      	strb	r3, [r7, #23]
 8006634:	e001      	b.n	800663a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006636:	230f      	movs	r3, #15
 8006638:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800663a:	7dfb      	ldrb	r3, [r7, #23]
}
 800663c:	4618      	mov	r0, r3
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	785b      	ldrb	r3, [r3, #1]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d13a      	bne.n	80066da <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	f003 030f 	and.w	r3, r3, #15
 8006674:	2101      	movs	r1, #1
 8006676:	fa01 f303 	lsl.w	r3, r1, r3
 800667a:	b29b      	uxth	r3, r3
 800667c:	68f9      	ldr	r1, [r7, #12]
 800667e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006682:	4313      	orrs	r3, r2
 8006684:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	015a      	lsls	r2, r3, #5
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	4413      	add	r3, r2
 800668e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d155      	bne.n	8006748 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	791b      	ldrb	r3, [r3, #4]
 80066b6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80066b8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	059b      	lsls	r3, r3, #22
 80066be:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80066c0:	4313      	orrs	r3, r2
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	0151      	lsls	r1, r2, #5
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	440a      	add	r2, r1
 80066ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	e036      	b.n	8006748 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066e0:	69da      	ldr	r2, [r3, #28]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	2101      	movs	r1, #1
 80066ec:	fa01 f303 	lsl.w	r3, r1, r3
 80066f0:	041b      	lsls	r3, r3, #16
 80066f2:	68f9      	ldr	r1, [r7, #12]
 80066f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80066f8:	4313      	orrs	r3, r2
 80066fa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4413      	add	r3, r2
 8006704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d11a      	bne.n	8006748 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	015a      	lsls	r2, r3, #5
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	4413      	add	r3, r2
 800671a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	791b      	ldrb	r3, [r3, #4]
 800672c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800672e:	430b      	orrs	r3, r1
 8006730:	4313      	orrs	r3, r2
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	0151      	lsls	r1, r2, #5
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	440a      	add	r2, r1
 800673a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800673e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006746:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	785b      	ldrb	r3, [r3, #1]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d161      	bne.n	8006838 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4413      	add	r3, r2
 800677c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006786:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800678a:	d11f      	bne.n	80067cc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	015a      	lsls	r2, r3, #5
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	4413      	add	r3, r2
 8006794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	0151      	lsls	r1, r2, #5
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	440a      	add	r2, r1
 80067a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067aa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	0151      	lsls	r1, r2, #5
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	440a      	add	r2, r1
 80067c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	f003 030f 	and.w	r3, r3, #15
 80067dc:	2101      	movs	r1, #1
 80067de:	fa01 f303 	lsl.w	r3, r1, r3
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	43db      	mvns	r3, r3
 80067e6:	68f9      	ldr	r1, [r7, #12]
 80067e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067ec:	4013      	ands	r3, r2
 80067ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067f6:	69da      	ldr	r2, [r3, #28]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	2101      	movs	r1, #1
 8006802:	fa01 f303 	lsl.w	r3, r1, r3
 8006806:	b29b      	uxth	r3, r3
 8006808:	43db      	mvns	r3, r3
 800680a:	68f9      	ldr	r1, [r7, #12]
 800680c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006810:	4013      	ands	r3, r2
 8006812:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	015a      	lsls	r2, r3, #5
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	4413      	add	r3, r2
 800681c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	0159      	lsls	r1, r3, #5
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	440b      	add	r3, r1
 800682a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800682e:	4619      	mov	r1, r3
 8006830:	4b35      	ldr	r3, [pc, #212]	@ (8006908 <USB_DeactivateEndpoint+0x1b0>)
 8006832:	4013      	ands	r3, r2
 8006834:	600b      	str	r3, [r1, #0]
 8006836:	e060      	b.n	80068fa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	015a      	lsls	r2, r3, #5
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	4413      	add	r3, r2
 8006840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800684a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800684e:	d11f      	bne.n	8006890 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	015a      	lsls	r2, r3, #5
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4413      	add	r3, r2
 8006858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	0151      	lsls	r1, r2, #5
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	440a      	add	r2, r1
 8006866:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800686a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800686e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	015a      	lsls	r2, r3, #5
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4413      	add	r3, r2
 8006878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	0151      	lsls	r1, r2, #5
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	440a      	add	r2, r1
 8006886:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800688a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800688e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006896:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	f003 030f 	and.w	r3, r3, #15
 80068a0:	2101      	movs	r1, #1
 80068a2:	fa01 f303 	lsl.w	r3, r1, r3
 80068a6:	041b      	lsls	r3, r3, #16
 80068a8:	43db      	mvns	r3, r3
 80068aa:	68f9      	ldr	r1, [r7, #12]
 80068ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068b0:	4013      	ands	r3, r2
 80068b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068ba:	69da      	ldr	r2, [r3, #28]
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	f003 030f 	and.w	r3, r3, #15
 80068c4:	2101      	movs	r1, #1
 80068c6:	fa01 f303 	lsl.w	r3, r1, r3
 80068ca:	041b      	lsls	r3, r3, #16
 80068cc:	43db      	mvns	r3, r3
 80068ce:	68f9      	ldr	r1, [r7, #12]
 80068d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068d4:	4013      	ands	r3, r2
 80068d6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4413      	add	r3, r2
 80068e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	0159      	lsls	r1, r3, #5
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	440b      	add	r3, r1
 80068ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f2:	4619      	mov	r1, r3
 80068f4:	4b05      	ldr	r3, [pc, #20]	@ (800690c <USB_DeactivateEndpoint+0x1b4>)
 80068f6:	4013      	ands	r3, r2
 80068f8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	ec337800 	.word	0xec337800
 800690c:	eff37800 	.word	0xeff37800

08006910 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08a      	sub	sp, #40	@ 0x28
 8006914:	af02      	add	r7, sp, #8
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	4613      	mov	r3, r2
 800691c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	785b      	ldrb	r3, [r3, #1]
 800692c:	2b01      	cmp	r3, #1
 800692e:	f040 817a 	bne.w	8006c26 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d132      	bne.n	80069a0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	69ba      	ldr	r2, [r7, #24]
 800694a:	0151      	lsls	r1, r2, #5
 800694c:	69fa      	ldr	r2, [r7, #28]
 800694e:	440a      	add	r2, r1
 8006950:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006954:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006958:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800695c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	015a      	lsls	r2, r3, #5
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	4413      	add	r3, r2
 8006966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	0151      	lsls	r1, r2, #5
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	440a      	add	r2, r1
 8006974:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006978:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800697c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	015a      	lsls	r2, r3, #5
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	4413      	add	r3, r2
 8006986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	69ba      	ldr	r2, [r7, #24]
 800698e:	0151      	lsls	r1, r2, #5
 8006990:	69fa      	ldr	r2, [r7, #28]
 8006992:	440a      	add	r2, r1
 8006994:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006998:	0cdb      	lsrs	r3, r3, #19
 800699a:	04db      	lsls	r3, r3, #19
 800699c:	6113      	str	r3, [r2, #16]
 800699e:	e092      	b.n	8006ac6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	015a      	lsls	r2, r3, #5
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	4413      	add	r3, r2
 80069a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	0151      	lsls	r1, r2, #5
 80069b2:	69fa      	ldr	r2, [r7, #28]
 80069b4:	440a      	add	r2, r1
 80069b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069ba:	0cdb      	lsrs	r3, r3, #19
 80069bc:	04db      	lsls	r3, r3, #19
 80069be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	0151      	lsls	r1, r2, #5
 80069d2:	69fa      	ldr	r2, [r7, #28]
 80069d4:	440a      	add	r2, r1
 80069d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069da:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80069de:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80069e2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d11a      	bne.n	8006a20 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	691a      	ldr	r2, [r3, #16]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d903      	bls.n	80069fe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	689a      	ldr	r2, [r3, #8]
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	69ba      	ldr	r2, [r7, #24]
 8006a0e:	0151      	lsls	r1, r2, #5
 8006a10:	69fa      	ldr	r2, [r7, #28]
 8006a12:	440a      	add	r2, r1
 8006a14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a1c:	6113      	str	r3, [r2, #16]
 8006a1e:	e01b      	b.n	8006a58 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a2c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	6919      	ldr	r1, [r3, #16]
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	440b      	add	r3, r1
 8006a38:	1e59      	subs	r1, r3, #1
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a42:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006a44:	4ba2      	ldr	r3, [pc, #648]	@ (8006cd0 <USB_EPStartXfer+0x3c0>)
 8006a46:	400b      	ands	r3, r1
 8006a48:	69b9      	ldr	r1, [r7, #24]
 8006a4a:	0148      	lsls	r0, r1, #5
 8006a4c:	69f9      	ldr	r1, [r7, #28]
 8006a4e:	4401      	add	r1, r0
 8006a50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a54:	4313      	orrs	r3, r2
 8006a56:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a6e:	69b9      	ldr	r1, [r7, #24]
 8006a70:	0148      	lsls	r0, r1, #5
 8006a72:	69f9      	ldr	r1, [r7, #28]
 8006a74:	4401      	add	r1, r0
 8006a76:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	791b      	ldrb	r3, [r3, #4]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d11f      	bne.n	8006ac6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	0151      	lsls	r1, r2, #5
 8006a98:	69fa      	ldr	r2, [r7, #28]
 8006a9a:	440a      	add	r2, r1
 8006a9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006aa0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006aa4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	0151      	lsls	r1, r2, #5
 8006ab8:	69fa      	ldr	r2, [r7, #28]
 8006aba:	440a      	add	r2, r1
 8006abc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ac0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ac4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006ac6:	79fb      	ldrb	r3, [r7, #7]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d14b      	bne.n	8006b64 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d009      	beq.n	8006ae8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	015a      	lsls	r2, r3, #5
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	4413      	add	r3, r2
 8006adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	791b      	ldrb	r3, [r3, #4]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d128      	bne.n	8006b42 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d110      	bne.n	8006b22 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	015a      	lsls	r2, r3, #5
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	4413      	add	r3, r2
 8006b08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	69ba      	ldr	r2, [r7, #24]
 8006b10:	0151      	lsls	r1, r2, #5
 8006b12:	69fa      	ldr	r2, [r7, #28]
 8006b14:	440a      	add	r2, r1
 8006b16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b1a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b1e:	6013      	str	r3, [r2, #0]
 8006b20:	e00f      	b.n	8006b42 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	0151      	lsls	r1, r2, #5
 8006b34:	69fa      	ldr	r2, [r7, #28]
 8006b36:	440a      	add	r2, r1
 8006b38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b40:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	015a      	lsls	r2, r3, #5
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	4413      	add	r3, r2
 8006b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	0151      	lsls	r1, r2, #5
 8006b54:	69fa      	ldr	r2, [r7, #28]
 8006b56:	440a      	add	r2, r1
 8006b58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b5c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b60:	6013      	str	r3, [r2, #0]
 8006b62:	e165      	b.n	8006e30 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	015a      	lsls	r2, r3, #5
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	0151      	lsls	r1, r2, #5
 8006b76:	69fa      	ldr	r2, [r7, #28]
 8006b78:	440a      	add	r2, r1
 8006b7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b7e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b82:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	791b      	ldrb	r3, [r3, #4]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d015      	beq.n	8006bb8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f000 814d 	beq.w	8006e30 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bac:	69f9      	ldr	r1, [r7, #28]
 8006bae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	634b      	str	r3, [r1, #52]	@ 0x34
 8006bb6:	e13b      	b.n	8006e30 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d110      	bne.n	8006bea <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	015a      	lsls	r2, r3, #5
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	4413      	add	r3, r2
 8006bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	69ba      	ldr	r2, [r7, #24]
 8006bd8:	0151      	lsls	r1, r2, #5
 8006bda:	69fa      	ldr	r2, [r7, #28]
 8006bdc:	440a      	add	r2, r1
 8006bde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006be2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006be6:	6013      	str	r3, [r2, #0]
 8006be8:	e00f      	b.n	8006c0a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	015a      	lsls	r2, r3, #5
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	0151      	lsls	r1, r2, #5
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	440a      	add	r2, r1
 8006c00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c08:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	68d9      	ldr	r1, [r3, #12]
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	781a      	ldrb	r2, [r3, #0]
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	b298      	uxth	r0, r3
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 f9b8 	bl	8006f94 <USB_WritePacket>
 8006c24:	e104      	b.n	8006e30 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	015a      	lsls	r2, r3, #5
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	0151      	lsls	r1, r2, #5
 8006c38:	69fa      	ldr	r2, [r7, #28]
 8006c3a:	440a      	add	r2, r1
 8006c3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c40:	0cdb      	lsrs	r3, r3, #19
 8006c42:	04db      	lsls	r3, r3, #19
 8006c44:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	015a      	lsls	r2, r3, #5
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	0151      	lsls	r1, r2, #5
 8006c58:	69fa      	ldr	r2, [r7, #28]
 8006c5a:	440a      	add	r2, r1
 8006c5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c60:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006c64:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006c68:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d131      	bne.n	8006cd4 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	689a      	ldr	r2, [r3, #8]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	689a      	ldr	r2, [r3, #8]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	015a      	lsls	r2, r3, #5
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	4413      	add	r3, r2
 8006c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c94:	691a      	ldr	r2, [r3, #16]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c9e:	69b9      	ldr	r1, [r7, #24]
 8006ca0:	0148      	lsls	r0, r1, #5
 8006ca2:	69f9      	ldr	r1, [r7, #28]
 8006ca4:	4401      	add	r1, r0
 8006ca6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006caa:	4313      	orrs	r3, r2
 8006cac:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	0151      	lsls	r1, r2, #5
 8006cc0:	69fa      	ldr	r2, [r7, #28]
 8006cc2:	440a      	add	r2, r1
 8006cc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ccc:	6113      	str	r3, [r2, #16]
 8006cce:	e061      	b.n	8006d94 <USB_EPStartXfer+0x484>
 8006cd0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d123      	bne.n	8006d24 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	015a      	lsls	r2, r3, #5
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ce8:	691a      	ldr	r2, [r3, #16]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cf2:	69b9      	ldr	r1, [r7, #24]
 8006cf4:	0148      	lsls	r0, r1, #5
 8006cf6:	69f9      	ldr	r1, [r7, #28]
 8006cf8:	4401      	add	r1, r0
 8006cfa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	015a      	lsls	r2, r3, #5
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	4413      	add	r3, r2
 8006d0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	69ba      	ldr	r2, [r7, #24]
 8006d12:	0151      	lsls	r1, r2, #5
 8006d14:	69fa      	ldr	r2, [r7, #28]
 8006d16:	440a      	add	r2, r1
 8006d18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d20:	6113      	str	r3, [r2, #16]
 8006d22:	e037      	b.n	8006d94 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	691a      	ldr	r2, [r3, #16]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	1e5a      	subs	r2, r3, #1
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d38:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	8afa      	ldrh	r2, [r7, #22]
 8006d40:	fb03 f202 	mul.w	r2, r3, r2
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	015a      	lsls	r2, r3, #5
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	4413      	add	r3, r2
 8006d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d54:	691a      	ldr	r2, [r3, #16]
 8006d56:	8afb      	ldrh	r3, [r7, #22]
 8006d58:	04d9      	lsls	r1, r3, #19
 8006d5a:	4b38      	ldr	r3, [pc, #224]	@ (8006e3c <USB_EPStartXfer+0x52c>)
 8006d5c:	400b      	ands	r3, r1
 8006d5e:	69b9      	ldr	r1, [r7, #24]
 8006d60:	0148      	lsls	r0, r1, #5
 8006d62:	69f9      	ldr	r1, [r7, #28]
 8006d64:	4401      	add	r1, r0
 8006d66:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	015a      	lsls	r2, r3, #5
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	4413      	add	r3, r2
 8006d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7a:	691a      	ldr	r2, [r3, #16]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d84:	69b9      	ldr	r1, [r7, #24]
 8006d86:	0148      	lsls	r0, r1, #5
 8006d88:	69f9      	ldr	r1, [r7, #28]
 8006d8a:	4401      	add	r1, r0
 8006d8c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d90:	4313      	orrs	r3, r2
 8006d92:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006d94:	79fb      	ldrb	r3, [r7, #7]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d10d      	bne.n	8006db6 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d009      	beq.n	8006db6 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	68d9      	ldr	r1, [r3, #12]
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db2:	460a      	mov	r2, r1
 8006db4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	791b      	ldrb	r3, [r3, #4]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d128      	bne.n	8006e10 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d110      	bne.n	8006df0 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	015a      	lsls	r2, r3, #5
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	0151      	lsls	r1, r2, #5
 8006de0:	69fa      	ldr	r2, [r7, #28]
 8006de2:	440a      	add	r2, r1
 8006de4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006de8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	e00f      	b.n	8006e10 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	0151      	lsls	r1, r2, #5
 8006e02:	69fa      	ldr	r2, [r7, #28]
 8006e04:	440a      	add	r2, r1
 8006e06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e0e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	015a      	lsls	r2, r3, #5
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	4413      	add	r3, r2
 8006e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	69ba      	ldr	r2, [r7, #24]
 8006e20:	0151      	lsls	r1, r2, #5
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	440a      	add	r2, r1
 8006e26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e2a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006e2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3720      	adds	r7, #32
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	1ff80000 	.word	0x1ff80000

08006e40 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	785b      	ldrb	r3, [r3, #1]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d14a      	bne.n	8006ef4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	015a      	lsls	r2, r3, #5
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	4413      	add	r3, r2
 8006e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e76:	f040 8086 	bne.w	8006f86 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	015a      	lsls	r2, r3, #5
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	4413      	add	r3, r2
 8006e84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	683a      	ldr	r2, [r7, #0]
 8006e8c:	7812      	ldrb	r2, [r2, #0]
 8006e8e:	0151      	lsls	r1, r2, #5
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	440a      	add	r2, r1
 8006e94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e9c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	015a      	lsls	r2, r3, #5
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	683a      	ldr	r2, [r7, #0]
 8006eb0:	7812      	ldrb	r2, [r2, #0]
 8006eb2:	0151      	lsls	r1, r2, #5
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	440a      	add	r2, r1
 8006eb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ebc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ec0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d902      	bls.n	8006ed8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	75fb      	strb	r3, [r7, #23]
          break;
 8006ed6:	e056      	b.n	8006f86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006eec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ef0:	d0e7      	beq.n	8006ec2 <USB_EPStopXfer+0x82>
 8006ef2:	e048      	b.n	8006f86 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	015a      	lsls	r2, r3, #5
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	4413      	add	r3, r2
 8006efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f0c:	d13b      	bne.n	8006f86 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	015a      	lsls	r2, r3, #5
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	4413      	add	r3, r2
 8006f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	7812      	ldrb	r2, [r2, #0]
 8006f22:	0151      	lsls	r1, r2, #5
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	440a      	add	r2, r1
 8006f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006f30:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	015a      	lsls	r2, r3, #5
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	7812      	ldrb	r2, [r2, #0]
 8006f46:	0151      	lsls	r1, r2, #5
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	440a      	add	r2, r1
 8006f4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d902      	bls.n	8006f6c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	75fb      	strb	r3, [r7, #23]
          break;
 8006f6a:	e00c      	b.n	8006f86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	015a      	lsls	r2, r3, #5
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	4413      	add	r3, r2
 8006f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f84:	d0e7      	beq.n	8006f56 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	371c      	adds	r7, #28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b089      	sub	sp, #36	@ 0x24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	71fb      	strb	r3, [r7, #7]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006fb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d123      	bne.n	8007002 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006fba:	88bb      	ldrh	r3, [r7, #4]
 8006fbc:	3303      	adds	r3, #3
 8006fbe:	089b      	lsrs	r3, r3, #2
 8006fc0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	61bb      	str	r3, [r7, #24]
 8006fc6:	e018      	b.n	8006ffa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006fc8:	79fb      	ldrb	r3, [r7, #7]
 8006fca:	031a      	lsls	r2, r3, #12
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	4413      	add	r3, r2
 8006fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	3301      	adds	r3, #1
 8006fec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	61bb      	str	r3, [r7, #24]
 8006ffa:	69ba      	ldr	r2, [r7, #24]
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d3e2      	bcc.n	8006fc8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007002:	2300      	movs	r3, #0
}
 8007004:	4618      	mov	r0, r3
 8007006:	3724      	adds	r7, #36	@ 0x24
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007010:	b480      	push	{r7}
 8007012:	b08b      	sub	sp, #44	@ 0x2c
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	4613      	mov	r3, r2
 800701c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007026:	88fb      	ldrh	r3, [r7, #6]
 8007028:	089b      	lsrs	r3, r3, #2
 800702a:	b29b      	uxth	r3, r3
 800702c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800702e:	88fb      	ldrh	r3, [r7, #6]
 8007030:	f003 0303 	and.w	r3, r3, #3
 8007034:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007036:	2300      	movs	r3, #0
 8007038:	623b      	str	r3, [r7, #32]
 800703a:	e014      	b.n	8007066 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007046:	601a      	str	r2, [r3, #0]
    pDest++;
 8007048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704a:	3301      	adds	r3, #1
 800704c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	3301      	adds	r3, #1
 8007052:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	3301      	adds	r3, #1
 8007058:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	3301      	adds	r3, #1
 800705e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	3301      	adds	r3, #1
 8007064:	623b      	str	r3, [r7, #32]
 8007066:	6a3a      	ldr	r2, [r7, #32]
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	429a      	cmp	r2, r3
 800706c:	d3e6      	bcc.n	800703c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800706e:	8bfb      	ldrh	r3, [r7, #30]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d01e      	beq.n	80070b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800707e:	461a      	mov	r2, r3
 8007080:	f107 0310 	add.w	r3, r7, #16
 8007084:	6812      	ldr	r2, [r2, #0]
 8007086:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007088:	693a      	ldr	r2, [r7, #16]
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	fa22 f303 	lsr.w	r3, r2, r3
 8007094:	b2da      	uxtb	r2, r3
 8007096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007098:	701a      	strb	r2, [r3, #0]
      i++;
 800709a:	6a3b      	ldr	r3, [r7, #32]
 800709c:	3301      	adds	r3, #1
 800709e:	623b      	str	r3, [r7, #32]
      pDest++;
 80070a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a2:	3301      	adds	r3, #1
 80070a4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80070a6:	8bfb      	ldrh	r3, [r7, #30]
 80070a8:	3b01      	subs	r3, #1
 80070aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80070ac:	8bfb      	ldrh	r3, [r7, #30]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1ea      	bne.n	8007088 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80070b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	372c      	adds	r7, #44	@ 0x2c
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	785b      	ldrb	r3, [r3, #1]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d12c      	bne.n	8007136 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	db12      	blt.n	8007114 <USB_EPSetStall+0x54>
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00f      	beq.n	8007114 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	015a      	lsls	r2, r3, #5
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	4413      	add	r3, r2
 80070fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	0151      	lsls	r1, r2, #5
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	440a      	add	r2, r1
 800710a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800710e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007112:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4413      	add	r3, r2
 800711c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	0151      	lsls	r1, r2, #5
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	440a      	add	r2, r1
 800712a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800712e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007132:	6013      	str	r3, [r2, #0]
 8007134:	e02b      	b.n	800718e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	015a      	lsls	r2, r3, #5
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	4413      	add	r3, r2
 800713e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	db12      	blt.n	800716e <USB_EPSetStall+0xae>
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00f      	beq.n	800716e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	015a      	lsls	r2, r3, #5
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	4413      	add	r3, r2
 8007156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	0151      	lsls	r1, r2, #5
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	440a      	add	r2, r1
 8007164:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007168:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800716c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	015a      	lsls	r2, r3, #5
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	4413      	add	r3, r2
 8007176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	0151      	lsls	r1, r2, #5
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	440a      	add	r2, r1
 8007184:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007188:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800718c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	785b      	ldrb	r3, [r3, #1]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d128      	bne.n	800720a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	0151      	lsls	r1, r2, #5
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	440a      	add	r2, r1
 80071ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80071d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	791b      	ldrb	r3, [r3, #4]
 80071dc:	2b03      	cmp	r3, #3
 80071de:	d003      	beq.n	80071e8 <USB_EPClearStall+0x4c>
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	791b      	ldrb	r3, [r3, #4]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	d138      	bne.n	800725a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	015a      	lsls	r2, r3, #5
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	0151      	lsls	r1, r2, #5
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	440a      	add	r2, r1
 80071fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	e027      	b.n	800725a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	0151      	lsls	r1, r2, #5
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	440a      	add	r2, r1
 8007220:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007224:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007228:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	791b      	ldrb	r3, [r3, #4]
 800722e:	2b03      	cmp	r3, #3
 8007230:	d003      	beq.n	800723a <USB_EPClearStall+0x9e>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	791b      	ldrb	r3, [r3, #4]
 8007236:	2b02      	cmp	r3, #2
 8007238:	d10f      	bne.n	800725a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	4413      	add	r3, r2
 8007242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	0151      	lsls	r1, r2, #5
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	440a      	add	r2, r1
 8007250:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007258:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	460b      	mov	r3, r1
 8007272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007286:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800728a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	011b      	lsls	r3, r3, #4
 8007298:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800729c:	68f9      	ldr	r1, [r7, #12]
 800729e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072a2:	4313      	orrs	r3, r2
 80072a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80072ce:	f023 0303 	bic.w	r3, r3, #3
 80072d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072e2:	f023 0302 	bic.w	r3, r3, #2
 80072e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3714      	adds	r7, #20
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80072f6:	b480      	push	{r7}
 80072f8:	b085      	sub	sp, #20
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007310:	f023 0303 	bic.w	r3, r3, #3
 8007314:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007324:	f043 0302 	orr.w	r3, r3, #2
 8007328:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	695b      	ldr	r3, [r3, #20]
 8007344:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4013      	ands	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007350:	68fb      	ldr	r3, [r7, #12]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr

0800735e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800735e:	b480      	push	{r7}
 8007360:	b085      	sub	sp, #20
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737a:	69db      	ldr	r3, [r3, #28]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	4013      	ands	r3, r2
 8007380:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	0c1b      	lsrs	r3, r3, #16
}
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ae:	69db      	ldr	r3, [r3, #28]
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	4013      	ands	r3, r2
 80073b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	b29b      	uxth	r3, r3
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b085      	sub	sp, #20
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	460b      	mov	r3, r1
 80073d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80073d6:	78fb      	ldrb	r3, [r7, #3]
 80073d8:	015a      	lsls	r2, r3, #5
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	4413      	add	r3, r2
 80073de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	4013      	ands	r3, r2
 80073f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073f4:	68bb      	ldr	r3, [r7, #8]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3714      	adds	r7, #20
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007402:	b480      	push	{r7}
 8007404:	b087      	sub	sp, #28
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
 800740a:	460b      	mov	r3, r1
 800740c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007424:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007426:	78fb      	ldrb	r3, [r7, #3]
 8007428:	f003 030f 	and.w	r3, r3, #15
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	fa22 f303 	lsr.w	r3, r2, r3
 8007432:	01db      	lsls	r3, r3, #7
 8007434:	b2db      	uxtb	r3, r3
 8007436:	693a      	ldr	r2, [r7, #16]
 8007438:	4313      	orrs	r3, r2
 800743a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800743c:	78fb      	ldrb	r3, [r7, #3]
 800743e:	015a      	lsls	r2, r3, #5
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	4413      	add	r3, r2
 8007444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4013      	ands	r3, r2
 800744e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007450:	68bb      	ldr	r3, [r7, #8]
}
 8007452:	4618      	mov	r0, r3
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800745e:	b480      	push	{r7}
 8007460:	b083      	sub	sp, #12
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0301 	and.w	r3, r3, #1
}
 800746e:	4618      	mov	r0, r3
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800747a:	b480      	push	{r7}
 800747c:	b085      	sub	sp, #20
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007494:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007498:	f023 0307 	bic.w	r3, r3, #7
 800749c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b087      	sub	sp, #28
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	460b      	mov	r3, r1
 80074ca:	607a      	str	r2, [r7, #4]
 80074cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	333c      	adds	r3, #60	@ 0x3c
 80074d6:	3304      	adds	r3, #4
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	4a26      	ldr	r2, [pc, #152]	@ (8007578 <USB_EP0_OutStart+0xb8>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d90a      	bls.n	80074fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074f4:	d101      	bne.n	80074fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80074f6:	2300      	movs	r3, #0
 80074f8:	e037      	b.n	800756a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007500:	461a      	mov	r2, r3
 8007502:	2300      	movs	r3, #0
 8007504:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007514:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007518:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	697a      	ldr	r2, [r7, #20]
 8007524:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007528:	f043 0318 	orr.w	r3, r3, #24
 800752c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800753c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007540:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007542:	7afb      	ldrb	r3, [r7, #11]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d10f      	bne.n	8007568 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800754e:	461a      	mov	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007562:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007566:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	371c      	adds	r7, #28
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	4f54300a 	.word	0x4f54300a

0800757c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007584:	2300      	movs	r3, #0
 8007586:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	3301      	adds	r3, #1
 800758c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007594:	d901      	bls.n	800759a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e01b      	b.n	80075d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	daf2      	bge.n	8007588 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80075a2:	2300      	movs	r3, #0
 80075a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	f043 0201 	orr.w	r2, r3, #1
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	3301      	adds	r3, #1
 80075b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075be:	d901      	bls.n	80075c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e006      	b.n	80075d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	f003 0301 	and.w	r3, r3, #1
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d0f0      	beq.n	80075b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
	...

080075e0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	460b      	mov	r3, r1
 80075ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80075ec:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80075f0:	f002 fc22 	bl	8009e38 <USBD_static_malloc>
 80075f4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d109      	bne.n	8007610 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	32b0      	adds	r2, #176	@ 0xb0
 8007606:	2100      	movs	r1, #0
 8007608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800760c:	2302      	movs	r3, #2
 800760e:	e0d4      	b.n	80077ba <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007610:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007614:	2100      	movs	r1, #0
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f003 fbf5 	bl	800ae06 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	32b0      	adds	r2, #176	@ 0xb0
 8007626:	68f9      	ldr	r1, [r7, #12]
 8007628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	32b0      	adds	r2, #176	@ 0xb0
 8007636:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	7c1b      	ldrb	r3, [r3, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d138      	bne.n	80076ba <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007648:	4b5e      	ldr	r3, [pc, #376]	@ (80077c4 <USBD_CDC_Init+0x1e4>)
 800764a:	7819      	ldrb	r1, [r3, #0]
 800764c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007650:	2202      	movs	r2, #2
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f002 facd 	bl	8009bf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007658:	4b5a      	ldr	r3, [pc, #360]	@ (80077c4 <USBD_CDC_Init+0x1e4>)
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	f003 020f 	and.w	r2, r3, #15
 8007660:	6879      	ldr	r1, [r7, #4]
 8007662:	4613      	mov	r3, r2
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	4413      	add	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	440b      	add	r3, r1
 800766c:	3324      	adds	r3, #36	@ 0x24
 800766e:	2201      	movs	r2, #1
 8007670:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007672:	4b55      	ldr	r3, [pc, #340]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 8007674:	7819      	ldrb	r1, [r3, #0]
 8007676:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800767a:	2202      	movs	r2, #2
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f002 fab8 	bl	8009bf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007682:	4b51      	ldr	r3, [pc, #324]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	f003 020f 	and.w	r2, r3, #15
 800768a:	6879      	ldr	r1, [r7, #4]
 800768c:	4613      	mov	r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	4413      	add	r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	440b      	add	r3, r1
 8007696:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800769a:	2201      	movs	r2, #1
 800769c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800769e:	4b4b      	ldr	r3, [pc, #300]	@ (80077cc <USBD_CDC_Init+0x1ec>)
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	f003 020f 	and.w	r2, r3, #15
 80076a6:	6879      	ldr	r1, [r7, #4]
 80076a8:	4613      	mov	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	440b      	add	r3, r1
 80076b2:	3326      	adds	r3, #38	@ 0x26
 80076b4:	2210      	movs	r2, #16
 80076b6:	801a      	strh	r2, [r3, #0]
 80076b8:	e035      	b.n	8007726 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80076ba:	4b42      	ldr	r3, [pc, #264]	@ (80077c4 <USBD_CDC_Init+0x1e4>)
 80076bc:	7819      	ldrb	r1, [r3, #0]
 80076be:	2340      	movs	r3, #64	@ 0x40
 80076c0:	2202      	movs	r2, #2
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f002 fa95 	bl	8009bf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80076c8:	4b3e      	ldr	r3, [pc, #248]	@ (80077c4 <USBD_CDC_Init+0x1e4>)
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	f003 020f 	and.w	r2, r3, #15
 80076d0:	6879      	ldr	r1, [r7, #4]
 80076d2:	4613      	mov	r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	440b      	add	r3, r1
 80076dc:	3324      	adds	r3, #36	@ 0x24
 80076de:	2201      	movs	r2, #1
 80076e0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80076e2:	4b39      	ldr	r3, [pc, #228]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 80076e4:	7819      	ldrb	r1, [r3, #0]
 80076e6:	2340      	movs	r3, #64	@ 0x40
 80076e8:	2202      	movs	r2, #2
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f002 fa81 	bl	8009bf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80076f0:	4b35      	ldr	r3, [pc, #212]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	f003 020f 	and.w	r2, r3, #15
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	4613      	mov	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	440b      	add	r3, r1
 8007704:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007708:	2201      	movs	r2, #1
 800770a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800770c:	4b2f      	ldr	r3, [pc, #188]	@ (80077cc <USBD_CDC_Init+0x1ec>)
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	f003 020f 	and.w	r2, r3, #15
 8007714:	6879      	ldr	r1, [r7, #4]
 8007716:	4613      	mov	r3, r2
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	440b      	add	r3, r1
 8007720:	3326      	adds	r3, #38	@ 0x26
 8007722:	2210      	movs	r2, #16
 8007724:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007726:	4b29      	ldr	r3, [pc, #164]	@ (80077cc <USBD_CDC_Init+0x1ec>)
 8007728:	7819      	ldrb	r1, [r3, #0]
 800772a:	2308      	movs	r3, #8
 800772c:	2203      	movs	r2, #3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f002 fa5f 	bl	8009bf2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007734:	4b25      	ldr	r3, [pc, #148]	@ (80077cc <USBD_CDC_Init+0x1ec>)
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	f003 020f 	and.w	r2, r3, #15
 800773c:	6879      	ldr	r1, [r7, #4]
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	440b      	add	r3, r1
 8007748:	3324      	adds	r3, #36	@ 0x24
 800774a:	2201      	movs	r2, #1
 800774c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	33b0      	adds	r3, #176	@ 0xb0
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4413      	add	r3, r2
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007784:	2302      	movs	r3, #2
 8007786:	e018      	b.n	80077ba <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	7c1b      	ldrb	r3, [r3, #16]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d10a      	bne.n	80077a6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007790:	4b0d      	ldr	r3, [pc, #52]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 8007792:	7819      	ldrb	r1, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800779a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f002 fb16 	bl	8009dd0 <USBD_LL_PrepareReceive>
 80077a4:	e008      	b.n	80077b8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077a6:	4b08      	ldr	r3, [pc, #32]	@ (80077c8 <USBD_CDC_Init+0x1e8>)
 80077a8:	7819      	ldrb	r1, [r3, #0]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077b0:	2340      	movs	r3, #64	@ 0x40
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f002 fb0c 	bl	8009dd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	200000b3 	.word	0x200000b3
 80077c8:	200000b4 	.word	0x200000b4
 80077cc:	200000b5 	.word	0x200000b5

080077d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	460b      	mov	r3, r1
 80077da:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80077dc:	4b3a      	ldr	r3, [pc, #232]	@ (80078c8 <USBD_CDC_DeInit+0xf8>)
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f002 fa2b 	bl	8009c3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80077e8:	4b37      	ldr	r3, [pc, #220]	@ (80078c8 <USBD_CDC_DeInit+0xf8>)
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	f003 020f 	and.w	r2, r3, #15
 80077f0:	6879      	ldr	r1, [r7, #4]
 80077f2:	4613      	mov	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	440b      	add	r3, r1
 80077fc:	3324      	adds	r3, #36	@ 0x24
 80077fe:	2200      	movs	r2, #0
 8007800:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007802:	4b32      	ldr	r3, [pc, #200]	@ (80078cc <USBD_CDC_DeInit+0xfc>)
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f002 fa18 	bl	8009c3e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800780e:	4b2f      	ldr	r3, [pc, #188]	@ (80078cc <USBD_CDC_DeInit+0xfc>)
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	f003 020f 	and.w	r2, r3, #15
 8007816:	6879      	ldr	r1, [r7, #4]
 8007818:	4613      	mov	r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	440b      	add	r3, r1
 8007822:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007826:	2200      	movs	r2, #0
 8007828:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800782a:	4b29      	ldr	r3, [pc, #164]	@ (80078d0 <USBD_CDC_DeInit+0x100>)
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	4619      	mov	r1, r3
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f002 fa04 	bl	8009c3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007836:	4b26      	ldr	r3, [pc, #152]	@ (80078d0 <USBD_CDC_DeInit+0x100>)
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	f003 020f 	and.w	r2, r3, #15
 800783e:	6879      	ldr	r1, [r7, #4]
 8007840:	4613      	mov	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	440b      	add	r3, r1
 800784a:	3324      	adds	r3, #36	@ 0x24
 800784c:	2200      	movs	r2, #0
 800784e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007850:	4b1f      	ldr	r3, [pc, #124]	@ (80078d0 <USBD_CDC_DeInit+0x100>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	3326      	adds	r3, #38	@ 0x26
 8007866:	2200      	movs	r2, #0
 8007868:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	32b0      	adds	r2, #176	@ 0xb0
 8007874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d01f      	beq.n	80078bc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	33b0      	adds	r3, #176	@ 0xb0
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	4413      	add	r3, r2
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	32b0      	adds	r2, #176	@ 0xb0
 800789a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789e:	4618      	mov	r0, r3
 80078a0:	f002 fad8 	bl	8009e54 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	32b0      	adds	r2, #176	@ 0xb0
 80078ae:	2100      	movs	r1, #0
 80078b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200000b3 	.word	0x200000b3
 80078cc:	200000b4 	.word	0x200000b4
 80078d0:	200000b5 	.word	0x200000b5

080078d4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b086      	sub	sp, #24
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	32b0      	adds	r2, #176	@ 0xb0
 80078e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078ec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80078ee:	2300      	movs	r3, #0
 80078f0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80078f2:	2300      	movs	r3, #0
 80078f4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80078f6:	2300      	movs	r3, #0
 80078f8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d101      	bne.n	8007904 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007900:	2303      	movs	r3, #3
 8007902:	e0bf      	b.n	8007a84 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800790c:	2b00      	cmp	r3, #0
 800790e:	d050      	beq.n	80079b2 <USBD_CDC_Setup+0xde>
 8007910:	2b20      	cmp	r3, #32
 8007912:	f040 80af 	bne.w	8007a74 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	88db      	ldrh	r3, [r3, #6]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d03a      	beq.n	8007994 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	b25b      	sxtb	r3, r3
 8007924:	2b00      	cmp	r3, #0
 8007926:	da1b      	bge.n	8007960 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	33b0      	adds	r3, #176	@ 0xb0
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	4413      	add	r3, r2
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800793e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	88d2      	ldrh	r2, [r2, #6]
 8007944:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	88db      	ldrh	r3, [r3, #6]
 800794a:	2b07      	cmp	r3, #7
 800794c:	bf28      	it	cs
 800794e:	2307      	movcs	r3, #7
 8007950:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	89fa      	ldrh	r2, [r7, #14]
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f001 fd47 	bl	80093ec <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800795e:	e090      	b.n	8007a82 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	785a      	ldrb	r2, [r3, #1]
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	88db      	ldrh	r3, [r3, #6]
 800796e:	2b3f      	cmp	r3, #63	@ 0x3f
 8007970:	d803      	bhi.n	800797a <USBD_CDC_Setup+0xa6>
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	88db      	ldrh	r3, [r3, #6]
 8007976:	b2da      	uxtb	r2, r3
 8007978:	e000      	b.n	800797c <USBD_CDC_Setup+0xa8>
 800797a:	2240      	movs	r2, #64	@ 0x40
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007982:	6939      	ldr	r1, [r7, #16]
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800798a:	461a      	mov	r2, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f001 fd59 	bl	8009444 <USBD_CtlPrepareRx>
      break;
 8007992:	e076      	b.n	8007a82 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	33b0      	adds	r3, #176	@ 0xb0
 800799e:	009b      	lsls	r3, r3, #2
 80079a0:	4413      	add	r3, r2
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	7850      	ldrb	r0, [r2, #1]
 80079aa:	2200      	movs	r2, #0
 80079ac:	6839      	ldr	r1, [r7, #0]
 80079ae:	4798      	blx	r3
      break;
 80079b0:	e067      	b.n	8007a82 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	785b      	ldrb	r3, [r3, #1]
 80079b6:	2b0b      	cmp	r3, #11
 80079b8:	d851      	bhi.n	8007a5e <USBD_CDC_Setup+0x18a>
 80079ba:	a201      	add	r2, pc, #4	@ (adr r2, 80079c0 <USBD_CDC_Setup+0xec>)
 80079bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c0:	080079f1 	.word	0x080079f1
 80079c4:	08007a6d 	.word	0x08007a6d
 80079c8:	08007a5f 	.word	0x08007a5f
 80079cc:	08007a5f 	.word	0x08007a5f
 80079d0:	08007a5f 	.word	0x08007a5f
 80079d4:	08007a5f 	.word	0x08007a5f
 80079d8:	08007a5f 	.word	0x08007a5f
 80079dc:	08007a5f 	.word	0x08007a5f
 80079e0:	08007a5f 	.word	0x08007a5f
 80079e4:	08007a5f 	.word	0x08007a5f
 80079e8:	08007a1b 	.word	0x08007a1b
 80079ec:	08007a45 	.word	0x08007a45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b03      	cmp	r3, #3
 80079fa:	d107      	bne.n	8007a0c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80079fc:	f107 030a 	add.w	r3, r7, #10
 8007a00:	2202      	movs	r2, #2
 8007a02:	4619      	mov	r1, r3
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f001 fcf1 	bl	80093ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a0a:	e032      	b.n	8007a72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f001 fc7b 	bl	800930a <USBD_CtlError>
            ret = USBD_FAIL;
 8007a14:	2303      	movs	r3, #3
 8007a16:	75fb      	strb	r3, [r7, #23]
          break;
 8007a18:	e02b      	b.n	8007a72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b03      	cmp	r3, #3
 8007a24:	d107      	bne.n	8007a36 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007a26:	f107 030d 	add.w	r3, r7, #13
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f001 fcdc 	bl	80093ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a34:	e01d      	b.n	8007a72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007a36:	6839      	ldr	r1, [r7, #0]
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 fc66 	bl	800930a <USBD_CtlError>
            ret = USBD_FAIL;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	75fb      	strb	r3, [r7, #23]
          break;
 8007a42:	e016      	b.n	8007a72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b03      	cmp	r3, #3
 8007a4e:	d00f      	beq.n	8007a70 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007a50:	6839      	ldr	r1, [r7, #0]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 fc59 	bl	800930a <USBD_CtlError>
            ret = USBD_FAIL;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007a5c:	e008      	b.n	8007a70 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007a5e:	6839      	ldr	r1, [r7, #0]
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f001 fc52 	bl	800930a <USBD_CtlError>
          ret = USBD_FAIL;
 8007a66:	2303      	movs	r3, #3
 8007a68:	75fb      	strb	r3, [r7, #23]
          break;
 8007a6a:	e002      	b.n	8007a72 <USBD_CDC_Setup+0x19e>
          break;
 8007a6c:	bf00      	nop
 8007a6e:	e008      	b.n	8007a82 <USBD_CDC_Setup+0x1ae>
          break;
 8007a70:	bf00      	nop
      }
      break;
 8007a72:	e006      	b.n	8007a82 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007a74:	6839      	ldr	r1, [r7, #0]
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f001 fc47 	bl	800930a <USBD_CtlError>
      ret = USBD_FAIL;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	75fb      	strb	r3, [r7, #23]
      break;
 8007a80:	bf00      	nop
  }

  return (uint8_t)ret;
 8007a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3718      	adds	r7, #24
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	460b      	mov	r3, r1
 8007a96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007a9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	32b0      	adds	r2, #176	@ 0xb0
 8007aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e065      	b.n	8007b82 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	32b0      	adds	r2, #176	@ 0xb0
 8007ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007ac6:	78fb      	ldrb	r3, [r7, #3]
 8007ac8:	f003 020f 	and.w	r2, r3, #15
 8007acc:	6879      	ldr	r1, [r7, #4]
 8007ace:	4613      	mov	r3, r2
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4413      	add	r3, r2
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	440b      	add	r3, r1
 8007ad8:	3318      	adds	r3, #24
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d02f      	beq.n	8007b40 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	f003 020f 	and.w	r2, r3, #15
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4413      	add	r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	440b      	add	r3, r1
 8007af2:	3318      	adds	r3, #24
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	78fb      	ldrb	r3, [r7, #3]
 8007af8:	f003 010f 	and.w	r1, r3, #15
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	460b      	mov	r3, r1
 8007b00:	00db      	lsls	r3, r3, #3
 8007b02:	440b      	add	r3, r1
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4403      	add	r3, r0
 8007b08:	331c      	adds	r3, #28
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007b10:	fb01 f303 	mul.w	r3, r1, r3
 8007b14:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d112      	bne.n	8007b40 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007b1a:	78fb      	ldrb	r3, [r7, #3]
 8007b1c:	f003 020f 	and.w	r2, r3, #15
 8007b20:	6879      	ldr	r1, [r7, #4]
 8007b22:	4613      	mov	r3, r2
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	4413      	add	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	440b      	add	r3, r1
 8007b2c:	3318      	adds	r3, #24
 8007b2e:	2200      	movs	r2, #0
 8007b30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007b32:	78f9      	ldrb	r1, [r7, #3]
 8007b34:	2300      	movs	r3, #0
 8007b36:	2200      	movs	r2, #0
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f002 f928 	bl	8009d8e <USBD_LL_Transmit>
 8007b3e:	e01f      	b.n	8007b80 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	33b0      	adds	r3, #176	@ 0xb0
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4413      	add	r3, r2
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d010      	beq.n	8007b80 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	33b0      	adds	r3, #176	@ 0xb0
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	4413      	add	r3, r2
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007b7c:	78fa      	ldrb	r2, [r7, #3]
 8007b7e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b084      	sub	sp, #16
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	32b0      	adds	r2, #176	@ 0xb0
 8007ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ba4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	32b0      	adds	r2, #176	@ 0xb0
 8007bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d101      	bne.n	8007bbc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	e01a      	b.n	8007bf2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007bbc:	78fb      	ldrb	r3, [r7, #3]
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f002 f926 	bl	8009e12 <USBD_LL_GetRxDataSize>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	33b0      	adds	r3, #176	@ 0xb0
 8007bd8:	009b      	lsls	r3, r3, #2
 8007bda:	4413      	add	r3, r2
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007bec:	4611      	mov	r1, r2
 8007bee:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b084      	sub	sp, #16
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	32b0      	adds	r2, #176	@ 0xb0
 8007c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c10:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e024      	b.n	8007c66 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	33b0      	adds	r3, #176	@ 0xb0
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	4413      	add	r3, r2
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d019      	beq.n	8007c64 <USBD_CDC_EP0_RxReady+0x6a>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007c36:	2bff      	cmp	r3, #255	@ 0xff
 8007c38:	d014      	beq.n	8007c64 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	33b0      	adds	r3, #176	@ 0xb0
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	4413      	add	r3, r2
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007c52:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007c5a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	22ff      	movs	r2, #255	@ 0xff
 8007c60:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c78:	2182      	movs	r1, #130	@ 0x82
 8007c7a:	4818      	ldr	r0, [pc, #96]	@ (8007cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c7c:	f000 fd0f 	bl	800869e <USBD_GetEpDesc>
 8007c80:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c82:	2101      	movs	r1, #1
 8007c84:	4815      	ldr	r0, [pc, #84]	@ (8007cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c86:	f000 fd0a 	bl	800869e <USBD_GetEpDesc>
 8007c8a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007c8c:	2181      	movs	r1, #129	@ 0x81
 8007c8e:	4813      	ldr	r0, [pc, #76]	@ (8007cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c90:	f000 fd05 	bl	800869e <USBD_GetEpDesc>
 8007c94:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	2210      	movs	r2, #16
 8007ca0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d006      	beq.n	8007cb6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cb0:	711a      	strb	r2, [r3, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d006      	beq.n	8007cca <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cc4:	711a      	strb	r2, [r3, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2243      	movs	r2, #67	@ 0x43
 8007cce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007cd0:	4b02      	ldr	r3, [pc, #8]	@ (8007cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	20000070 	.word	0x20000070

08007ce0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b086      	sub	sp, #24
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ce8:	2182      	movs	r1, #130	@ 0x82
 8007cea:	4818      	ldr	r0, [pc, #96]	@ (8007d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007cec:	f000 fcd7 	bl	800869e <USBD_GetEpDesc>
 8007cf0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	4815      	ldr	r0, [pc, #84]	@ (8007d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007cf6:	f000 fcd2 	bl	800869e <USBD_GetEpDesc>
 8007cfa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007cfc:	2181      	movs	r1, #129	@ 0x81
 8007cfe:	4813      	ldr	r0, [pc, #76]	@ (8007d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007d00:	f000 fccd 	bl	800869e <USBD_GetEpDesc>
 8007d04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	2210      	movs	r2, #16
 8007d10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d006      	beq.n	8007d26 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	711a      	strb	r2, [r3, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f042 0202 	orr.w	r2, r2, #2
 8007d24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d006      	beq.n	8007d3a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	711a      	strb	r2, [r3, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f042 0202 	orr.w	r2, r2, #2
 8007d38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2243      	movs	r2, #67	@ 0x43
 8007d3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d40:	4b02      	ldr	r3, [pc, #8]	@ (8007d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3718      	adds	r7, #24
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20000070 	.word	0x20000070

08007d50 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b086      	sub	sp, #24
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d58:	2182      	movs	r1, #130	@ 0x82
 8007d5a:	4818      	ldr	r0, [pc, #96]	@ (8007dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d5c:	f000 fc9f 	bl	800869e <USBD_GetEpDesc>
 8007d60:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d62:	2101      	movs	r1, #1
 8007d64:	4815      	ldr	r0, [pc, #84]	@ (8007dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d66:	f000 fc9a 	bl	800869e <USBD_GetEpDesc>
 8007d6a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d6c:	2181      	movs	r1, #129	@ 0x81
 8007d6e:	4813      	ldr	r0, [pc, #76]	@ (8007dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d70:	f000 fc95 	bl	800869e <USBD_GetEpDesc>
 8007d74:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d002      	beq.n	8007d82 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	2210      	movs	r2, #16
 8007d80:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d006      	beq.n	8007d96 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d90:	711a      	strb	r2, [r3, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d006      	beq.n	8007daa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007da4:	711a      	strb	r2, [r3, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2243      	movs	r2, #67	@ 0x43
 8007dae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007db0:	4b02      	ldr	r3, [pc, #8]	@ (8007dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000070 	.word	0x20000070

08007dc0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	220a      	movs	r2, #10
 8007dcc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007dce:	4b03      	ldr	r3, [pc, #12]	@ (8007ddc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr
 8007ddc:	2000002c 	.word	0x2000002c

08007de0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e009      	b.n	8007e08 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	33b0      	adds	r3, #176	@ 0xb0
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4413      	add	r3, r2
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b087      	sub	sp, #28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	32b0      	adds	r2, #176	@ 0xb0
 8007e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e008      	b.n	8007e4c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	68ba      	ldr	r2, [r7, #8]
 8007e3e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	371c      	adds	r7, #28
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	32b0      	adds	r2, #176	@ 0xb0
 8007e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e70:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d101      	bne.n	8007e7c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e004      	b.n	8007e86 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	683a      	ldr	r2, [r7, #0]
 8007e80:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
	...

08007e94 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	32b0      	adds	r2, #176	@ 0xb0
 8007ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eaa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	32b0      	adds	r2, #176	@ 0xb0
 8007eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e018      	b.n	8007ef4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	7c1b      	ldrb	r3, [r3, #16]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10a      	bne.n	8007ee0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007eca:	4b0c      	ldr	r3, [pc, #48]	@ (8007efc <USBD_CDC_ReceivePacket+0x68>)
 8007ecc:	7819      	ldrb	r1, [r3, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ed4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 ff79 	bl	8009dd0 <USBD_LL_PrepareReceive>
 8007ede:	e008      	b.n	8007ef2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ee0:	4b06      	ldr	r3, [pc, #24]	@ (8007efc <USBD_CDC_ReceivePacket+0x68>)
 8007ee2:	7819      	ldrb	r1, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007eea:	2340      	movs	r3, #64	@ 0x40
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 ff6f 	bl	8009dd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	200000b4 	.word	0x200000b4

08007f00 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b086      	sub	sp, #24
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f14:	2303      	movs	r3, #3
 8007f16:	e01f      	b.n	8007f58 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2201      	movs	r2, #1
 8007f42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	79fa      	ldrb	r2, [r7, #7]
 8007f4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f001 fde9 	bl	8009b24 <USBD_LL_Init>
 8007f52:	4603      	mov	r3, r0
 8007f54:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3718      	adds	r7, #24
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d101      	bne.n	8007f78 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e025      	b.n	8007fc4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	32ae      	adds	r2, #174	@ 0xae
 8007f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00f      	beq.n	8007fb4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	32ae      	adds	r2, #174	@ 0xae
 8007f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa4:	f107 020e 	add.w	r2, r7, #14
 8007fa8:	4610      	mov	r0, r2
 8007faa:	4798      	blx	r3
 8007fac:	4602      	mov	r2, r0
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f001 fdf1 	bl	8009bbc <USBD_LL_Start>
 8007fda:	4603      	mov	r3, r0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3708      	adds	r7, #8
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	460b      	mov	r3, r1
 8008004:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008010:	2b00      	cmp	r3, #0
 8008012:	d009      	beq.n	8008028 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	78fa      	ldrb	r2, [r7, #3]
 800801e:	4611      	mov	r1, r2
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	4798      	blx	r3
 8008024:	4603      	mov	r3, r0
 8008026:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008028:	7bfb      	ldrb	r3, [r7, #15]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b084      	sub	sp, #16
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
 800803a:	460b      	mov	r3, r1
 800803c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	78fa      	ldrb	r2, [r7, #3]
 800804c:	4611      	mov	r1, r2
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	4798      	blx	r3
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008058:	2303      	movs	r3, #3
 800805a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800805c:	7bfb      	ldrb	r3, [r7, #15]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b084      	sub	sp, #16
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	4618      	mov	r0, r3
 800807a:	f001 f90c 	bl	8009296 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800808c:	461a      	mov	r2, r3
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800809a:	f003 031f 	and.w	r3, r3, #31
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d01a      	beq.n	80080d8 <USBD_LL_SetupStage+0x72>
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d822      	bhi.n	80080ec <USBD_LL_SetupStage+0x86>
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <USBD_LL_SetupStage+0x4a>
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d00a      	beq.n	80080c4 <USBD_LL_SetupStage+0x5e>
 80080ae:	e01d      	b.n	80080ec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080b6:	4619      	mov	r1, r3
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fb63 	bl	8008784 <USBD_StdDevReq>
 80080be:	4603      	mov	r3, r0
 80080c0:	73fb      	strb	r3, [r7, #15]
      break;
 80080c2:	e020      	b.n	8008106 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fbcb 	bl	8008868 <USBD_StdItfReq>
 80080d2:	4603      	mov	r3, r0
 80080d4:	73fb      	strb	r3, [r7, #15]
      break;
 80080d6:	e016      	b.n	8008106 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080de:	4619      	mov	r1, r3
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fc2d 	bl	8008940 <USBD_StdEPReq>
 80080e6:	4603      	mov	r3, r0
 80080e8:	73fb      	strb	r3, [r7, #15]
      break;
 80080ea:	e00c      	b.n	8008106 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80080f2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	4619      	mov	r1, r3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f001 fdbe 	bl	8009c7c <USBD_LL_StallEP>
 8008100:	4603      	mov	r3, r0
 8008102:	73fb      	strb	r3, [r7, #15]
      break;
 8008104:	bf00      	nop
  }

  return ret;
 8008106:	7bfb      	ldrb	r3, [r7, #15]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3710      	adds	r7, #16
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	460b      	mov	r3, r1
 800811a:	607a      	str	r2, [r7, #4]
 800811c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800811e:	2300      	movs	r3, #0
 8008120:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008122:	7afb      	ldrb	r3, [r7, #11]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d16e      	bne.n	8008206 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800812e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008136:	2b03      	cmp	r3, #3
 8008138:	f040 8098 	bne.w	800826c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	689a      	ldr	r2, [r3, #8]
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	429a      	cmp	r2, r3
 8008146:	d913      	bls.n	8008170 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	1ad2      	subs	r2, r2, r3
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	4293      	cmp	r3, r2
 8008160:	bf28      	it	cs
 8008162:	4613      	movcs	r3, r2
 8008164:	461a      	mov	r2, r3
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f001 f988 	bl	800947e <USBD_CtlContinueRx>
 800816e:	e07d      	b.n	800826c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008176:	f003 031f 	and.w	r3, r3, #31
 800817a:	2b02      	cmp	r3, #2
 800817c:	d014      	beq.n	80081a8 <USBD_LL_DataOutStage+0x98>
 800817e:	2b02      	cmp	r3, #2
 8008180:	d81d      	bhi.n	80081be <USBD_LL_DataOutStage+0xae>
 8008182:	2b00      	cmp	r3, #0
 8008184:	d002      	beq.n	800818c <USBD_LL_DataOutStage+0x7c>
 8008186:	2b01      	cmp	r3, #1
 8008188:	d003      	beq.n	8008192 <USBD_LL_DataOutStage+0x82>
 800818a:	e018      	b.n	80081be <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	75bb      	strb	r3, [r7, #22]
            break;
 8008190:	e018      	b.n	80081c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008198:	b2db      	uxtb	r3, r3
 800819a:	4619      	mov	r1, r3
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 fa64 	bl	800866a <USBD_CoreFindIF>
 80081a2:	4603      	mov	r3, r0
 80081a4:	75bb      	strb	r3, [r7, #22]
            break;
 80081a6:	e00d      	b.n	80081c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	4619      	mov	r1, r3
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f000 fa66 	bl	8008684 <USBD_CoreFindEP>
 80081b8:	4603      	mov	r3, r0
 80081ba:	75bb      	strb	r3, [r7, #22]
            break;
 80081bc:	e002      	b.n	80081c4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80081be:	2300      	movs	r3, #0
 80081c0:	75bb      	strb	r3, [r7, #22]
            break;
 80081c2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80081c4:	7dbb      	ldrb	r3, [r7, #22]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d119      	bne.n	80081fe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	2b03      	cmp	r3, #3
 80081d4:	d113      	bne.n	80081fe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80081d6:	7dba      	ldrb	r2, [r7, #22]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	32ae      	adds	r2, #174	@ 0xae
 80081dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d00b      	beq.n	80081fe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80081e6:	7dba      	ldrb	r2, [r7, #22]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80081ee:	7dba      	ldrb	r2, [r7, #22]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	32ae      	adds	r2, #174	@ 0xae
 80081f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f001 f94e 	bl	80094a0 <USBD_CtlSendStatus>
 8008204:	e032      	b.n	800826c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008206:	7afb      	ldrb	r3, [r7, #11]
 8008208:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800820c:	b2db      	uxtb	r3, r3
 800820e:	4619      	mov	r1, r3
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f000 fa37 	bl	8008684 <USBD_CoreFindEP>
 8008216:	4603      	mov	r3, r0
 8008218:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800821a:	7dbb      	ldrb	r3, [r7, #22]
 800821c:	2bff      	cmp	r3, #255	@ 0xff
 800821e:	d025      	beq.n	800826c <USBD_LL_DataOutStage+0x15c>
 8008220:	7dbb      	ldrb	r3, [r7, #22]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d122      	bne.n	800826c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b03      	cmp	r3, #3
 8008230:	d117      	bne.n	8008262 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008232:	7dba      	ldrb	r2, [r7, #22]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	32ae      	adds	r2, #174	@ 0xae
 8008238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00f      	beq.n	8008262 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008242:	7dba      	ldrb	r2, [r7, #22]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800824a:	7dba      	ldrb	r2, [r7, #22]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	32ae      	adds	r2, #174	@ 0xae
 8008250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	7afa      	ldrb	r2, [r7, #11]
 8008258:	4611      	mov	r1, r2
 800825a:	68f8      	ldr	r0, [r7, #12]
 800825c:	4798      	blx	r3
 800825e:	4603      	mov	r3, r0
 8008260:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008262:	7dfb      	ldrb	r3, [r7, #23]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008268:	7dfb      	ldrb	r3, [r7, #23]
 800826a:	e000      	b.n	800826e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3718      	adds	r7, #24
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b086      	sub	sp, #24
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	460b      	mov	r3, r1
 8008280:	607a      	str	r2, [r7, #4]
 8008282:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008284:	7afb      	ldrb	r3, [r7, #11]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d16f      	bne.n	800836a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	3314      	adds	r3, #20
 800828e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008296:	2b02      	cmp	r3, #2
 8008298:	d15a      	bne.n	8008350 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	689a      	ldr	r2, [r3, #8]
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d914      	bls.n	80082d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	689a      	ldr	r2, [r3, #8]
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	1ad2      	subs	r2, r2, r3
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	461a      	mov	r2, r3
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f001 f8b0 	bl	8009422 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082c2:	2300      	movs	r3, #0
 80082c4:	2200      	movs	r2, #0
 80082c6:	2100      	movs	r1, #0
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f001 fd81 	bl	8009dd0 <USBD_LL_PrepareReceive>
 80082ce:	e03f      	b.n	8008350 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	68da      	ldr	r2, [r3, #12]
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	429a      	cmp	r2, r3
 80082da:	d11c      	bne.n	8008316 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d316      	bcc.n	8008316 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d20f      	bcs.n	8008316 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80082f6:	2200      	movs	r2, #0
 80082f8:	2100      	movs	r1, #0
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f001 f891 	bl	8009422 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008308:	2300      	movs	r3, #0
 800830a:	2200      	movs	r2, #0
 800830c:	2100      	movs	r1, #0
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f001 fd5e 	bl	8009dd0 <USBD_LL_PrepareReceive>
 8008314:	e01c      	b.n	8008350 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d10f      	bne.n	8008342 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d009      	beq.n	8008342 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008342:	2180      	movs	r1, #128	@ 0x80
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f001 fc99 	bl	8009c7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f001 f8bb 	bl	80094c6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d03a      	beq.n	80083d0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800835a:	68f8      	ldr	r0, [r7, #12]
 800835c:	f7ff fe42 	bl	8007fe4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008368:	e032      	b.n	80083d0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800836a:	7afb      	ldrb	r3, [r7, #11]
 800836c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008370:	b2db      	uxtb	r3, r3
 8008372:	4619      	mov	r1, r3
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f000 f985 	bl	8008684 <USBD_CoreFindEP>
 800837a:	4603      	mov	r3, r0
 800837c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800837e:	7dfb      	ldrb	r3, [r7, #23]
 8008380:	2bff      	cmp	r3, #255	@ 0xff
 8008382:	d025      	beq.n	80083d0 <USBD_LL_DataInStage+0x15a>
 8008384:	7dfb      	ldrb	r3, [r7, #23]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d122      	bne.n	80083d0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b03      	cmp	r3, #3
 8008394:	d11c      	bne.n	80083d0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008396:	7dfa      	ldrb	r2, [r7, #23]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	32ae      	adds	r2, #174	@ 0xae
 800839c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d014      	beq.n	80083d0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80083a6:	7dfa      	ldrb	r2, [r7, #23]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80083ae:	7dfa      	ldrb	r2, [r7, #23]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	32ae      	adds	r2, #174	@ 0xae
 80083b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	7afa      	ldrb	r2, [r7, #11]
 80083bc:	4611      	mov	r1, r2
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	4798      	blx	r3
 80083c2:	4603      	mov	r3, r0
 80083c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80083c6:	7dbb      	ldrb	r3, [r7, #22]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d001      	beq.n	80083d0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80083cc:	7dbb      	ldrb	r3, [r7, #22]
 80083ce:	e000      	b.n	80083d2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3718      	adds	r7, #24
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80083e2:	2300      	movs	r3, #0
 80083e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008412:	2b00      	cmp	r3, #0
 8008414:	d014      	beq.n	8008440 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00e      	beq.n	8008440 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	6852      	ldr	r2, [r2, #4]
 800842e:	b2d2      	uxtb	r2, r2
 8008430:	4611      	mov	r1, r2
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	4798      	blx	r3
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d001      	beq.n	8008440 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800843c:	2303      	movs	r3, #3
 800843e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008440:	2340      	movs	r3, #64	@ 0x40
 8008442:	2200      	movs	r2, #0
 8008444:	2100      	movs	r1, #0
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f001 fbd3 	bl	8009bf2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2240      	movs	r2, #64	@ 0x40
 8008458:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800845c:	2340      	movs	r3, #64	@ 0x40
 800845e:	2200      	movs	r2, #0
 8008460:	2180      	movs	r1, #128	@ 0x80
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f001 fbc5 	bl	8009bf2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2240      	movs	r2, #64	@ 0x40
 8008472:	621a      	str	r2, [r3, #32]

  return ret;
 8008474:	7bfb      	ldrb	r3, [r7, #15]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}

0800847e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800847e:	b480      	push	{r7}
 8008480:	b083      	sub	sp, #12
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
 8008486:	460b      	mov	r3, r1
 8008488:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	78fa      	ldrb	r2, [r7, #3]
 800848e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b04      	cmp	r3, #4
 80084b0:	d006      	beq.n	80084c0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084b8:	b2da      	uxtb	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2204      	movs	r2, #4
 80084c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	370c      	adds	r7, #12
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80084d6:	b480      	push	{r7}
 80084d8:	b083      	sub	sp, #12
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	2b04      	cmp	r3, #4
 80084e8:	d106      	bne.n	80084f8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	370c      	adds	r7, #12
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr

08008506 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b082      	sub	sp, #8
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b03      	cmp	r3, #3
 8008518:	d110      	bne.n	800853c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00b      	beq.n	800853c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800852a:	69db      	ldr	r3, [r3, #28]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008536:	69db      	ldr	r3, [r3, #28]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b082      	sub	sp, #8
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	460b      	mov	r3, r1
 8008550:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	32ae      	adds	r2, #174	@ 0xae
 800855c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d101      	bne.n	8008568 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008564:	2303      	movs	r3, #3
 8008566:	e01c      	b.n	80085a2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b03      	cmp	r3, #3
 8008572:	d115      	bne.n	80085a0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	32ae      	adds	r2, #174	@ 0xae
 800857e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00b      	beq.n	80085a0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	32ae      	adds	r2, #174	@ 0xae
 8008592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008596:	6a1b      	ldr	r3, [r3, #32]
 8008598:	78fa      	ldrb	r2, [r7, #3]
 800859a:	4611      	mov	r1, r2
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3708      	adds	r7, #8
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b082      	sub	sp, #8
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
 80085b2:	460b      	mov	r3, r1
 80085b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	32ae      	adds	r2, #174	@ 0xae
 80085c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80085c8:	2303      	movs	r3, #3
 80085ca:	e01c      	b.n	8008606 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b03      	cmp	r3, #3
 80085d6:	d115      	bne.n	8008604 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	32ae      	adds	r2, #174	@ 0xae
 80085e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00b      	beq.n	8008604 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	32ae      	adds	r2, #174	@ 0xae
 80085f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fc:	78fa      	ldrb	r2, [r7, #3]
 80085fe:	4611      	mov	r1, r2
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800860e:	b480      	push	{r7}
 8008610:	b083      	sub	sp, #12
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800862c:	2300      	movs	r3, #0
 800862e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00e      	beq.n	8008660 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	6852      	ldr	r2, [r2, #4]
 800864e:	b2d2      	uxtb	r2, r2
 8008650:	4611      	mov	r1, r2
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	4798      	blx	r3
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800865c:	2303      	movs	r3, #3
 800865e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008660:	7bfb      	ldrb	r3, [r7, #15]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800866a:	b480      	push	{r7}
 800866c:	b083      	sub	sp, #12
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
 8008672:	460b      	mov	r3, r1
 8008674:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008676:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008678:	4618      	mov	r0, r3
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008690:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008692:	4618      	mov	r0, r3
 8008694:	370c      	adds	r7, #12
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b086      	sub	sp, #24
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
 80086a6:	460b      	mov	r3, r1
 80086a8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80086b2:	2300      	movs	r3, #0
 80086b4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	885b      	ldrh	r3, [r3, #2]
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	7812      	ldrb	r2, [r2, #0]
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d91f      	bls.n	8008704 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80086ca:	e013      	b.n	80086f4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80086cc:	f107 030a 	add.w	r3, r7, #10
 80086d0:	4619      	mov	r1, r3
 80086d2:	6978      	ldr	r0, [r7, #20]
 80086d4:	f000 f81b 	bl	800870e <USBD_GetNextDesc>
 80086d8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	785b      	ldrb	r3, [r3, #1]
 80086de:	2b05      	cmp	r3, #5
 80086e0:	d108      	bne.n	80086f4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	789b      	ldrb	r3, [r3, #2]
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d008      	beq.n	8008702 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80086f0:	2300      	movs	r3, #0
 80086f2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	885b      	ldrh	r3, [r3, #2]
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	897b      	ldrh	r3, [r7, #10]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d8e5      	bhi.n	80086cc <USBD_GetEpDesc+0x2e>
 8008700:	e000      	b.n	8008704 <USBD_GetEpDesc+0x66>
          break;
 8008702:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008704:	693b      	ldr	r3, [r7, #16]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3718      	adds	r7, #24
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800870e:	b480      	push	{r7}
 8008710:	b085      	sub	sp, #20
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	881b      	ldrh	r3, [r3, #0]
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	7812      	ldrb	r2, [r2, #0]
 8008724:	4413      	add	r3, r2
 8008726:	b29a      	uxth	r2, r3
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	461a      	mov	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4413      	add	r3, r2
 8008736:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008738:	68fb      	ldr	r3, [r7, #12]
}
 800873a:	4618      	mov	r0, r3
 800873c:	3714      	adds	r7, #20
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008746:	b480      	push	{r7}
 8008748:	b087      	sub	sp, #28
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	3301      	adds	r3, #1
 800875c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008764:	8a3b      	ldrh	r3, [r7, #16]
 8008766:	021b      	lsls	r3, r3, #8
 8008768:	b21a      	sxth	r2, r3
 800876a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800876e:	4313      	orrs	r3, r2
 8008770:	b21b      	sxth	r3, r3
 8008772:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008774:	89fb      	ldrh	r3, [r7, #14]
}
 8008776:	4618      	mov	r0, r3
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
	...

08008784 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800878e:	2300      	movs	r3, #0
 8008790:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800879a:	2b40      	cmp	r3, #64	@ 0x40
 800879c:	d005      	beq.n	80087aa <USBD_StdDevReq+0x26>
 800879e:	2b40      	cmp	r3, #64	@ 0x40
 80087a0:	d857      	bhi.n	8008852 <USBD_StdDevReq+0xce>
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00f      	beq.n	80087c6 <USBD_StdDevReq+0x42>
 80087a6:	2b20      	cmp	r3, #32
 80087a8:	d153      	bne.n	8008852 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	32ae      	adds	r2, #174	@ 0xae
 80087b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	4798      	blx	r3
 80087c0:	4603      	mov	r3, r0
 80087c2:	73fb      	strb	r3, [r7, #15]
      break;
 80087c4:	e04a      	b.n	800885c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	785b      	ldrb	r3, [r3, #1]
 80087ca:	2b09      	cmp	r3, #9
 80087cc:	d83b      	bhi.n	8008846 <USBD_StdDevReq+0xc2>
 80087ce:	a201      	add	r2, pc, #4	@ (adr r2, 80087d4 <USBD_StdDevReq+0x50>)
 80087d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d4:	08008829 	.word	0x08008829
 80087d8:	0800883d 	.word	0x0800883d
 80087dc:	08008847 	.word	0x08008847
 80087e0:	08008833 	.word	0x08008833
 80087e4:	08008847 	.word	0x08008847
 80087e8:	08008807 	.word	0x08008807
 80087ec:	080087fd 	.word	0x080087fd
 80087f0:	08008847 	.word	0x08008847
 80087f4:	0800881f 	.word	0x0800881f
 80087f8:	08008811 	.word	0x08008811
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fa3c 	bl	8008c7c <USBD_GetDescriptor>
          break;
 8008804:	e024      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008806:	6839      	ldr	r1, [r7, #0]
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 fba1 	bl	8008f50 <USBD_SetAddress>
          break;
 800880e:	e01f      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fbe0 	bl	8008fd8 <USBD_SetConfig>
 8008818:	4603      	mov	r3, r0
 800881a:	73fb      	strb	r3, [r7, #15]
          break;
 800881c:	e018      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800881e:	6839      	ldr	r1, [r7, #0]
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 fc83 	bl	800912c <USBD_GetConfig>
          break;
 8008826:	e013      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008828:	6839      	ldr	r1, [r7, #0]
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 fcb4 	bl	8009198 <USBD_GetStatus>
          break;
 8008830:	e00e      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008832:	6839      	ldr	r1, [r7, #0]
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 fce3 	bl	8009200 <USBD_SetFeature>
          break;
 800883a:	e009      	b.n	8008850 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800883c:	6839      	ldr	r1, [r7, #0]
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 fd07 	bl	8009252 <USBD_ClrFeature>
          break;
 8008844:	e004      	b.n	8008850 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008846:	6839      	ldr	r1, [r7, #0]
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fd5e 	bl	800930a <USBD_CtlError>
          break;
 800884e:	bf00      	nop
      }
      break;
 8008850:	e004      	b.n	800885c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fd58 	bl	800930a <USBD_CtlError>
      break;
 800885a:	bf00      	nop
  }

  return ret;
 800885c:	7bfb      	ldrb	r3, [r7, #15]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop

08008868 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800887e:	2b40      	cmp	r3, #64	@ 0x40
 8008880:	d005      	beq.n	800888e <USBD_StdItfReq+0x26>
 8008882:	2b40      	cmp	r3, #64	@ 0x40
 8008884:	d852      	bhi.n	800892c <USBD_StdItfReq+0xc4>
 8008886:	2b00      	cmp	r3, #0
 8008888:	d001      	beq.n	800888e <USBD_StdItfReq+0x26>
 800888a:	2b20      	cmp	r3, #32
 800888c:	d14e      	bne.n	800892c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008894:	b2db      	uxtb	r3, r3
 8008896:	3b01      	subs	r3, #1
 8008898:	2b02      	cmp	r3, #2
 800889a:	d840      	bhi.n	800891e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	889b      	ldrh	r3, [r3, #4]
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d836      	bhi.n	8008914 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	889b      	ldrh	r3, [r3, #4]
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	4619      	mov	r1, r3
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7ff fedb 	bl	800866a <USBD_CoreFindIF>
 80088b4:	4603      	mov	r3, r0
 80088b6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088b8:	7bbb      	ldrb	r3, [r7, #14]
 80088ba:	2bff      	cmp	r3, #255	@ 0xff
 80088bc:	d01d      	beq.n	80088fa <USBD_StdItfReq+0x92>
 80088be:	7bbb      	ldrb	r3, [r7, #14]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d11a      	bne.n	80088fa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80088c4:	7bba      	ldrb	r2, [r7, #14]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	32ae      	adds	r2, #174	@ 0xae
 80088ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00f      	beq.n	80088f4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80088d4:	7bba      	ldrb	r2, [r7, #14]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80088dc:	7bba      	ldrb	r2, [r7, #14]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	32ae      	adds	r2, #174	@ 0xae
 80088e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	6839      	ldr	r1, [r7, #0]
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	4798      	blx	r3
 80088ee:	4603      	mov	r3, r0
 80088f0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80088f2:	e004      	b.n	80088fe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80088f4:	2303      	movs	r3, #3
 80088f6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80088f8:	e001      	b.n	80088fe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80088fa:	2303      	movs	r3, #3
 80088fc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	88db      	ldrh	r3, [r3, #6]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d110      	bne.n	8008928 <USBD_StdItfReq+0xc0>
 8008906:	7bfb      	ldrb	r3, [r7, #15]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10d      	bne.n	8008928 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fdc7 	bl	80094a0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008912:	e009      	b.n	8008928 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008914:	6839      	ldr	r1, [r7, #0]
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 fcf7 	bl	800930a <USBD_CtlError>
          break;
 800891c:	e004      	b.n	8008928 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800891e:	6839      	ldr	r1, [r7, #0]
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 fcf2 	bl	800930a <USBD_CtlError>
          break;
 8008926:	e000      	b.n	800892a <USBD_StdItfReq+0xc2>
          break;
 8008928:	bf00      	nop
      }
      break;
 800892a:	e004      	b.n	8008936 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800892c:	6839      	ldr	r1, [r7, #0]
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 fceb 	bl	800930a <USBD_CtlError>
      break;
 8008934:	bf00      	nop
  }

  return ret;
 8008936:	7bfb      	ldrb	r3, [r7, #15]
}
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800894a:	2300      	movs	r3, #0
 800894c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	889b      	ldrh	r3, [r3, #4]
 8008952:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800895c:	2b40      	cmp	r3, #64	@ 0x40
 800895e:	d007      	beq.n	8008970 <USBD_StdEPReq+0x30>
 8008960:	2b40      	cmp	r3, #64	@ 0x40
 8008962:	f200 817f 	bhi.w	8008c64 <USBD_StdEPReq+0x324>
 8008966:	2b00      	cmp	r3, #0
 8008968:	d02a      	beq.n	80089c0 <USBD_StdEPReq+0x80>
 800896a:	2b20      	cmp	r3, #32
 800896c:	f040 817a 	bne.w	8008c64 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008970:	7bbb      	ldrb	r3, [r7, #14]
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff fe85 	bl	8008684 <USBD_CoreFindEP>
 800897a:	4603      	mov	r3, r0
 800897c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800897e:	7b7b      	ldrb	r3, [r7, #13]
 8008980:	2bff      	cmp	r3, #255	@ 0xff
 8008982:	f000 8174 	beq.w	8008c6e <USBD_StdEPReq+0x32e>
 8008986:	7b7b      	ldrb	r3, [r7, #13]
 8008988:	2b00      	cmp	r3, #0
 800898a:	f040 8170 	bne.w	8008c6e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800898e:	7b7a      	ldrb	r2, [r7, #13]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008996:	7b7a      	ldrb	r2, [r7, #13]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	32ae      	adds	r2, #174	@ 0xae
 800899c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f000 8163 	beq.w	8008c6e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80089a8:	7b7a      	ldrb	r2, [r7, #13]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	32ae      	adds	r2, #174	@ 0xae
 80089ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	4798      	blx	r3
 80089ba:	4603      	mov	r3, r0
 80089bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089be:	e156      	b.n	8008c6e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	785b      	ldrb	r3, [r3, #1]
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d008      	beq.n	80089da <USBD_StdEPReq+0x9a>
 80089c8:	2b03      	cmp	r3, #3
 80089ca:	f300 8145 	bgt.w	8008c58 <USBD_StdEPReq+0x318>
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	f000 809b 	beq.w	8008b0a <USBD_StdEPReq+0x1ca>
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d03c      	beq.n	8008a52 <USBD_StdEPReq+0x112>
 80089d8:	e13e      	b.n	8008c58 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d002      	beq.n	80089ec <USBD_StdEPReq+0xac>
 80089e6:	2b03      	cmp	r3, #3
 80089e8:	d016      	beq.n	8008a18 <USBD_StdEPReq+0xd8>
 80089ea:	e02c      	b.n	8008a46 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089ec:	7bbb      	ldrb	r3, [r7, #14]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00d      	beq.n	8008a0e <USBD_StdEPReq+0xce>
 80089f2:	7bbb      	ldrb	r3, [r7, #14]
 80089f4:	2b80      	cmp	r3, #128	@ 0x80
 80089f6:	d00a      	beq.n	8008a0e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80089f8:	7bbb      	ldrb	r3, [r7, #14]
 80089fa:	4619      	mov	r1, r3
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f001 f93d 	bl	8009c7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a02:	2180      	movs	r1, #128	@ 0x80
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f001 f939 	bl	8009c7c <USBD_LL_StallEP>
 8008a0a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a0c:	e020      	b.n	8008a50 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008a0e:	6839      	ldr	r1, [r7, #0]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fc7a 	bl	800930a <USBD_CtlError>
              break;
 8008a16:	e01b      	b.n	8008a50 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	885b      	ldrh	r3, [r3, #2]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d10e      	bne.n	8008a3e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a20:	7bbb      	ldrb	r3, [r7, #14]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00b      	beq.n	8008a3e <USBD_StdEPReq+0xfe>
 8008a26:	7bbb      	ldrb	r3, [r7, #14]
 8008a28:	2b80      	cmp	r3, #128	@ 0x80
 8008a2a:	d008      	beq.n	8008a3e <USBD_StdEPReq+0xfe>
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	88db      	ldrh	r3, [r3, #6]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d104      	bne.n	8008a3e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a34:	7bbb      	ldrb	r3, [r7, #14]
 8008a36:	4619      	mov	r1, r3
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f001 f91f 	bl	8009c7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 fd2e 	bl	80094a0 <USBD_CtlSendStatus>

              break;
 8008a44:	e004      	b.n	8008a50 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 fc5e 	bl	800930a <USBD_CtlError>
              break;
 8008a4e:	bf00      	nop
          }
          break;
 8008a50:	e107      	b.n	8008c62 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d002      	beq.n	8008a64 <USBD_StdEPReq+0x124>
 8008a5e:	2b03      	cmp	r3, #3
 8008a60:	d016      	beq.n	8008a90 <USBD_StdEPReq+0x150>
 8008a62:	e04b      	b.n	8008afc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a64:	7bbb      	ldrb	r3, [r7, #14]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d00d      	beq.n	8008a86 <USBD_StdEPReq+0x146>
 8008a6a:	7bbb      	ldrb	r3, [r7, #14]
 8008a6c:	2b80      	cmp	r3, #128	@ 0x80
 8008a6e:	d00a      	beq.n	8008a86 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a70:	7bbb      	ldrb	r3, [r7, #14]
 8008a72:	4619      	mov	r1, r3
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f001 f901 	bl	8009c7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a7a:	2180      	movs	r1, #128	@ 0x80
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f001 f8fd 	bl	8009c7c <USBD_LL_StallEP>
 8008a82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a84:	e040      	b.n	8008b08 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fc3e 	bl	800930a <USBD_CtlError>
              break;
 8008a8e:	e03b      	b.n	8008b08 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	885b      	ldrh	r3, [r3, #2]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d136      	bne.n	8008b06 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a98:	7bbb      	ldrb	r3, [r7, #14]
 8008a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d004      	beq.n	8008aac <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008aa2:	7bbb      	ldrb	r3, [r7, #14]
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f001 f907 	bl	8009cba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 fcf7 	bl	80094a0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ab2:	7bbb      	ldrb	r3, [r7, #14]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f7ff fde4 	bl	8008684 <USBD_CoreFindEP>
 8008abc:	4603      	mov	r3, r0
 8008abe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ac0:	7b7b      	ldrb	r3, [r7, #13]
 8008ac2:	2bff      	cmp	r3, #255	@ 0xff
 8008ac4:	d01f      	beq.n	8008b06 <USBD_StdEPReq+0x1c6>
 8008ac6:	7b7b      	ldrb	r3, [r7, #13]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d11c      	bne.n	8008b06 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008acc:	7b7a      	ldrb	r2, [r7, #13]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008ad4:	7b7a      	ldrb	r2, [r7, #13]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	32ae      	adds	r2, #174	@ 0xae
 8008ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d010      	beq.n	8008b06 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ae4:	7b7a      	ldrb	r2, [r7, #13]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	32ae      	adds	r2, #174	@ 0xae
 8008aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	6839      	ldr	r1, [r7, #0]
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	4798      	blx	r3
 8008af6:	4603      	mov	r3, r0
 8008af8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008afa:	e004      	b.n	8008b06 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fc03 	bl	800930a <USBD_CtlError>
              break;
 8008b04:	e000      	b.n	8008b08 <USBD_StdEPReq+0x1c8>
              break;
 8008b06:	bf00      	nop
          }
          break;
 8008b08:	e0ab      	b.n	8008c62 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d002      	beq.n	8008b1c <USBD_StdEPReq+0x1dc>
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d032      	beq.n	8008b80 <USBD_StdEPReq+0x240>
 8008b1a:	e097      	b.n	8008c4c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b1c:	7bbb      	ldrb	r3, [r7, #14]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d007      	beq.n	8008b32 <USBD_StdEPReq+0x1f2>
 8008b22:	7bbb      	ldrb	r3, [r7, #14]
 8008b24:	2b80      	cmp	r3, #128	@ 0x80
 8008b26:	d004      	beq.n	8008b32 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008b28:	6839      	ldr	r1, [r7, #0]
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 fbed 	bl	800930a <USBD_CtlError>
                break;
 8008b30:	e091      	b.n	8008c56 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	da0b      	bge.n	8008b52 <USBD_StdEPReq+0x212>
 8008b3a:	7bbb      	ldrb	r3, [r7, #14]
 8008b3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b40:	4613      	mov	r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4413      	add	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	3310      	adds	r3, #16
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	3304      	adds	r3, #4
 8008b50:	e00b      	b.n	8008b6a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b52:	7bbb      	ldrb	r3, [r7, #14]
 8008b54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b58:	4613      	mov	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	4413      	add	r3, r2
 8008b68:	3304      	adds	r3, #4
 8008b6a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	2202      	movs	r2, #2
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fc37 	bl	80093ec <USBD_CtlSendData>
              break;
 8008b7e:	e06a      	b.n	8008c56 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008b80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	da11      	bge.n	8008bac <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008b88:	7bbb      	ldrb	r3, [r7, #14]
 8008b8a:	f003 020f 	and.w	r2, r3, #15
 8008b8e:	6879      	ldr	r1, [r7, #4]
 8008b90:	4613      	mov	r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4413      	add	r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	440b      	add	r3, r1
 8008b9a:	3324      	adds	r3, #36	@ 0x24
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d117      	bne.n	8008bd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008ba2:	6839      	ldr	r1, [r7, #0]
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 fbb0 	bl	800930a <USBD_CtlError>
                  break;
 8008baa:	e054      	b.n	8008c56 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	f003 020f 	and.w	r2, r3, #15
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	4413      	add	r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	440b      	add	r3, r1
 8008bbe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008bc2:	881b      	ldrh	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d104      	bne.n	8008bd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fb9d 	bl	800930a <USBD_CtlError>
                  break;
 8008bd0:	e041      	b.n	8008c56 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	da0b      	bge.n	8008bf2 <USBD_StdEPReq+0x2b2>
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008be0:	4613      	mov	r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	3310      	adds	r3, #16
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	4413      	add	r3, r2
 8008bee:	3304      	adds	r3, #4
 8008bf0:	e00b      	b.n	8008c0a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008bf2:	7bbb      	ldrb	r3, [r7, #14]
 8008bf4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c04:	687a      	ldr	r2, [r7, #4]
 8008c06:	4413      	add	r3, r2
 8008c08:	3304      	adds	r3, #4
 8008c0a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d002      	beq.n	8008c18 <USBD_StdEPReq+0x2d8>
 8008c12:	7bbb      	ldrb	r3, [r7, #14]
 8008c14:	2b80      	cmp	r3, #128	@ 0x80
 8008c16:	d103      	bne.n	8008c20 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	601a      	str	r2, [r3, #0]
 8008c1e:	e00e      	b.n	8008c3e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	4619      	mov	r1, r3
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 f867 	bl	8009cf8 <USBD_LL_IsStallEP>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d003      	beq.n	8008c38 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	2201      	movs	r2, #1
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	e002      	b.n	8008c3e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	2202      	movs	r2, #2
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fbd1 	bl	80093ec <USBD_CtlSendData>
              break;
 8008c4a:	e004      	b.n	8008c56 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008c4c:	6839      	ldr	r1, [r7, #0]
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 fb5b 	bl	800930a <USBD_CtlError>
              break;
 8008c54:	bf00      	nop
          }
          break;
 8008c56:	e004      	b.n	8008c62 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008c58:	6839      	ldr	r1, [r7, #0]
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 fb55 	bl	800930a <USBD_CtlError>
          break;
 8008c60:	bf00      	nop
      }
      break;
 8008c62:	e005      	b.n	8008c70 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008c64:	6839      	ldr	r1, [r7, #0]
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fb4f 	bl	800930a <USBD_CtlError>
      break;
 8008c6c:	e000      	b.n	8008c70 <USBD_StdEPReq+0x330>
      break;
 8008c6e:	bf00      	nop
  }

  return ret;
 8008c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
	...

08008c7c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c86:	2300      	movs	r3, #0
 8008c88:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	885b      	ldrh	r3, [r3, #2]
 8008c96:	0a1b      	lsrs	r3, r3, #8
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	2b06      	cmp	r3, #6
 8008c9e:	f200 8128 	bhi.w	8008ef2 <USBD_GetDescriptor+0x276>
 8008ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca8 <USBD_GetDescriptor+0x2c>)
 8008ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca8:	08008cc5 	.word	0x08008cc5
 8008cac:	08008cdd 	.word	0x08008cdd
 8008cb0:	08008d1d 	.word	0x08008d1d
 8008cb4:	08008ef3 	.word	0x08008ef3
 8008cb8:	08008ef3 	.word	0x08008ef3
 8008cbc:	08008e93 	.word	0x08008e93
 8008cc0:	08008ebf 	.word	0x08008ebf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	7c12      	ldrb	r2, [r2, #16]
 8008cd0:	f107 0108 	add.w	r1, r7, #8
 8008cd4:	4610      	mov	r0, r2
 8008cd6:	4798      	blx	r3
 8008cd8:	60f8      	str	r0, [r7, #12]
      break;
 8008cda:	e112      	b.n	8008f02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	7c1b      	ldrb	r3, [r3, #16]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10d      	bne.n	8008d00 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cec:	f107 0208 	add.w	r2, r7, #8
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	4798      	blx	r3
 8008cf4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	2202      	movs	r2, #2
 8008cfc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008cfe:	e100      	b.n	8008f02 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d08:	f107 0208 	add.w	r2, r7, #8
 8008d0c:	4610      	mov	r0, r2
 8008d0e:	4798      	blx	r3
 8008d10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	3301      	adds	r3, #1
 8008d16:	2202      	movs	r2, #2
 8008d18:	701a      	strb	r2, [r3, #0]
      break;
 8008d1a:	e0f2      	b.n	8008f02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	885b      	ldrh	r3, [r3, #2]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	2b05      	cmp	r3, #5
 8008d24:	f200 80ac 	bhi.w	8008e80 <USBD_GetDescriptor+0x204>
 8008d28:	a201      	add	r2, pc, #4	@ (adr r2, 8008d30 <USBD_GetDescriptor+0xb4>)
 8008d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2e:	bf00      	nop
 8008d30:	08008d49 	.word	0x08008d49
 8008d34:	08008d7d 	.word	0x08008d7d
 8008d38:	08008db1 	.word	0x08008db1
 8008d3c:	08008de5 	.word	0x08008de5
 8008d40:	08008e19 	.word	0x08008e19
 8008d44:	08008e4d 	.word	0x08008e4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00b      	beq.n	8008d6c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	7c12      	ldrb	r2, [r2, #16]
 8008d60:	f107 0108 	add.w	r1, r7, #8
 8008d64:	4610      	mov	r0, r2
 8008d66:	4798      	blx	r3
 8008d68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d6a:	e091      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d6c:	6839      	ldr	r1, [r7, #0]
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 facb 	bl	800930a <USBD_CtlError>
            err++;
 8008d74:	7afb      	ldrb	r3, [r7, #11]
 8008d76:	3301      	adds	r3, #1
 8008d78:	72fb      	strb	r3, [r7, #11]
          break;
 8008d7a:	e089      	b.n	8008e90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00b      	beq.n	8008da0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	7c12      	ldrb	r2, [r2, #16]
 8008d94:	f107 0108 	add.w	r1, r7, #8
 8008d98:	4610      	mov	r0, r2
 8008d9a:	4798      	blx	r3
 8008d9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d9e:	e077      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fab1 	bl	800930a <USBD_CtlError>
            err++;
 8008da8:	7afb      	ldrb	r3, [r7, #11]
 8008daa:	3301      	adds	r3, #1
 8008dac:	72fb      	strb	r3, [r7, #11]
          break;
 8008dae:	e06f      	b.n	8008e90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00b      	beq.n	8008dd4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	7c12      	ldrb	r2, [r2, #16]
 8008dc8:	f107 0108 	add.w	r1, r7, #8
 8008dcc:	4610      	mov	r0, r2
 8008dce:	4798      	blx	r3
 8008dd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dd2:	e05d      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008dd4:	6839      	ldr	r1, [r7, #0]
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fa97 	bl	800930a <USBD_CtlError>
            err++;
 8008ddc:	7afb      	ldrb	r3, [r7, #11]
 8008dde:	3301      	adds	r3, #1
 8008de0:	72fb      	strb	r3, [r7, #11]
          break;
 8008de2:	e055      	b.n	8008e90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00b      	beq.n	8008e08 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	7c12      	ldrb	r2, [r2, #16]
 8008dfc:	f107 0108 	add.w	r1, r7, #8
 8008e00:	4610      	mov	r0, r2
 8008e02:	4798      	blx	r3
 8008e04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e06:	e043      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e08:	6839      	ldr	r1, [r7, #0]
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fa7d 	bl	800930a <USBD_CtlError>
            err++;
 8008e10:	7afb      	ldrb	r3, [r7, #11]
 8008e12:	3301      	adds	r3, #1
 8008e14:	72fb      	strb	r3, [r7, #11]
          break;
 8008e16:	e03b      	b.n	8008e90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e1e:	695b      	ldr	r3, [r3, #20]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00b      	beq.n	8008e3c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e2a:	695b      	ldr	r3, [r3, #20]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	7c12      	ldrb	r2, [r2, #16]
 8008e30:	f107 0108 	add.w	r1, r7, #8
 8008e34:	4610      	mov	r0, r2
 8008e36:	4798      	blx	r3
 8008e38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e3a:	e029      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e3c:	6839      	ldr	r1, [r7, #0]
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fa63 	bl	800930a <USBD_CtlError>
            err++;
 8008e44:	7afb      	ldrb	r3, [r7, #11]
 8008e46:	3301      	adds	r3, #1
 8008e48:	72fb      	strb	r3, [r7, #11]
          break;
 8008e4a:	e021      	b.n	8008e90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e52:	699b      	ldr	r3, [r3, #24]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d00b      	beq.n	8008e70 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e5e:	699b      	ldr	r3, [r3, #24]
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	7c12      	ldrb	r2, [r2, #16]
 8008e64:	f107 0108 	add.w	r1, r7, #8
 8008e68:	4610      	mov	r0, r2
 8008e6a:	4798      	blx	r3
 8008e6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e6e:	e00f      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e70:	6839      	ldr	r1, [r7, #0]
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 fa49 	bl	800930a <USBD_CtlError>
            err++;
 8008e78:	7afb      	ldrb	r3, [r7, #11]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	72fb      	strb	r3, [r7, #11]
          break;
 8008e7e:	e007      	b.n	8008e90 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008e80:	6839      	ldr	r1, [r7, #0]
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fa41 	bl	800930a <USBD_CtlError>
          err++;
 8008e88:	7afb      	ldrb	r3, [r7, #11]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008e8e:	bf00      	nop
      }
      break;
 8008e90:	e037      	b.n	8008f02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	7c1b      	ldrb	r3, [r3, #16]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d109      	bne.n	8008eae <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ea2:	f107 0208 	add.w	r2, r7, #8
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	4798      	blx	r3
 8008eaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008eac:	e029      	b.n	8008f02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008eae:	6839      	ldr	r1, [r7, #0]
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 fa2a 	bl	800930a <USBD_CtlError>
        err++;
 8008eb6:	7afb      	ldrb	r3, [r7, #11]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	72fb      	strb	r3, [r7, #11]
      break;
 8008ebc:	e021      	b.n	8008f02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	7c1b      	ldrb	r3, [r3, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d10d      	bne.n	8008ee2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ece:	f107 0208 	add.w	r2, r7, #8
 8008ed2:	4610      	mov	r0, r2
 8008ed4:	4798      	blx	r3
 8008ed6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	3301      	adds	r3, #1
 8008edc:	2207      	movs	r2, #7
 8008ede:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ee0:	e00f      	b.n	8008f02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ee2:	6839      	ldr	r1, [r7, #0]
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fa10 	bl	800930a <USBD_CtlError>
        err++;
 8008eea:	7afb      	ldrb	r3, [r7, #11]
 8008eec:	3301      	adds	r3, #1
 8008eee:	72fb      	strb	r3, [r7, #11]
      break;
 8008ef0:	e007      	b.n	8008f02 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008ef2:	6839      	ldr	r1, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 fa08 	bl	800930a <USBD_CtlError>
      err++;
 8008efa:	7afb      	ldrb	r3, [r7, #11]
 8008efc:	3301      	adds	r3, #1
 8008efe:	72fb      	strb	r3, [r7, #11]
      break;
 8008f00:	bf00      	nop
  }

  if (err != 0U)
 8008f02:	7afb      	ldrb	r3, [r7, #11]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d11e      	bne.n	8008f46 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	88db      	ldrh	r3, [r3, #6]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d016      	beq.n	8008f3e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008f10:	893b      	ldrh	r3, [r7, #8]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d00e      	beq.n	8008f34 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	88da      	ldrh	r2, [r3, #6]
 8008f1a:	893b      	ldrh	r3, [r7, #8]
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	bf28      	it	cs
 8008f20:	4613      	movcs	r3, r2
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008f26:	893b      	ldrh	r3, [r7, #8]
 8008f28:	461a      	mov	r2, r3
 8008f2a:	68f9      	ldr	r1, [r7, #12]
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fa5d 	bl	80093ec <USBD_CtlSendData>
 8008f32:	e009      	b.n	8008f48 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f9e7 	bl	800930a <USBD_CtlError>
 8008f3c:	e004      	b.n	8008f48 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 faae 	bl	80094a0 <USBD_CtlSendStatus>
 8008f44:	e000      	b.n	8008f48 <USBD_GetDescriptor+0x2cc>
    return;
 8008f46:	bf00      	nop
  }
}
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop

08008f50 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	889b      	ldrh	r3, [r3, #4]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d131      	bne.n	8008fc6 <USBD_SetAddress+0x76>
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	88db      	ldrh	r3, [r3, #6]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d12d      	bne.n	8008fc6 <USBD_SetAddress+0x76>
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	885b      	ldrh	r3, [r3, #2]
 8008f6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008f70:	d829      	bhi.n	8008fc6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	885b      	ldrh	r3, [r3, #2]
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	d104      	bne.n	8008f94 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008f8a:	6839      	ldr	r1, [r7, #0]
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 f9bc 	bl	800930a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f92:	e01d      	b.n	8008fd0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	7bfa      	ldrb	r2, [r7, #15]
 8008f98:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008f9c:	7bfb      	ldrb	r3, [r7, #15]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 fed5 	bl	8009d50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 fa7a 	bl	80094a0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d004      	beq.n	8008fbc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2202      	movs	r2, #2
 8008fb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fba:	e009      	b.n	8008fd0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fc4:	e004      	b.n	8008fd0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008fc6:	6839      	ldr	r1, [r7, #0]
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f99e 	bl	800930a <USBD_CtlError>
  }
}
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	3710      	adds	r7, #16
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	885b      	ldrh	r3, [r3, #2]
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	4b4e      	ldr	r3, [pc, #312]	@ (8009128 <USBD_SetConfig+0x150>)
 8008fee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008ff0:	4b4d      	ldr	r3, [pc, #308]	@ (8009128 <USBD_SetConfig+0x150>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d905      	bls.n	8009004 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008ff8:	6839      	ldr	r1, [r7, #0]
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 f985 	bl	800930a <USBD_CtlError>
    return USBD_FAIL;
 8009000:	2303      	movs	r3, #3
 8009002:	e08c      	b.n	800911e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800900a:	b2db      	uxtb	r3, r3
 800900c:	2b02      	cmp	r3, #2
 800900e:	d002      	beq.n	8009016 <USBD_SetConfig+0x3e>
 8009010:	2b03      	cmp	r3, #3
 8009012:	d029      	beq.n	8009068 <USBD_SetConfig+0x90>
 8009014:	e075      	b.n	8009102 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009016:	4b44      	ldr	r3, [pc, #272]	@ (8009128 <USBD_SetConfig+0x150>)
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d020      	beq.n	8009060 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800901e:	4b42      	ldr	r3, [pc, #264]	@ (8009128 <USBD_SetConfig+0x150>)
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	461a      	mov	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009028:	4b3f      	ldr	r3, [pc, #252]	@ (8009128 <USBD_SetConfig+0x150>)
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	4619      	mov	r1, r3
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f7fe ffe3 	bl	8007ffa <USBD_SetClassConfig>
 8009034:	4603      	mov	r3, r0
 8009036:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d008      	beq.n	8009050 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800903e:	6839      	ldr	r1, [r7, #0]
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 f962 	bl	800930a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2202      	movs	r2, #2
 800904a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800904e:	e065      	b.n	800911c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 fa25 	bl	80094a0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2203      	movs	r2, #3
 800905a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800905e:	e05d      	b.n	800911c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 fa1d 	bl	80094a0 <USBD_CtlSendStatus>
      break;
 8009066:	e059      	b.n	800911c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009068:	4b2f      	ldr	r3, [pc, #188]	@ (8009128 <USBD_SetConfig+0x150>)
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d112      	bne.n	8009096 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2202      	movs	r2, #2
 8009074:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009078:	4b2b      	ldr	r3, [pc, #172]	@ (8009128 <USBD_SetConfig+0x150>)
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	461a      	mov	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009082:	4b29      	ldr	r3, [pc, #164]	@ (8009128 <USBD_SetConfig+0x150>)
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f7fe ffd2 	bl	8008032 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa06 	bl	80094a0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009094:	e042      	b.n	800911c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009096:	4b24      	ldr	r3, [pc, #144]	@ (8009128 <USBD_SetConfig+0x150>)
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d02a      	beq.n	80090fa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f7fe ffc0 	bl	8008032 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80090b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009128 <USBD_SetConfig+0x150>)
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009128 <USBD_SetConfig+0x150>)
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	4619      	mov	r1, r3
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f7fe ff99 	bl	8007ffa <USBD_SetClassConfig>
 80090c8:	4603      	mov	r3, r0
 80090ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80090cc:	7bfb      	ldrb	r3, [r7, #15]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00f      	beq.n	80090f2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f918 	bl	800930a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	4619      	mov	r1, r3
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f7fe ffa5 	bl	8008032 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2202      	movs	r2, #2
 80090ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80090f0:	e014      	b.n	800911c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 f9d4 	bl	80094a0 <USBD_CtlSendStatus>
      break;
 80090f8:	e010      	b.n	800911c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 f9d0 	bl	80094a0 <USBD_CtlSendStatus>
      break;
 8009100:	e00c      	b.n	800911c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009102:	6839      	ldr	r1, [r7, #0]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 f900 	bl	800930a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800910a:	4b07      	ldr	r3, [pc, #28]	@ (8009128 <USBD_SetConfig+0x150>)
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	4619      	mov	r1, r3
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7fe ff8e 	bl	8008032 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009116:	2303      	movs	r3, #3
 8009118:	73fb      	strb	r3, [r7, #15]
      break;
 800911a:	bf00      	nop
  }

  return ret;
 800911c:	7bfb      	ldrb	r3, [r7, #15]
}
 800911e:	4618      	mov	r0, r3
 8009120:	3710      	adds	r7, #16
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	2000041c 	.word	0x2000041c

0800912c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	88db      	ldrh	r3, [r3, #6]
 800913a:	2b01      	cmp	r3, #1
 800913c:	d004      	beq.n	8009148 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 f8e2 	bl	800930a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009146:	e023      	b.n	8009190 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b02      	cmp	r3, #2
 8009152:	dc02      	bgt.n	800915a <USBD_GetConfig+0x2e>
 8009154:	2b00      	cmp	r3, #0
 8009156:	dc03      	bgt.n	8009160 <USBD_GetConfig+0x34>
 8009158:	e015      	b.n	8009186 <USBD_GetConfig+0x5a>
 800915a:	2b03      	cmp	r3, #3
 800915c:	d00b      	beq.n	8009176 <USBD_GetConfig+0x4a>
 800915e:	e012      	b.n	8009186 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	3308      	adds	r3, #8
 800916a:	2201      	movs	r2, #1
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f93c 	bl	80093ec <USBD_CtlSendData>
        break;
 8009174:	e00c      	b.n	8009190 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	3304      	adds	r3, #4
 800917a:	2201      	movs	r2, #1
 800917c:	4619      	mov	r1, r3
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f934 	bl	80093ec <USBD_CtlSendData>
        break;
 8009184:	e004      	b.n	8009190 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009186:	6839      	ldr	r1, [r7, #0]
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f8be 	bl	800930a <USBD_CtlError>
        break;
 800918e:	bf00      	nop
}
 8009190:	bf00      	nop
 8009192:	3708      	adds	r7, #8
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	3b01      	subs	r3, #1
 80091ac:	2b02      	cmp	r3, #2
 80091ae:	d81e      	bhi.n	80091ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	88db      	ldrh	r3, [r3, #6]
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d004      	beq.n	80091c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80091b8:	6839      	ldr	r1, [r7, #0]
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f8a5 	bl	800930a <USBD_CtlError>
        break;
 80091c0:	e01a      	b.n	80091f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d005      	beq.n	80091de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	f043 0202 	orr.w	r2, r3, #2
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	330c      	adds	r3, #12
 80091e2:	2202      	movs	r2, #2
 80091e4:	4619      	mov	r1, r3
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f900 	bl	80093ec <USBD_CtlSendData>
      break;
 80091ec:	e004      	b.n	80091f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80091ee:	6839      	ldr	r1, [r7, #0]
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 f88a 	bl	800930a <USBD_CtlError>
      break;
 80091f6:	bf00      	nop
  }
}
 80091f8:	bf00      	nop
 80091fa:	3708      	adds	r7, #8
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}

08009200 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	885b      	ldrh	r3, [r3, #2]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d107      	bne.n	8009222 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2201      	movs	r2, #1
 8009216:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f940 	bl	80094a0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009220:	e013      	b.n	800924a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	885b      	ldrh	r3, [r3, #2]
 8009226:	2b02      	cmp	r3, #2
 8009228:	d10b      	bne.n	8009242 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	889b      	ldrh	r3, [r3, #4]
 800922e:	0a1b      	lsrs	r3, r3, #8
 8009230:	b29b      	uxth	r3, r3
 8009232:	b2da      	uxtb	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f930 	bl	80094a0 <USBD_CtlSendStatus>
}
 8009240:	e003      	b.n	800924a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009242:	6839      	ldr	r1, [r7, #0]
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f000 f860 	bl	800930a <USBD_CtlError>
}
 800924a:	bf00      	nop
 800924c:	3708      	adds	r7, #8
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}

08009252 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b082      	sub	sp, #8
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
 800925a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009262:	b2db      	uxtb	r3, r3
 8009264:	3b01      	subs	r3, #1
 8009266:	2b02      	cmp	r3, #2
 8009268:	d80b      	bhi.n	8009282 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	885b      	ldrh	r3, [r3, #2]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d10c      	bne.n	800928c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f910 	bl	80094a0 <USBD_CtlSendStatus>
      }
      break;
 8009280:	e004      	b.n	800928c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009282:	6839      	ldr	r1, [r7, #0]
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f840 	bl	800930a <USBD_CtlError>
      break;
 800928a:	e000      	b.n	800928e <USBD_ClrFeature+0x3c>
      break;
 800928c:	bf00      	nop
  }
}
 800928e:	bf00      	nop
 8009290:	3708      	adds	r7, #8
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b084      	sub	sp, #16
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
 800929e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	781a      	ldrb	r2, [r3, #0]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	3301      	adds	r3, #1
 80092b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	781a      	ldrb	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	3301      	adds	r3, #1
 80092be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f7ff fa40 	bl	8008746 <SWAPBYTE>
 80092c6:	4603      	mov	r3, r0
 80092c8:	461a      	mov	r2, r3
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3301      	adds	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	3301      	adds	r3, #1
 80092d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	f7ff fa33 	bl	8008746 <SWAPBYTE>
 80092e0:	4603      	mov	r3, r0
 80092e2:	461a      	mov	r2, r3
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	3301      	adds	r3, #1
 80092ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	3301      	adds	r3, #1
 80092f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f7ff fa26 	bl	8008746 <SWAPBYTE>
 80092fa:	4603      	mov	r3, r0
 80092fc:	461a      	mov	r2, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	80da      	strh	r2, [r3, #6]
}
 8009302:	bf00      	nop
 8009304:	3710      	adds	r7, #16
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}

0800930a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800930a:	b580      	push	{r7, lr}
 800930c:	b082      	sub	sp, #8
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
 8009312:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009314:	2180      	movs	r1, #128	@ 0x80
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fcb0 	bl	8009c7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800931c:	2100      	movs	r1, #0
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fcac 	bl	8009c7c <USBD_LL_StallEP>
}
 8009324:	bf00      	nop
 8009326:	3708      	adds	r7, #8
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}

0800932c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	60f8      	str	r0, [r7, #12]
 8009334:	60b9      	str	r1, [r7, #8]
 8009336:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009338:	2300      	movs	r3, #0
 800933a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d036      	beq.n	80093b0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009346:	6938      	ldr	r0, [r7, #16]
 8009348:	f000 f836 	bl	80093b8 <USBD_GetLen>
 800934c:	4603      	mov	r3, r0
 800934e:	3301      	adds	r3, #1
 8009350:	b29b      	uxth	r3, r3
 8009352:	005b      	lsls	r3, r3, #1
 8009354:	b29a      	uxth	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800935a:	7dfb      	ldrb	r3, [r7, #23]
 800935c:	68ba      	ldr	r2, [r7, #8]
 800935e:	4413      	add	r3, r2
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	7812      	ldrb	r2, [r2, #0]
 8009364:	701a      	strb	r2, [r3, #0]
  idx++;
 8009366:	7dfb      	ldrb	r3, [r7, #23]
 8009368:	3301      	adds	r3, #1
 800936a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800936c:	7dfb      	ldrb	r3, [r7, #23]
 800936e:	68ba      	ldr	r2, [r7, #8]
 8009370:	4413      	add	r3, r2
 8009372:	2203      	movs	r2, #3
 8009374:	701a      	strb	r2, [r3, #0]
  idx++;
 8009376:	7dfb      	ldrb	r3, [r7, #23]
 8009378:	3301      	adds	r3, #1
 800937a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800937c:	e013      	b.n	80093a6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800937e:	7dfb      	ldrb	r3, [r7, #23]
 8009380:	68ba      	ldr	r2, [r7, #8]
 8009382:	4413      	add	r3, r2
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	7812      	ldrb	r2, [r2, #0]
 8009388:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	3301      	adds	r3, #1
 800938e:	613b      	str	r3, [r7, #16]
    idx++;
 8009390:	7dfb      	ldrb	r3, [r7, #23]
 8009392:	3301      	adds	r3, #1
 8009394:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009396:	7dfb      	ldrb	r3, [r7, #23]
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	4413      	add	r3, r2
 800939c:	2200      	movs	r2, #0
 800939e:	701a      	strb	r2, [r3, #0]
    idx++;
 80093a0:	7dfb      	ldrb	r3, [r7, #23]
 80093a2:	3301      	adds	r3, #1
 80093a4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d1e7      	bne.n	800937e <USBD_GetString+0x52>
 80093ae:	e000      	b.n	80093b2 <USBD_GetString+0x86>
    return;
 80093b0:	bf00      	nop
  }
}
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b085      	sub	sp, #20
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80093c8:	e005      	b.n	80093d6 <USBD_GetLen+0x1e>
  {
    len++;
 80093ca:	7bfb      	ldrb	r3, [r7, #15]
 80093cc:	3301      	adds	r3, #1
 80093ce:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	3301      	adds	r3, #1
 80093d4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1f5      	bne.n	80093ca <USBD_GetLen+0x12>
  }

  return len;
 80093de:	7bfb      	ldrb	r3, [r7, #15]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3714      	adds	r7, #20
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2202      	movs	r2, #2
 80093fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	2100      	movs	r1, #0
 8009412:	68f8      	ldr	r0, [r7, #12]
 8009414:	f000 fcbb 	bl	8009d8e <USBD_LL_Transmit>

  return USBD_OK;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}

08009422 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b084      	sub	sp, #16
 8009426:	af00      	add	r7, sp, #0
 8009428:	60f8      	str	r0, [r7, #12]
 800942a:	60b9      	str	r1, [r7, #8]
 800942c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	2100      	movs	r1, #0
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f000 fcaa 	bl	8009d8e <USBD_LL_Transmit>

  return USBD_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2203      	movs	r2, #3
 8009454:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	68ba      	ldr	r2, [r7, #8]
 800946c:	2100      	movs	r1, #0
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f000 fcae 	bl	8009dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800947e:	b580      	push	{r7, lr}
 8009480:	b084      	sub	sp, #16
 8009482:	af00      	add	r7, sp, #0
 8009484:	60f8      	str	r0, [r7, #12]
 8009486:	60b9      	str	r1, [r7, #8]
 8009488:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68ba      	ldr	r2, [r7, #8]
 800948e:	2100      	movs	r1, #0
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f000 fc9d 	bl	8009dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2204      	movs	r2, #4
 80094ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80094b0:	2300      	movs	r3, #0
 80094b2:	2200      	movs	r2, #0
 80094b4:	2100      	movs	r1, #0
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 fc69 	bl	8009d8e <USBD_LL_Transmit>

  return USBD_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3708      	adds	r7, #8
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b082      	sub	sp, #8
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2205      	movs	r2, #5
 80094d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094d6:	2300      	movs	r3, #0
 80094d8:	2200      	movs	r2, #0
 80094da:	2100      	movs	r1, #0
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 fc77 	bl	8009dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094e2:	2300      	movs	r3, #0
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80094f0:	2200      	movs	r2, #0
 80094f2:	4912      	ldr	r1, [pc, #72]	@ (800953c <MX_USB_DEVICE_Init+0x50>)
 80094f4:	4812      	ldr	r0, [pc, #72]	@ (8009540 <MX_USB_DEVICE_Init+0x54>)
 80094f6:	f7fe fd03 	bl	8007f00 <USBD_Init>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d001      	beq.n	8009504 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009500:	f7f8 fa1a 	bl	8001938 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009504:	490f      	ldr	r1, [pc, #60]	@ (8009544 <MX_USB_DEVICE_Init+0x58>)
 8009506:	480e      	ldr	r0, [pc, #56]	@ (8009540 <MX_USB_DEVICE_Init+0x54>)
 8009508:	f7fe fd2a 	bl	8007f60 <USBD_RegisterClass>
 800950c:	4603      	mov	r3, r0
 800950e:	2b00      	cmp	r3, #0
 8009510:	d001      	beq.n	8009516 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009512:	f7f8 fa11 	bl	8001938 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009516:	490c      	ldr	r1, [pc, #48]	@ (8009548 <MX_USB_DEVICE_Init+0x5c>)
 8009518:	4809      	ldr	r0, [pc, #36]	@ (8009540 <MX_USB_DEVICE_Init+0x54>)
 800951a:	f7fe fc61 	bl	8007de0 <USBD_CDC_RegisterInterface>
 800951e:	4603      	mov	r3, r0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d001      	beq.n	8009528 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009524:	f7f8 fa08 	bl	8001938 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009528:	4805      	ldr	r0, [pc, #20]	@ (8009540 <MX_USB_DEVICE_Init+0x54>)
 800952a:	f7fe fd4f 	bl	8007fcc <USBD_Start>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d001      	beq.n	8009538 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009534:	f7f8 fa00 	bl	8001938 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009538:	bf00      	nop
 800953a:	bd80      	pop	{r7, pc}
 800953c:	200000cc 	.word	0x200000cc
 8009540:	20000420 	.word	0x20000420
 8009544:	20000038 	.word	0x20000038
 8009548:	200000b8 	.word	0x200000b8

0800954c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009550:	2200      	movs	r2, #0
 8009552:	4905      	ldr	r1, [pc, #20]	@ (8009568 <CDC_Init_FS+0x1c>)
 8009554:	4805      	ldr	r0, [pc, #20]	@ (800956c <CDC_Init_FS+0x20>)
 8009556:	f7fe fc5d 	bl	8007e14 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800955a:	4905      	ldr	r1, [pc, #20]	@ (8009570 <CDC_Init_FS+0x24>)
 800955c:	4803      	ldr	r0, [pc, #12]	@ (800956c <CDC_Init_FS+0x20>)
 800955e:	f7fe fc7b 	bl	8007e58 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009562:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009564:	4618      	mov	r0, r3
 8009566:	bd80      	pop	{r7, pc}
 8009568:	20000afc 	.word	0x20000afc
 800956c:	20000420 	.word	0x20000420
 8009570:	200006fc 	.word	0x200006fc

08009574 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009574:	b480      	push	{r7}
 8009576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009578:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800957a:	4618      	mov	r0, r3
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	4603      	mov	r3, r0
 800958c:	6039      	str	r1, [r7, #0]
 800958e:	71fb      	strb	r3, [r7, #7]
 8009590:	4613      	mov	r3, r2
 8009592:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009594:	79fb      	ldrb	r3, [r7, #7]
 8009596:	2b23      	cmp	r3, #35	@ 0x23
 8009598:	d84a      	bhi.n	8009630 <CDC_Control_FS+0xac>
 800959a:	a201      	add	r2, pc, #4	@ (adr r2, 80095a0 <CDC_Control_FS+0x1c>)
 800959c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a0:	08009631 	.word	0x08009631
 80095a4:	08009631 	.word	0x08009631
 80095a8:	08009631 	.word	0x08009631
 80095ac:	08009631 	.word	0x08009631
 80095b0:	08009631 	.word	0x08009631
 80095b4:	08009631 	.word	0x08009631
 80095b8:	08009631 	.word	0x08009631
 80095bc:	08009631 	.word	0x08009631
 80095c0:	08009631 	.word	0x08009631
 80095c4:	08009631 	.word	0x08009631
 80095c8:	08009631 	.word	0x08009631
 80095cc:	08009631 	.word	0x08009631
 80095d0:	08009631 	.word	0x08009631
 80095d4:	08009631 	.word	0x08009631
 80095d8:	08009631 	.word	0x08009631
 80095dc:	08009631 	.word	0x08009631
 80095e0:	08009631 	.word	0x08009631
 80095e4:	08009631 	.word	0x08009631
 80095e8:	08009631 	.word	0x08009631
 80095ec:	08009631 	.word	0x08009631
 80095f0:	08009631 	.word	0x08009631
 80095f4:	08009631 	.word	0x08009631
 80095f8:	08009631 	.word	0x08009631
 80095fc:	08009631 	.word	0x08009631
 8009600:	08009631 	.word	0x08009631
 8009604:	08009631 	.word	0x08009631
 8009608:	08009631 	.word	0x08009631
 800960c:	08009631 	.word	0x08009631
 8009610:	08009631 	.word	0x08009631
 8009614:	08009631 	.word	0x08009631
 8009618:	08009631 	.word	0x08009631
 800961c:	08009631 	.word	0x08009631
 8009620:	08009631 	.word	0x08009631
 8009624:	08009631 	.word	0x08009631
 8009628:	08009631 	.word	0x08009631
 800962c:	08009631 	.word	0x08009631
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009630:	bf00      	nop
  }

  return (USBD_OK);
 8009632:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009634:	4618      	mov	r0, r3
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800964a:	6879      	ldr	r1, [r7, #4]
 800964c:	4805      	ldr	r0, [pc, #20]	@ (8009664 <CDC_Receive_FS+0x24>)
 800964e:	f7fe fc03 	bl	8007e58 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009652:	4804      	ldr	r0, [pc, #16]	@ (8009664 <CDC_Receive_FS+0x24>)
 8009654:	f7fe fc1e 	bl	8007e94 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009658:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800965a:	4618      	mov	r0, r3
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	20000420 	.word	0x20000420

08009668 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009668:	b480      	push	{r7}
 800966a:	b087      	sub	sp, #28
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	4613      	mov	r3, r2
 8009674:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009676:	2300      	movs	r3, #0
 8009678:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800967a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800967e:	4618      	mov	r0, r3
 8009680:	371c      	adds	r7, #28
 8009682:	46bd      	mov	sp, r7
 8009684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009688:	4770      	bx	lr
	...

0800968c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	4603      	mov	r3, r0
 8009694:	6039      	str	r1, [r7, #0]
 8009696:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	2212      	movs	r2, #18
 800969c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800969e:	4b03      	ldr	r3, [pc, #12]	@ (80096ac <USBD_FS_DeviceDescriptor+0x20>)
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr
 80096ac:	200000e8 	.word	0x200000e8

080096b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	4603      	mov	r3, r0
 80096b8:	6039      	str	r1, [r7, #0]
 80096ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	2204      	movs	r2, #4
 80096c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80096c2:	4b03      	ldr	r3, [pc, #12]	@ (80096d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	200000fc 	.word	0x200000fc

080096d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	6039      	str	r1, [r7, #0]
 80096de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d105      	bne.n	80096f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096e6:	683a      	ldr	r2, [r7, #0]
 80096e8:	4907      	ldr	r1, [pc, #28]	@ (8009708 <USBD_FS_ProductStrDescriptor+0x34>)
 80096ea:	4808      	ldr	r0, [pc, #32]	@ (800970c <USBD_FS_ProductStrDescriptor+0x38>)
 80096ec:	f7ff fe1e 	bl	800932c <USBD_GetString>
 80096f0:	e004      	b.n	80096fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	4904      	ldr	r1, [pc, #16]	@ (8009708 <USBD_FS_ProductStrDescriptor+0x34>)
 80096f6:	4805      	ldr	r0, [pc, #20]	@ (800970c <USBD_FS_ProductStrDescriptor+0x38>)
 80096f8:	f7ff fe18 	bl	800932c <USBD_GetString>
  }
  return USBD_StrDesc;
 80096fc:	4b02      	ldr	r3, [pc, #8]	@ (8009708 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	20000efc 	.word	0x20000efc
 800970c:	0800e750 	.word	0x0800e750

08009710 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	4603      	mov	r3, r0
 8009718:	6039      	str	r1, [r7, #0]
 800971a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800971c:	683a      	ldr	r2, [r7, #0]
 800971e:	4904      	ldr	r1, [pc, #16]	@ (8009730 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009720:	4804      	ldr	r0, [pc, #16]	@ (8009734 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009722:	f7ff fe03 	bl	800932c <USBD_GetString>
  return USBD_StrDesc;
 8009726:	4b02      	ldr	r3, [pc, #8]	@ (8009730 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009728:	4618      	mov	r0, r3
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	20000efc 	.word	0x20000efc
 8009734:	0800e768 	.word	0x0800e768

08009738 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	4603      	mov	r3, r0
 8009740:	6039      	str	r1, [r7, #0]
 8009742:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	221a      	movs	r2, #26
 8009748:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800974a:	f000 f843 	bl	80097d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800974e:	4b02      	ldr	r3, [pc, #8]	@ (8009758 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009750:	4618      	mov	r0, r3
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	20000100 	.word	0x20000100

0800975c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b082      	sub	sp, #8
 8009760:	af00      	add	r7, sp, #0
 8009762:	4603      	mov	r3, r0
 8009764:	6039      	str	r1, [r7, #0]
 8009766:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009768:	79fb      	ldrb	r3, [r7, #7]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d105      	bne.n	800977a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	4907      	ldr	r1, [pc, #28]	@ (8009790 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009772:	4808      	ldr	r0, [pc, #32]	@ (8009794 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009774:	f7ff fdda 	bl	800932c <USBD_GetString>
 8009778:	e004      	b.n	8009784 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	4904      	ldr	r1, [pc, #16]	@ (8009790 <USBD_FS_ConfigStrDescriptor+0x34>)
 800977e:	4805      	ldr	r0, [pc, #20]	@ (8009794 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009780:	f7ff fdd4 	bl	800932c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009784:	4b02      	ldr	r3, [pc, #8]	@ (8009790 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009786:	4618      	mov	r0, r3
 8009788:	3708      	adds	r7, #8
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	20000efc 	.word	0x20000efc
 8009794:	0800e77c 	.word	0x0800e77c

08009798 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	4603      	mov	r3, r0
 80097a0:	6039      	str	r1, [r7, #0]
 80097a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097a4:	79fb      	ldrb	r3, [r7, #7]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d105      	bne.n	80097b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	4907      	ldr	r1, [pc, #28]	@ (80097cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80097ae:	4808      	ldr	r0, [pc, #32]	@ (80097d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80097b0:	f7ff fdbc 	bl	800932c <USBD_GetString>
 80097b4:	e004      	b.n	80097c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	4904      	ldr	r1, [pc, #16]	@ (80097cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80097ba:	4805      	ldr	r0, [pc, #20]	@ (80097d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80097bc:	f7ff fdb6 	bl	800932c <USBD_GetString>
  }
  return USBD_StrDesc;
 80097c0:	4b02      	ldr	r3, [pc, #8]	@ (80097cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3708      	adds	r7, #8
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	20000efc 	.word	0x20000efc
 80097d0:	0800e788 	.word	0x0800e788

080097d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b084      	sub	sp, #16
 80097d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80097da:	4b0f      	ldr	r3, [pc, #60]	@ (8009818 <Get_SerialNum+0x44>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80097e0:	4b0e      	ldr	r3, [pc, #56]	@ (800981c <Get_SerialNum+0x48>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80097e6:	4b0e      	ldr	r3, [pc, #56]	@ (8009820 <Get_SerialNum+0x4c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	4413      	add	r3, r2
 80097f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d009      	beq.n	800980e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80097fa:	2208      	movs	r2, #8
 80097fc:	4909      	ldr	r1, [pc, #36]	@ (8009824 <Get_SerialNum+0x50>)
 80097fe:	68f8      	ldr	r0, [r7, #12]
 8009800:	f000 f814 	bl	800982c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009804:	2204      	movs	r2, #4
 8009806:	4908      	ldr	r1, [pc, #32]	@ (8009828 <Get_SerialNum+0x54>)
 8009808:	68b8      	ldr	r0, [r7, #8]
 800980a:	f000 f80f 	bl	800982c <IntToUnicode>
  }
}
 800980e:	bf00      	nop
 8009810:	3710      	adds	r7, #16
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	1fff7a10 	.word	0x1fff7a10
 800981c:	1fff7a14 	.word	0x1fff7a14
 8009820:	1fff7a18 	.word	0x1fff7a18
 8009824:	20000102 	.word	0x20000102
 8009828:	20000112 	.word	0x20000112

0800982c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800982c:	b480      	push	{r7}
 800982e:	b087      	sub	sp, #28
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	60b9      	str	r1, [r7, #8]
 8009836:	4613      	mov	r3, r2
 8009838:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800983e:	2300      	movs	r3, #0
 8009840:	75fb      	strb	r3, [r7, #23]
 8009842:	e027      	b.n	8009894 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	0f1b      	lsrs	r3, r3, #28
 8009848:	2b09      	cmp	r3, #9
 800984a:	d80b      	bhi.n	8009864 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	0f1b      	lsrs	r3, r3, #28
 8009850:	b2da      	uxtb	r2, r3
 8009852:	7dfb      	ldrb	r3, [r7, #23]
 8009854:	005b      	lsls	r3, r3, #1
 8009856:	4619      	mov	r1, r3
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	440b      	add	r3, r1
 800985c:	3230      	adds	r2, #48	@ 0x30
 800985e:	b2d2      	uxtb	r2, r2
 8009860:	701a      	strb	r2, [r3, #0]
 8009862:	e00a      	b.n	800987a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	0f1b      	lsrs	r3, r3, #28
 8009868:	b2da      	uxtb	r2, r3
 800986a:	7dfb      	ldrb	r3, [r7, #23]
 800986c:	005b      	lsls	r3, r3, #1
 800986e:	4619      	mov	r1, r3
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	440b      	add	r3, r1
 8009874:	3237      	adds	r2, #55	@ 0x37
 8009876:	b2d2      	uxtb	r2, r2
 8009878:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	011b      	lsls	r3, r3, #4
 800987e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009880:	7dfb      	ldrb	r3, [r7, #23]
 8009882:	005b      	lsls	r3, r3, #1
 8009884:	3301      	adds	r3, #1
 8009886:	68ba      	ldr	r2, [r7, #8]
 8009888:	4413      	add	r3, r2
 800988a:	2200      	movs	r2, #0
 800988c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800988e:	7dfb      	ldrb	r3, [r7, #23]
 8009890:	3301      	adds	r3, #1
 8009892:	75fb      	strb	r3, [r7, #23]
 8009894:	7dfa      	ldrb	r2, [r7, #23]
 8009896:	79fb      	ldrb	r3, [r7, #7]
 8009898:	429a      	cmp	r2, r3
 800989a:	d3d3      	bcc.n	8009844 <IntToUnicode+0x18>
  }
}
 800989c:	bf00      	nop
 800989e:	bf00      	nop
 80098a0:	371c      	adds	r7, #28
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr
	...

080098ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08a      	sub	sp, #40	@ 0x28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80098b4:	f107 0314 	add.w	r3, r7, #20
 80098b8:	2200      	movs	r2, #0
 80098ba:	601a      	str	r2, [r3, #0]
 80098bc:	605a      	str	r2, [r3, #4]
 80098be:	609a      	str	r2, [r3, #8]
 80098c0:	60da      	str	r2, [r3, #12]
 80098c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098cc:	d13a      	bne.n	8009944 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098ce:	2300      	movs	r3, #0
 80098d0:	613b      	str	r3, [r7, #16]
 80098d2:	4b1e      	ldr	r3, [pc, #120]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 80098d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098d6:	4a1d      	ldr	r2, [pc, #116]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 80098d8:	f043 0301 	orr.w	r3, r3, #1
 80098dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80098de:	4b1b      	ldr	r3, [pc, #108]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 80098e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	613b      	str	r3, [r7, #16]
 80098e8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80098ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80098ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098f0:	2302      	movs	r3, #2
 80098f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098f4:	2300      	movs	r3, #0
 80098f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80098f8:	2303      	movs	r3, #3
 80098fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80098fc:	230a      	movs	r3, #10
 80098fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009900:	f107 0314 	add.w	r3, r7, #20
 8009904:	4619      	mov	r1, r3
 8009906:	4812      	ldr	r0, [pc, #72]	@ (8009950 <HAL_PCD_MspInit+0xa4>)
 8009908:	f7f8 fcac 	bl	8002264 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800990c:	4b0f      	ldr	r3, [pc, #60]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 800990e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009910:	4a0e      	ldr	r2, [pc, #56]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 8009912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009916:	6353      	str	r3, [r2, #52]	@ 0x34
 8009918:	2300      	movs	r3, #0
 800991a:	60fb      	str	r3, [r7, #12]
 800991c:	4b0b      	ldr	r3, [pc, #44]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 800991e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009920:	4a0a      	ldr	r2, [pc, #40]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 8009922:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009926:	6453      	str	r3, [r2, #68]	@ 0x44
 8009928:	4b08      	ldr	r3, [pc, #32]	@ (800994c <HAL_PCD_MspInit+0xa0>)
 800992a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800992c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009934:	2200      	movs	r2, #0
 8009936:	2100      	movs	r1, #0
 8009938:	2043      	movs	r0, #67	@ 0x43
 800993a:	f7f8 fbca 	bl	80020d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800993e:	2043      	movs	r0, #67	@ 0x43
 8009940:	f7f8 fbe3 	bl	800210a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009944:	bf00      	nop
 8009946:	3728      	adds	r7, #40	@ 0x28
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}
 800994c:	40023800 	.word	0x40023800
 8009950:	40020000 	.word	0x40020000

08009954 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009968:	4619      	mov	r1, r3
 800996a:	4610      	mov	r0, r2
 800996c:	f7fe fb7b 	bl	8008066 <USBD_LL_SetupStage>
}
 8009970:	bf00      	nop
 8009972:	3708      	adds	r7, #8
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	460b      	mov	r3, r1
 8009982:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800998a:	78fa      	ldrb	r2, [r7, #3]
 800998c:	6879      	ldr	r1, [r7, #4]
 800998e:	4613      	mov	r3, r2
 8009990:	00db      	lsls	r3, r3, #3
 8009992:	4413      	add	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	440b      	add	r3, r1
 8009998:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	78fb      	ldrb	r3, [r7, #3]
 80099a0:	4619      	mov	r1, r3
 80099a2:	f7fe fbb5 	bl	8008110 <USBD_LL_DataOutStage>
}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b082      	sub	sp, #8
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
 80099b6:	460b      	mov	r3, r1
 80099b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80099c0:	78fa      	ldrb	r2, [r7, #3]
 80099c2:	6879      	ldr	r1, [r7, #4]
 80099c4:	4613      	mov	r3, r2
 80099c6:	00db      	lsls	r3, r3, #3
 80099c8:	4413      	add	r3, r2
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	440b      	add	r3, r1
 80099ce:	3320      	adds	r3, #32
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	78fb      	ldrb	r3, [r7, #3]
 80099d4:	4619      	mov	r1, r3
 80099d6:	f7fe fc4e 	bl	8008276 <USBD_LL_DataInStage>
}
 80099da:	bf00      	nop
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b082      	sub	sp, #8
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fe fd88 	bl	8008506 <USBD_LL_SOF>
}
 80099f6:	bf00      	nop
 80099f8:	3708      	adds	r7, #8
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b084      	sub	sp, #16
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009a06:	2301      	movs	r3, #1
 8009a08:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	79db      	ldrb	r3, [r3, #7]
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d001      	beq.n	8009a16 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009a12:	f7f7 ff91 	bl	8001938 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009a1c:	7bfa      	ldrb	r2, [r7, #15]
 8009a1e:	4611      	mov	r1, r2
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fe fd2c 	bl	800847e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fe fcd4 	bl	80083da <USBD_LL_Reset>
}
 8009a32:	bf00      	nop
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
	...

08009a3c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f7fe fd27 	bl	800849e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	6812      	ldr	r2, [r2, #0]
 8009a5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009a62:	f043 0301 	orr.w	r3, r3, #1
 8009a66:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	7adb      	ldrb	r3, [r3, #11]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d005      	beq.n	8009a7c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009a70:	4b04      	ldr	r3, [pc, #16]	@ (8009a84 <HAL_PCD_SuspendCallback+0x48>)
 8009a72:	691b      	ldr	r3, [r3, #16]
 8009a74:	4a03      	ldr	r2, [pc, #12]	@ (8009a84 <HAL_PCD_SuspendCallback+0x48>)
 8009a76:	f043 0306 	orr.w	r3, r3, #6
 8009a7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009a7c:	bf00      	nop
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	e000ed00 	.word	0xe000ed00

08009a88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009a96:	4618      	mov	r0, r3
 8009a98:	f7fe fd1d 	bl	80084d6 <USBD_LL_Resume>
}
 8009a9c:	bf00      	nop
 8009a9e:	3708      	adds	r7, #8
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b082      	sub	sp, #8
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	460b      	mov	r3, r1
 8009aae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ab6:	78fa      	ldrb	r2, [r7, #3]
 8009ab8:	4611      	mov	r1, r2
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7fe fd75 	bl	80085aa <USBD_LL_IsoOUTIncomplete>
}
 8009ac0:	bf00      	nop
 8009ac2:	3708      	adds	r7, #8
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}

08009ac8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b082      	sub	sp, #8
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ada:	78fa      	ldrb	r2, [r7, #3]
 8009adc:	4611      	mov	r1, r2
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7fe fd31 	bl	8008546 <USBD_LL_IsoINIncomplete>
}
 8009ae4:	bf00      	nop
 8009ae6:	3708      	adds	r7, #8
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b082      	sub	sp, #8
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7fe fd87 	bl	800860e <USBD_LL_DevConnected>
}
 8009b00:	bf00      	nop
 8009b02:	3708      	adds	r7, #8
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fe fd84 	bl	8008624 <USBD_LL_DevDisconnected>
}
 8009b1c:	bf00      	nop
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b082      	sub	sp, #8
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d13c      	bne.n	8009bae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009b34:	4a20      	ldr	r2, [pc, #128]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b40:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009b44:	4b1c      	ldr	r3, [pc, #112]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b46:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009b4a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b4e:	2204      	movs	r2, #4
 8009b50:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009b52:	4b19      	ldr	r3, [pc, #100]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b54:	2202      	movs	r2, #2
 8009b56:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009b58:	4b17      	ldr	r3, [pc, #92]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009b5e:	4b16      	ldr	r3, [pc, #88]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b60:	2202      	movs	r2, #2
 8009b62:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009b64:	4b14      	ldr	r3, [pc, #80]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009b6a:	4b13      	ldr	r3, [pc, #76]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009b70:	4b11      	ldr	r3, [pc, #68]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009b76:	4b10      	ldr	r3, [pc, #64]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b78:	2200      	movs	r2, #0
 8009b7a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b7e:	2200      	movs	r2, #0
 8009b80:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009b82:	480d      	ldr	r0, [pc, #52]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b84:	f7f8 fd0b 	bl	800259e <HAL_PCD_Init>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d001      	beq.n	8009b92 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009b8e:	f7f7 fed3 	bl	8001938 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009b92:	2180      	movs	r1, #128	@ 0x80
 8009b94:	4808      	ldr	r0, [pc, #32]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009b96:	f7f9 ff36 	bl	8003a06 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009b9a:	2240      	movs	r2, #64	@ 0x40
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	4806      	ldr	r0, [pc, #24]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009ba0:	f7f9 feea 	bl	8003978 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009ba4:	2280      	movs	r2, #128	@ 0x80
 8009ba6:	2101      	movs	r1, #1
 8009ba8:	4803      	ldr	r0, [pc, #12]	@ (8009bb8 <USBD_LL_Init+0x94>)
 8009baa:	f7f9 fee5 	bl	8003978 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009bae:	2300      	movs	r3, #0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3708      	adds	r7, #8
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	200010fc 	.word	0x200010fc

08009bbc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7f8 fdf2 	bl	80027bc <HAL_PCD_Start>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bdc:	7bfb      	ldrb	r3, [r7, #15]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f000 f942 	bl	8009e68 <USBD_Get_USB_Status>
 8009be4:	4603      	mov	r3, r0
 8009be6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}

08009bf2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009bf2:	b580      	push	{r7, lr}
 8009bf4:	b084      	sub	sp, #16
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
 8009bfa:	4608      	mov	r0, r1
 8009bfc:	4611      	mov	r1, r2
 8009bfe:	461a      	mov	r2, r3
 8009c00:	4603      	mov	r3, r0
 8009c02:	70fb      	strb	r3, [r7, #3]
 8009c04:	460b      	mov	r3, r1
 8009c06:	70bb      	strb	r3, [r7, #2]
 8009c08:	4613      	mov	r3, r2
 8009c0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c10:	2300      	movs	r3, #0
 8009c12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009c1a:	78bb      	ldrb	r3, [r7, #2]
 8009c1c:	883a      	ldrh	r2, [r7, #0]
 8009c1e:	78f9      	ldrb	r1, [r7, #3]
 8009c20:	f7f9 fac6 	bl	80031b0 <HAL_PCD_EP_Open>
 8009c24:	4603      	mov	r3, r0
 8009c26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c28:	7bfb      	ldrb	r3, [r7, #15]
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f000 f91c 	bl	8009e68 <USBD_Get_USB_Status>
 8009c30:	4603      	mov	r3, r0
 8009c32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c34:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c3e:	b580      	push	{r7, lr}
 8009c40:	b084      	sub	sp, #16
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	460b      	mov	r3, r1
 8009c48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c58:	78fa      	ldrb	r2, [r7, #3]
 8009c5a:	4611      	mov	r1, r2
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7f9 fb0f 	bl	8003280 <HAL_PCD_EP_Close>
 8009c62:	4603      	mov	r3, r0
 8009c64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c66:	7bfb      	ldrb	r3, [r7, #15]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f8fd 	bl	8009e68 <USBD_Get_USB_Status>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c72:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3710      	adds	r7, #16
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	460b      	mov	r3, r1
 8009c86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c96:	78fa      	ldrb	r2, [r7, #3]
 8009c98:	4611      	mov	r1, r2
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7f9 fbc7 	bl	800342e <HAL_PCD_EP_SetStall>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ca4:	7bfb      	ldrb	r3, [r7, #15]
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f000 f8de 	bl	8009e68 <USBD_Get_USB_Status>
 8009cac:	4603      	mov	r3, r0
 8009cae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}

08009cba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cba:	b580      	push	{r7, lr}
 8009cbc:	b084      	sub	sp, #16
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cd4:	78fa      	ldrb	r2, [r7, #3]
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7f9 fc0b 	bl	80034f4 <HAL_PCD_EP_ClrStall>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ce2:	7bfb      	ldrb	r3, [r7, #15]
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 f8bf 	bl	8009e68 <USBD_Get_USB_Status>
 8009cea:	4603      	mov	r3, r0
 8009cec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cee:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3710      	adds	r7, #16
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	460b      	mov	r3, r1
 8009d02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009d0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	da0b      	bge.n	8009d2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009d14:	78fb      	ldrb	r3, [r7, #3]
 8009d16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d1a:	68f9      	ldr	r1, [r7, #12]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	4413      	add	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	440b      	add	r3, r1
 8009d26:	3316      	adds	r3, #22
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	e00b      	b.n	8009d44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009d2c:	78fb      	ldrb	r3, [r7, #3]
 8009d2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d32:	68f9      	ldr	r1, [r7, #12]
 8009d34:	4613      	mov	r3, r2
 8009d36:	00db      	lsls	r3, r3, #3
 8009d38:	4413      	add	r3, r2
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	440b      	add	r3, r1
 8009d3e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009d42:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3714      	adds	r7, #20
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	460b      	mov	r3, r1
 8009d5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d60:	2300      	movs	r3, #0
 8009d62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d6a:	78fa      	ldrb	r2, [r7, #3]
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7f9 f9fa 	bl	8003168 <HAL_PCD_SetAddress>
 8009d74:	4603      	mov	r3, r0
 8009d76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d78:	7bfb      	ldrb	r3, [r7, #15]
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f000 f874 	bl	8009e68 <USBD_Get_USB_Status>
 8009d80:	4603      	mov	r3, r0
 8009d82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d84:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3710      	adds	r7, #16
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009d8e:	b580      	push	{r7, lr}
 8009d90:	b086      	sub	sp, #24
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	60f8      	str	r0, [r7, #12]
 8009d96:	607a      	str	r2, [r7, #4]
 8009d98:	603b      	str	r3, [r7, #0]
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009dac:	7af9      	ldrb	r1, [r7, #11]
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	f7f9 fb02 	bl	80033ba <HAL_PCD_EP_Transmit>
 8009db6:	4603      	mov	r3, r0
 8009db8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dba:	7dfb      	ldrb	r3, [r7, #23]
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f000 f853 	bl	8009e68 <USBD_Get_USB_Status>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009dc6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3718      	adds	r7, #24
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b086      	sub	sp, #24
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	607a      	str	r2, [r7, #4]
 8009dda:	603b      	str	r3, [r7, #0]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009dee:	7af9      	ldrb	r1, [r7, #11]
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	f7f9 fa8e 	bl	8003314 <HAL_PCD_EP_Receive>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dfc:	7dfb      	ldrb	r3, [r7, #23]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 f832 	bl	8009e68 <USBD_Get_USB_Status>
 8009e04:	4603      	mov	r3, r0
 8009e06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009e08:	7dbb      	ldrb	r3, [r7, #22]
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3718      	adds	r7, #24
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b082      	sub	sp, #8
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e24:	78fa      	ldrb	r2, [r7, #3]
 8009e26:	4611      	mov	r1, r2
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7f9 faae 	bl	800338a <HAL_PCD_EP_GetRxCount>
 8009e2e:	4603      	mov	r3, r0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3708      	adds	r7, #8
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009e40:	4b03      	ldr	r3, [pc, #12]	@ (8009e50 <USBD_static_malloc+0x18>)
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	200015e0 	.word	0x200015e0

08009e54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]

}
 8009e5c:	bf00      	nop
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	4603      	mov	r3, r0
 8009e70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009e76:	79fb      	ldrb	r3, [r7, #7]
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d817      	bhi.n	8009eac <USBD_Get_USB_Status+0x44>
 8009e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e84 <USBD_Get_USB_Status+0x1c>)
 8009e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e82:	bf00      	nop
 8009e84:	08009e95 	.word	0x08009e95
 8009e88:	08009e9b 	.word	0x08009e9b
 8009e8c:	08009ea1 	.word	0x08009ea1
 8009e90:	08009ea7 	.word	0x08009ea7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009e94:	2300      	movs	r3, #0
 8009e96:	73fb      	strb	r3, [r7, #15]
    break;
 8009e98:	e00b      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e9e:	e008      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ea4:	e005      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8009eaa:	e002      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009eac:	2303      	movs	r3, #3
 8009eae:	73fb      	strb	r3, [r7, #15]
    break;
 8009eb0:	bf00      	nop
  }
  return usb_status;
 8009eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3714      	adds	r7, #20
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr

08009ec0 <__cvt>:
 8009ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec4:	ec57 6b10 	vmov	r6, r7, d0
 8009ec8:	2f00      	cmp	r7, #0
 8009eca:	460c      	mov	r4, r1
 8009ecc:	4619      	mov	r1, r3
 8009ece:	463b      	mov	r3, r7
 8009ed0:	bfbb      	ittet	lt
 8009ed2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009ed6:	461f      	movlt	r7, r3
 8009ed8:	2300      	movge	r3, #0
 8009eda:	232d      	movlt	r3, #45	@ 0x2d
 8009edc:	700b      	strb	r3, [r1, #0]
 8009ede:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ee0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009ee4:	4691      	mov	r9, r2
 8009ee6:	f023 0820 	bic.w	r8, r3, #32
 8009eea:	bfbc      	itt	lt
 8009eec:	4632      	movlt	r2, r6
 8009eee:	4616      	movlt	r6, r2
 8009ef0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ef4:	d005      	beq.n	8009f02 <__cvt+0x42>
 8009ef6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009efa:	d100      	bne.n	8009efe <__cvt+0x3e>
 8009efc:	3401      	adds	r4, #1
 8009efe:	2102      	movs	r1, #2
 8009f00:	e000      	b.n	8009f04 <__cvt+0x44>
 8009f02:	2103      	movs	r1, #3
 8009f04:	ab03      	add	r3, sp, #12
 8009f06:	9301      	str	r3, [sp, #4]
 8009f08:	ab02      	add	r3, sp, #8
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	ec47 6b10 	vmov	d0, r6, r7
 8009f10:	4653      	mov	r3, sl
 8009f12:	4622      	mov	r2, r4
 8009f14:	f001 f888 	bl	800b028 <_dtoa_r>
 8009f18:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009f1c:	4605      	mov	r5, r0
 8009f1e:	d119      	bne.n	8009f54 <__cvt+0x94>
 8009f20:	f019 0f01 	tst.w	r9, #1
 8009f24:	d00e      	beq.n	8009f44 <__cvt+0x84>
 8009f26:	eb00 0904 	add.w	r9, r0, r4
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	4630      	mov	r0, r6
 8009f30:	4639      	mov	r1, r7
 8009f32:	f7f6 fdd1 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f36:	b108      	cbz	r0, 8009f3c <__cvt+0x7c>
 8009f38:	f8cd 900c 	str.w	r9, [sp, #12]
 8009f3c:	2230      	movs	r2, #48	@ 0x30
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	454b      	cmp	r3, r9
 8009f42:	d31e      	bcc.n	8009f82 <__cvt+0xc2>
 8009f44:	9b03      	ldr	r3, [sp, #12]
 8009f46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f48:	1b5b      	subs	r3, r3, r5
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	6013      	str	r3, [r2, #0]
 8009f4e:	b004      	add	sp, #16
 8009f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009f58:	eb00 0904 	add.w	r9, r0, r4
 8009f5c:	d1e5      	bne.n	8009f2a <__cvt+0x6a>
 8009f5e:	7803      	ldrb	r3, [r0, #0]
 8009f60:	2b30      	cmp	r3, #48	@ 0x30
 8009f62:	d10a      	bne.n	8009f7a <__cvt+0xba>
 8009f64:	2200      	movs	r2, #0
 8009f66:	2300      	movs	r3, #0
 8009f68:	4630      	mov	r0, r6
 8009f6a:	4639      	mov	r1, r7
 8009f6c:	f7f6 fdb4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f70:	b918      	cbnz	r0, 8009f7a <__cvt+0xba>
 8009f72:	f1c4 0401 	rsb	r4, r4, #1
 8009f76:	f8ca 4000 	str.w	r4, [sl]
 8009f7a:	f8da 3000 	ldr.w	r3, [sl]
 8009f7e:	4499      	add	r9, r3
 8009f80:	e7d3      	b.n	8009f2a <__cvt+0x6a>
 8009f82:	1c59      	adds	r1, r3, #1
 8009f84:	9103      	str	r1, [sp, #12]
 8009f86:	701a      	strb	r2, [r3, #0]
 8009f88:	e7d9      	b.n	8009f3e <__cvt+0x7e>

08009f8a <__exponent>:
 8009f8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f8c:	2900      	cmp	r1, #0
 8009f8e:	bfba      	itte	lt
 8009f90:	4249      	neglt	r1, r1
 8009f92:	232d      	movlt	r3, #45	@ 0x2d
 8009f94:	232b      	movge	r3, #43	@ 0x2b
 8009f96:	2909      	cmp	r1, #9
 8009f98:	7002      	strb	r2, [r0, #0]
 8009f9a:	7043      	strb	r3, [r0, #1]
 8009f9c:	dd29      	ble.n	8009ff2 <__exponent+0x68>
 8009f9e:	f10d 0307 	add.w	r3, sp, #7
 8009fa2:	461d      	mov	r5, r3
 8009fa4:	270a      	movs	r7, #10
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	fbb1 f6f7 	udiv	r6, r1, r7
 8009fac:	fb07 1416 	mls	r4, r7, r6, r1
 8009fb0:	3430      	adds	r4, #48	@ 0x30
 8009fb2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009fb6:	460c      	mov	r4, r1
 8009fb8:	2c63      	cmp	r4, #99	@ 0x63
 8009fba:	f103 33ff 	add.w	r3, r3, #4294967295
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	dcf1      	bgt.n	8009fa6 <__exponent+0x1c>
 8009fc2:	3130      	adds	r1, #48	@ 0x30
 8009fc4:	1e94      	subs	r4, r2, #2
 8009fc6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009fca:	1c41      	adds	r1, r0, #1
 8009fcc:	4623      	mov	r3, r4
 8009fce:	42ab      	cmp	r3, r5
 8009fd0:	d30a      	bcc.n	8009fe8 <__exponent+0x5e>
 8009fd2:	f10d 0309 	add.w	r3, sp, #9
 8009fd6:	1a9b      	subs	r3, r3, r2
 8009fd8:	42ac      	cmp	r4, r5
 8009fda:	bf88      	it	hi
 8009fdc:	2300      	movhi	r3, #0
 8009fde:	3302      	adds	r3, #2
 8009fe0:	4403      	add	r3, r0
 8009fe2:	1a18      	subs	r0, r3, r0
 8009fe4:	b003      	add	sp, #12
 8009fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fe8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009fec:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009ff0:	e7ed      	b.n	8009fce <__exponent+0x44>
 8009ff2:	2330      	movs	r3, #48	@ 0x30
 8009ff4:	3130      	adds	r1, #48	@ 0x30
 8009ff6:	7083      	strb	r3, [r0, #2]
 8009ff8:	70c1      	strb	r1, [r0, #3]
 8009ffa:	1d03      	adds	r3, r0, #4
 8009ffc:	e7f1      	b.n	8009fe2 <__exponent+0x58>
	...

0800a000 <_printf_float>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	b08d      	sub	sp, #52	@ 0x34
 800a006:	460c      	mov	r4, r1
 800a008:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a00c:	4616      	mov	r6, r2
 800a00e:	461f      	mov	r7, r3
 800a010:	4605      	mov	r5, r0
 800a012:	f000 ff01 	bl	800ae18 <_localeconv_r>
 800a016:	6803      	ldr	r3, [r0, #0]
 800a018:	9304      	str	r3, [sp, #16]
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7f6 f930 	bl	8000280 <strlen>
 800a020:	2300      	movs	r3, #0
 800a022:	930a      	str	r3, [sp, #40]	@ 0x28
 800a024:	f8d8 3000 	ldr.w	r3, [r8]
 800a028:	9005      	str	r0, [sp, #20]
 800a02a:	3307      	adds	r3, #7
 800a02c:	f023 0307 	bic.w	r3, r3, #7
 800a030:	f103 0208 	add.w	r2, r3, #8
 800a034:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a038:	f8d4 b000 	ldr.w	fp, [r4]
 800a03c:	f8c8 2000 	str.w	r2, [r8]
 800a040:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a044:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a048:	9307      	str	r3, [sp, #28]
 800a04a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a04e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a052:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a056:	4b9c      	ldr	r3, [pc, #624]	@ (800a2c8 <_printf_float+0x2c8>)
 800a058:	f04f 32ff 	mov.w	r2, #4294967295
 800a05c:	f7f6 fd6e 	bl	8000b3c <__aeabi_dcmpun>
 800a060:	bb70      	cbnz	r0, 800a0c0 <_printf_float+0xc0>
 800a062:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a066:	4b98      	ldr	r3, [pc, #608]	@ (800a2c8 <_printf_float+0x2c8>)
 800a068:	f04f 32ff 	mov.w	r2, #4294967295
 800a06c:	f7f6 fd48 	bl	8000b00 <__aeabi_dcmple>
 800a070:	bb30      	cbnz	r0, 800a0c0 <_printf_float+0xc0>
 800a072:	2200      	movs	r2, #0
 800a074:	2300      	movs	r3, #0
 800a076:	4640      	mov	r0, r8
 800a078:	4649      	mov	r1, r9
 800a07a:	f7f6 fd37 	bl	8000aec <__aeabi_dcmplt>
 800a07e:	b110      	cbz	r0, 800a086 <_printf_float+0x86>
 800a080:	232d      	movs	r3, #45	@ 0x2d
 800a082:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a086:	4a91      	ldr	r2, [pc, #580]	@ (800a2cc <_printf_float+0x2cc>)
 800a088:	4b91      	ldr	r3, [pc, #580]	@ (800a2d0 <_printf_float+0x2d0>)
 800a08a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a08e:	bf94      	ite	ls
 800a090:	4690      	movls	r8, r2
 800a092:	4698      	movhi	r8, r3
 800a094:	2303      	movs	r3, #3
 800a096:	6123      	str	r3, [r4, #16]
 800a098:	f02b 0304 	bic.w	r3, fp, #4
 800a09c:	6023      	str	r3, [r4, #0]
 800a09e:	f04f 0900 	mov.w	r9, #0
 800a0a2:	9700      	str	r7, [sp, #0]
 800a0a4:	4633      	mov	r3, r6
 800a0a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	f000 f9d2 	bl	800a454 <_printf_common>
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f040 808d 	bne.w	800a1d0 <_printf_float+0x1d0>
 800a0b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ba:	b00d      	add	sp, #52	@ 0x34
 800a0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c0:	4642      	mov	r2, r8
 800a0c2:	464b      	mov	r3, r9
 800a0c4:	4640      	mov	r0, r8
 800a0c6:	4649      	mov	r1, r9
 800a0c8:	f7f6 fd38 	bl	8000b3c <__aeabi_dcmpun>
 800a0cc:	b140      	cbz	r0, 800a0e0 <_printf_float+0xe0>
 800a0ce:	464b      	mov	r3, r9
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	bfbc      	itt	lt
 800a0d4:	232d      	movlt	r3, #45	@ 0x2d
 800a0d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a0da:	4a7e      	ldr	r2, [pc, #504]	@ (800a2d4 <_printf_float+0x2d4>)
 800a0dc:	4b7e      	ldr	r3, [pc, #504]	@ (800a2d8 <_printf_float+0x2d8>)
 800a0de:	e7d4      	b.n	800a08a <_printf_float+0x8a>
 800a0e0:	6863      	ldr	r3, [r4, #4]
 800a0e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a0e6:	9206      	str	r2, [sp, #24]
 800a0e8:	1c5a      	adds	r2, r3, #1
 800a0ea:	d13b      	bne.n	800a164 <_printf_float+0x164>
 800a0ec:	2306      	movs	r3, #6
 800a0ee:	6063      	str	r3, [r4, #4]
 800a0f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	6022      	str	r2, [r4, #0]
 800a0f8:	9303      	str	r3, [sp, #12]
 800a0fa:	ab0a      	add	r3, sp, #40	@ 0x28
 800a0fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a100:	ab09      	add	r3, sp, #36	@ 0x24
 800a102:	9300      	str	r3, [sp, #0]
 800a104:	6861      	ldr	r1, [r4, #4]
 800a106:	ec49 8b10 	vmov	d0, r8, r9
 800a10a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a10e:	4628      	mov	r0, r5
 800a110:	f7ff fed6 	bl	8009ec0 <__cvt>
 800a114:	9b06      	ldr	r3, [sp, #24]
 800a116:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a118:	2b47      	cmp	r3, #71	@ 0x47
 800a11a:	4680      	mov	r8, r0
 800a11c:	d129      	bne.n	800a172 <_printf_float+0x172>
 800a11e:	1cc8      	adds	r0, r1, #3
 800a120:	db02      	blt.n	800a128 <_printf_float+0x128>
 800a122:	6863      	ldr	r3, [r4, #4]
 800a124:	4299      	cmp	r1, r3
 800a126:	dd41      	ble.n	800a1ac <_printf_float+0x1ac>
 800a128:	f1aa 0a02 	sub.w	sl, sl, #2
 800a12c:	fa5f fa8a 	uxtb.w	sl, sl
 800a130:	3901      	subs	r1, #1
 800a132:	4652      	mov	r2, sl
 800a134:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a138:	9109      	str	r1, [sp, #36]	@ 0x24
 800a13a:	f7ff ff26 	bl	8009f8a <__exponent>
 800a13e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a140:	1813      	adds	r3, r2, r0
 800a142:	2a01      	cmp	r2, #1
 800a144:	4681      	mov	r9, r0
 800a146:	6123      	str	r3, [r4, #16]
 800a148:	dc02      	bgt.n	800a150 <_printf_float+0x150>
 800a14a:	6822      	ldr	r2, [r4, #0]
 800a14c:	07d2      	lsls	r2, r2, #31
 800a14e:	d501      	bpl.n	800a154 <_printf_float+0x154>
 800a150:	3301      	adds	r3, #1
 800a152:	6123      	str	r3, [r4, #16]
 800a154:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d0a2      	beq.n	800a0a2 <_printf_float+0xa2>
 800a15c:	232d      	movs	r3, #45	@ 0x2d
 800a15e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a162:	e79e      	b.n	800a0a2 <_printf_float+0xa2>
 800a164:	9a06      	ldr	r2, [sp, #24]
 800a166:	2a47      	cmp	r2, #71	@ 0x47
 800a168:	d1c2      	bne.n	800a0f0 <_printf_float+0xf0>
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1c0      	bne.n	800a0f0 <_printf_float+0xf0>
 800a16e:	2301      	movs	r3, #1
 800a170:	e7bd      	b.n	800a0ee <_printf_float+0xee>
 800a172:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a176:	d9db      	bls.n	800a130 <_printf_float+0x130>
 800a178:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a17c:	d118      	bne.n	800a1b0 <_printf_float+0x1b0>
 800a17e:	2900      	cmp	r1, #0
 800a180:	6863      	ldr	r3, [r4, #4]
 800a182:	dd0b      	ble.n	800a19c <_printf_float+0x19c>
 800a184:	6121      	str	r1, [r4, #16]
 800a186:	b913      	cbnz	r3, 800a18e <_printf_float+0x18e>
 800a188:	6822      	ldr	r2, [r4, #0]
 800a18a:	07d0      	lsls	r0, r2, #31
 800a18c:	d502      	bpl.n	800a194 <_printf_float+0x194>
 800a18e:	3301      	adds	r3, #1
 800a190:	440b      	add	r3, r1
 800a192:	6123      	str	r3, [r4, #16]
 800a194:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a196:	f04f 0900 	mov.w	r9, #0
 800a19a:	e7db      	b.n	800a154 <_printf_float+0x154>
 800a19c:	b913      	cbnz	r3, 800a1a4 <_printf_float+0x1a4>
 800a19e:	6822      	ldr	r2, [r4, #0]
 800a1a0:	07d2      	lsls	r2, r2, #31
 800a1a2:	d501      	bpl.n	800a1a8 <_printf_float+0x1a8>
 800a1a4:	3302      	adds	r3, #2
 800a1a6:	e7f4      	b.n	800a192 <_printf_float+0x192>
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e7f2      	b.n	800a192 <_printf_float+0x192>
 800a1ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a1b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1b2:	4299      	cmp	r1, r3
 800a1b4:	db05      	blt.n	800a1c2 <_printf_float+0x1c2>
 800a1b6:	6823      	ldr	r3, [r4, #0]
 800a1b8:	6121      	str	r1, [r4, #16]
 800a1ba:	07d8      	lsls	r0, r3, #31
 800a1bc:	d5ea      	bpl.n	800a194 <_printf_float+0x194>
 800a1be:	1c4b      	adds	r3, r1, #1
 800a1c0:	e7e7      	b.n	800a192 <_printf_float+0x192>
 800a1c2:	2900      	cmp	r1, #0
 800a1c4:	bfd4      	ite	le
 800a1c6:	f1c1 0202 	rsble	r2, r1, #2
 800a1ca:	2201      	movgt	r2, #1
 800a1cc:	4413      	add	r3, r2
 800a1ce:	e7e0      	b.n	800a192 <_printf_float+0x192>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	055a      	lsls	r2, r3, #21
 800a1d4:	d407      	bmi.n	800a1e6 <_printf_float+0x1e6>
 800a1d6:	6923      	ldr	r3, [r4, #16]
 800a1d8:	4642      	mov	r2, r8
 800a1da:	4631      	mov	r1, r6
 800a1dc:	4628      	mov	r0, r5
 800a1de:	47b8      	blx	r7
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	d12b      	bne.n	800a23c <_printf_float+0x23c>
 800a1e4:	e767      	b.n	800a0b6 <_printf_float+0xb6>
 800a1e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a1ea:	f240 80dd 	bls.w	800a3a8 <_printf_float+0x3a8>
 800a1ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	f7f6 fc6f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d033      	beq.n	800a266 <_printf_float+0x266>
 800a1fe:	4a37      	ldr	r2, [pc, #220]	@ (800a2dc <_printf_float+0x2dc>)
 800a200:	2301      	movs	r3, #1
 800a202:	4631      	mov	r1, r6
 800a204:	4628      	mov	r0, r5
 800a206:	47b8      	blx	r7
 800a208:	3001      	adds	r0, #1
 800a20a:	f43f af54 	beq.w	800a0b6 <_printf_float+0xb6>
 800a20e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a212:	4543      	cmp	r3, r8
 800a214:	db02      	blt.n	800a21c <_printf_float+0x21c>
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	07d8      	lsls	r0, r3, #31
 800a21a:	d50f      	bpl.n	800a23c <_printf_float+0x23c>
 800a21c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a220:	4631      	mov	r1, r6
 800a222:	4628      	mov	r0, r5
 800a224:	47b8      	blx	r7
 800a226:	3001      	adds	r0, #1
 800a228:	f43f af45 	beq.w	800a0b6 <_printf_float+0xb6>
 800a22c:	f04f 0900 	mov.w	r9, #0
 800a230:	f108 38ff 	add.w	r8, r8, #4294967295
 800a234:	f104 0a1a 	add.w	sl, r4, #26
 800a238:	45c8      	cmp	r8, r9
 800a23a:	dc09      	bgt.n	800a250 <_printf_float+0x250>
 800a23c:	6823      	ldr	r3, [r4, #0]
 800a23e:	079b      	lsls	r3, r3, #30
 800a240:	f100 8103 	bmi.w	800a44a <_printf_float+0x44a>
 800a244:	68e0      	ldr	r0, [r4, #12]
 800a246:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a248:	4298      	cmp	r0, r3
 800a24a:	bfb8      	it	lt
 800a24c:	4618      	movlt	r0, r3
 800a24e:	e734      	b.n	800a0ba <_printf_float+0xba>
 800a250:	2301      	movs	r3, #1
 800a252:	4652      	mov	r2, sl
 800a254:	4631      	mov	r1, r6
 800a256:	4628      	mov	r0, r5
 800a258:	47b8      	blx	r7
 800a25a:	3001      	adds	r0, #1
 800a25c:	f43f af2b 	beq.w	800a0b6 <_printf_float+0xb6>
 800a260:	f109 0901 	add.w	r9, r9, #1
 800a264:	e7e8      	b.n	800a238 <_printf_float+0x238>
 800a266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a268:	2b00      	cmp	r3, #0
 800a26a:	dc39      	bgt.n	800a2e0 <_printf_float+0x2e0>
 800a26c:	4a1b      	ldr	r2, [pc, #108]	@ (800a2dc <_printf_float+0x2dc>)
 800a26e:	2301      	movs	r3, #1
 800a270:	4631      	mov	r1, r6
 800a272:	4628      	mov	r0, r5
 800a274:	47b8      	blx	r7
 800a276:	3001      	adds	r0, #1
 800a278:	f43f af1d 	beq.w	800a0b6 <_printf_float+0xb6>
 800a27c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a280:	ea59 0303 	orrs.w	r3, r9, r3
 800a284:	d102      	bne.n	800a28c <_printf_float+0x28c>
 800a286:	6823      	ldr	r3, [r4, #0]
 800a288:	07d9      	lsls	r1, r3, #31
 800a28a:	d5d7      	bpl.n	800a23c <_printf_float+0x23c>
 800a28c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a290:	4631      	mov	r1, r6
 800a292:	4628      	mov	r0, r5
 800a294:	47b8      	blx	r7
 800a296:	3001      	adds	r0, #1
 800a298:	f43f af0d 	beq.w	800a0b6 <_printf_float+0xb6>
 800a29c:	f04f 0a00 	mov.w	sl, #0
 800a2a0:	f104 0b1a 	add.w	fp, r4, #26
 800a2a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a6:	425b      	negs	r3, r3
 800a2a8:	4553      	cmp	r3, sl
 800a2aa:	dc01      	bgt.n	800a2b0 <_printf_float+0x2b0>
 800a2ac:	464b      	mov	r3, r9
 800a2ae:	e793      	b.n	800a1d8 <_printf_float+0x1d8>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	465a      	mov	r2, fp
 800a2b4:	4631      	mov	r1, r6
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	47b8      	blx	r7
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	f43f aefb 	beq.w	800a0b6 <_printf_float+0xb6>
 800a2c0:	f10a 0a01 	add.w	sl, sl, #1
 800a2c4:	e7ee      	b.n	800a2a4 <_printf_float+0x2a4>
 800a2c6:	bf00      	nop
 800a2c8:	7fefffff 	.word	0x7fefffff
 800a2cc:	0800e7b0 	.word	0x0800e7b0
 800a2d0:	0800e7b4 	.word	0x0800e7b4
 800a2d4:	0800e7b8 	.word	0x0800e7b8
 800a2d8:	0800e7bc 	.word	0x0800e7bc
 800a2dc:	0800e7c0 	.word	0x0800e7c0
 800a2e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a2e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a2e6:	4553      	cmp	r3, sl
 800a2e8:	bfa8      	it	ge
 800a2ea:	4653      	movge	r3, sl
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	4699      	mov	r9, r3
 800a2f0:	dc36      	bgt.n	800a360 <_printf_float+0x360>
 800a2f2:	f04f 0b00 	mov.w	fp, #0
 800a2f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2fa:	f104 021a 	add.w	r2, r4, #26
 800a2fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a300:	9306      	str	r3, [sp, #24]
 800a302:	eba3 0309 	sub.w	r3, r3, r9
 800a306:	455b      	cmp	r3, fp
 800a308:	dc31      	bgt.n	800a36e <_printf_float+0x36e>
 800a30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a30c:	459a      	cmp	sl, r3
 800a30e:	dc3a      	bgt.n	800a386 <_printf_float+0x386>
 800a310:	6823      	ldr	r3, [r4, #0]
 800a312:	07da      	lsls	r2, r3, #31
 800a314:	d437      	bmi.n	800a386 <_printf_float+0x386>
 800a316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a318:	ebaa 0903 	sub.w	r9, sl, r3
 800a31c:	9b06      	ldr	r3, [sp, #24]
 800a31e:	ebaa 0303 	sub.w	r3, sl, r3
 800a322:	4599      	cmp	r9, r3
 800a324:	bfa8      	it	ge
 800a326:	4699      	movge	r9, r3
 800a328:	f1b9 0f00 	cmp.w	r9, #0
 800a32c:	dc33      	bgt.n	800a396 <_printf_float+0x396>
 800a32e:	f04f 0800 	mov.w	r8, #0
 800a332:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a336:	f104 0b1a 	add.w	fp, r4, #26
 800a33a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a33c:	ebaa 0303 	sub.w	r3, sl, r3
 800a340:	eba3 0309 	sub.w	r3, r3, r9
 800a344:	4543      	cmp	r3, r8
 800a346:	f77f af79 	ble.w	800a23c <_printf_float+0x23c>
 800a34a:	2301      	movs	r3, #1
 800a34c:	465a      	mov	r2, fp
 800a34e:	4631      	mov	r1, r6
 800a350:	4628      	mov	r0, r5
 800a352:	47b8      	blx	r7
 800a354:	3001      	adds	r0, #1
 800a356:	f43f aeae 	beq.w	800a0b6 <_printf_float+0xb6>
 800a35a:	f108 0801 	add.w	r8, r8, #1
 800a35e:	e7ec      	b.n	800a33a <_printf_float+0x33a>
 800a360:	4642      	mov	r2, r8
 800a362:	4631      	mov	r1, r6
 800a364:	4628      	mov	r0, r5
 800a366:	47b8      	blx	r7
 800a368:	3001      	adds	r0, #1
 800a36a:	d1c2      	bne.n	800a2f2 <_printf_float+0x2f2>
 800a36c:	e6a3      	b.n	800a0b6 <_printf_float+0xb6>
 800a36e:	2301      	movs	r3, #1
 800a370:	4631      	mov	r1, r6
 800a372:	4628      	mov	r0, r5
 800a374:	9206      	str	r2, [sp, #24]
 800a376:	47b8      	blx	r7
 800a378:	3001      	adds	r0, #1
 800a37a:	f43f ae9c 	beq.w	800a0b6 <_printf_float+0xb6>
 800a37e:	9a06      	ldr	r2, [sp, #24]
 800a380:	f10b 0b01 	add.w	fp, fp, #1
 800a384:	e7bb      	b.n	800a2fe <_printf_float+0x2fe>
 800a386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a38a:	4631      	mov	r1, r6
 800a38c:	4628      	mov	r0, r5
 800a38e:	47b8      	blx	r7
 800a390:	3001      	adds	r0, #1
 800a392:	d1c0      	bne.n	800a316 <_printf_float+0x316>
 800a394:	e68f      	b.n	800a0b6 <_printf_float+0xb6>
 800a396:	9a06      	ldr	r2, [sp, #24]
 800a398:	464b      	mov	r3, r9
 800a39a:	4442      	add	r2, r8
 800a39c:	4631      	mov	r1, r6
 800a39e:	4628      	mov	r0, r5
 800a3a0:	47b8      	blx	r7
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	d1c3      	bne.n	800a32e <_printf_float+0x32e>
 800a3a6:	e686      	b.n	800a0b6 <_printf_float+0xb6>
 800a3a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a3ac:	f1ba 0f01 	cmp.w	sl, #1
 800a3b0:	dc01      	bgt.n	800a3b6 <_printf_float+0x3b6>
 800a3b2:	07db      	lsls	r3, r3, #31
 800a3b4:	d536      	bpl.n	800a424 <_printf_float+0x424>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	4642      	mov	r2, r8
 800a3ba:	4631      	mov	r1, r6
 800a3bc:	4628      	mov	r0, r5
 800a3be:	47b8      	blx	r7
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	f43f ae78 	beq.w	800a0b6 <_printf_float+0xb6>
 800a3c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3ca:	4631      	mov	r1, r6
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	47b8      	blx	r7
 800a3d0:	3001      	adds	r0, #1
 800a3d2:	f43f ae70 	beq.w	800a0b6 <_printf_float+0xb6>
 800a3d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a3da:	2200      	movs	r2, #0
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3e2:	f7f6 fb79 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3e6:	b9c0      	cbnz	r0, 800a41a <_printf_float+0x41a>
 800a3e8:	4653      	mov	r3, sl
 800a3ea:	f108 0201 	add.w	r2, r8, #1
 800a3ee:	4631      	mov	r1, r6
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	47b8      	blx	r7
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	d10c      	bne.n	800a412 <_printf_float+0x412>
 800a3f8:	e65d      	b.n	800a0b6 <_printf_float+0xb6>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	465a      	mov	r2, fp
 800a3fe:	4631      	mov	r1, r6
 800a400:	4628      	mov	r0, r5
 800a402:	47b8      	blx	r7
 800a404:	3001      	adds	r0, #1
 800a406:	f43f ae56 	beq.w	800a0b6 <_printf_float+0xb6>
 800a40a:	f108 0801 	add.w	r8, r8, #1
 800a40e:	45d0      	cmp	r8, sl
 800a410:	dbf3      	blt.n	800a3fa <_printf_float+0x3fa>
 800a412:	464b      	mov	r3, r9
 800a414:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a418:	e6df      	b.n	800a1da <_printf_float+0x1da>
 800a41a:	f04f 0800 	mov.w	r8, #0
 800a41e:	f104 0b1a 	add.w	fp, r4, #26
 800a422:	e7f4      	b.n	800a40e <_printf_float+0x40e>
 800a424:	2301      	movs	r3, #1
 800a426:	4642      	mov	r2, r8
 800a428:	e7e1      	b.n	800a3ee <_printf_float+0x3ee>
 800a42a:	2301      	movs	r3, #1
 800a42c:	464a      	mov	r2, r9
 800a42e:	4631      	mov	r1, r6
 800a430:	4628      	mov	r0, r5
 800a432:	47b8      	blx	r7
 800a434:	3001      	adds	r0, #1
 800a436:	f43f ae3e 	beq.w	800a0b6 <_printf_float+0xb6>
 800a43a:	f108 0801 	add.w	r8, r8, #1
 800a43e:	68e3      	ldr	r3, [r4, #12]
 800a440:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a442:	1a5b      	subs	r3, r3, r1
 800a444:	4543      	cmp	r3, r8
 800a446:	dcf0      	bgt.n	800a42a <_printf_float+0x42a>
 800a448:	e6fc      	b.n	800a244 <_printf_float+0x244>
 800a44a:	f04f 0800 	mov.w	r8, #0
 800a44e:	f104 0919 	add.w	r9, r4, #25
 800a452:	e7f4      	b.n	800a43e <_printf_float+0x43e>

0800a454 <_printf_common>:
 800a454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a458:	4616      	mov	r6, r2
 800a45a:	4698      	mov	r8, r3
 800a45c:	688a      	ldr	r2, [r1, #8]
 800a45e:	690b      	ldr	r3, [r1, #16]
 800a460:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a464:	4293      	cmp	r3, r2
 800a466:	bfb8      	it	lt
 800a468:	4613      	movlt	r3, r2
 800a46a:	6033      	str	r3, [r6, #0]
 800a46c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a470:	4607      	mov	r7, r0
 800a472:	460c      	mov	r4, r1
 800a474:	b10a      	cbz	r2, 800a47a <_printf_common+0x26>
 800a476:	3301      	adds	r3, #1
 800a478:	6033      	str	r3, [r6, #0]
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	0699      	lsls	r1, r3, #26
 800a47e:	bf42      	ittt	mi
 800a480:	6833      	ldrmi	r3, [r6, #0]
 800a482:	3302      	addmi	r3, #2
 800a484:	6033      	strmi	r3, [r6, #0]
 800a486:	6825      	ldr	r5, [r4, #0]
 800a488:	f015 0506 	ands.w	r5, r5, #6
 800a48c:	d106      	bne.n	800a49c <_printf_common+0x48>
 800a48e:	f104 0a19 	add.w	sl, r4, #25
 800a492:	68e3      	ldr	r3, [r4, #12]
 800a494:	6832      	ldr	r2, [r6, #0]
 800a496:	1a9b      	subs	r3, r3, r2
 800a498:	42ab      	cmp	r3, r5
 800a49a:	dc26      	bgt.n	800a4ea <_printf_common+0x96>
 800a49c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a4a0:	6822      	ldr	r2, [r4, #0]
 800a4a2:	3b00      	subs	r3, #0
 800a4a4:	bf18      	it	ne
 800a4a6:	2301      	movne	r3, #1
 800a4a8:	0692      	lsls	r2, r2, #26
 800a4aa:	d42b      	bmi.n	800a504 <_printf_common+0xb0>
 800a4ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a4b0:	4641      	mov	r1, r8
 800a4b2:	4638      	mov	r0, r7
 800a4b4:	47c8      	blx	r9
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	d01e      	beq.n	800a4f8 <_printf_common+0xa4>
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	6922      	ldr	r2, [r4, #16]
 800a4be:	f003 0306 	and.w	r3, r3, #6
 800a4c2:	2b04      	cmp	r3, #4
 800a4c4:	bf02      	ittt	eq
 800a4c6:	68e5      	ldreq	r5, [r4, #12]
 800a4c8:	6833      	ldreq	r3, [r6, #0]
 800a4ca:	1aed      	subeq	r5, r5, r3
 800a4cc:	68a3      	ldr	r3, [r4, #8]
 800a4ce:	bf0c      	ite	eq
 800a4d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a4d4:	2500      	movne	r5, #0
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	bfc4      	itt	gt
 800a4da:	1a9b      	subgt	r3, r3, r2
 800a4dc:	18ed      	addgt	r5, r5, r3
 800a4de:	2600      	movs	r6, #0
 800a4e0:	341a      	adds	r4, #26
 800a4e2:	42b5      	cmp	r5, r6
 800a4e4:	d11a      	bne.n	800a51c <_printf_common+0xc8>
 800a4e6:	2000      	movs	r0, #0
 800a4e8:	e008      	b.n	800a4fc <_printf_common+0xa8>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	4652      	mov	r2, sl
 800a4ee:	4641      	mov	r1, r8
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	47c8      	blx	r9
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	d103      	bne.n	800a500 <_printf_common+0xac>
 800a4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a500:	3501      	adds	r5, #1
 800a502:	e7c6      	b.n	800a492 <_printf_common+0x3e>
 800a504:	18e1      	adds	r1, r4, r3
 800a506:	1c5a      	adds	r2, r3, #1
 800a508:	2030      	movs	r0, #48	@ 0x30
 800a50a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a50e:	4422      	add	r2, r4
 800a510:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a514:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a518:	3302      	adds	r3, #2
 800a51a:	e7c7      	b.n	800a4ac <_printf_common+0x58>
 800a51c:	2301      	movs	r3, #1
 800a51e:	4622      	mov	r2, r4
 800a520:	4641      	mov	r1, r8
 800a522:	4638      	mov	r0, r7
 800a524:	47c8      	blx	r9
 800a526:	3001      	adds	r0, #1
 800a528:	d0e6      	beq.n	800a4f8 <_printf_common+0xa4>
 800a52a:	3601      	adds	r6, #1
 800a52c:	e7d9      	b.n	800a4e2 <_printf_common+0x8e>
	...

0800a530 <_printf_i>:
 800a530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a534:	7e0f      	ldrb	r7, [r1, #24]
 800a536:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a538:	2f78      	cmp	r7, #120	@ 0x78
 800a53a:	4691      	mov	r9, r2
 800a53c:	4680      	mov	r8, r0
 800a53e:	460c      	mov	r4, r1
 800a540:	469a      	mov	sl, r3
 800a542:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a546:	d807      	bhi.n	800a558 <_printf_i+0x28>
 800a548:	2f62      	cmp	r7, #98	@ 0x62
 800a54a:	d80a      	bhi.n	800a562 <_printf_i+0x32>
 800a54c:	2f00      	cmp	r7, #0
 800a54e:	f000 80d2 	beq.w	800a6f6 <_printf_i+0x1c6>
 800a552:	2f58      	cmp	r7, #88	@ 0x58
 800a554:	f000 80b9 	beq.w	800a6ca <_printf_i+0x19a>
 800a558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a55c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a560:	e03a      	b.n	800a5d8 <_printf_i+0xa8>
 800a562:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a566:	2b15      	cmp	r3, #21
 800a568:	d8f6      	bhi.n	800a558 <_printf_i+0x28>
 800a56a:	a101      	add	r1, pc, #4	@ (adr r1, 800a570 <_printf_i+0x40>)
 800a56c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a570:	0800a5c9 	.word	0x0800a5c9
 800a574:	0800a5dd 	.word	0x0800a5dd
 800a578:	0800a559 	.word	0x0800a559
 800a57c:	0800a559 	.word	0x0800a559
 800a580:	0800a559 	.word	0x0800a559
 800a584:	0800a559 	.word	0x0800a559
 800a588:	0800a5dd 	.word	0x0800a5dd
 800a58c:	0800a559 	.word	0x0800a559
 800a590:	0800a559 	.word	0x0800a559
 800a594:	0800a559 	.word	0x0800a559
 800a598:	0800a559 	.word	0x0800a559
 800a59c:	0800a6dd 	.word	0x0800a6dd
 800a5a0:	0800a607 	.word	0x0800a607
 800a5a4:	0800a697 	.word	0x0800a697
 800a5a8:	0800a559 	.word	0x0800a559
 800a5ac:	0800a559 	.word	0x0800a559
 800a5b0:	0800a6ff 	.word	0x0800a6ff
 800a5b4:	0800a559 	.word	0x0800a559
 800a5b8:	0800a607 	.word	0x0800a607
 800a5bc:	0800a559 	.word	0x0800a559
 800a5c0:	0800a559 	.word	0x0800a559
 800a5c4:	0800a69f 	.word	0x0800a69f
 800a5c8:	6833      	ldr	r3, [r6, #0]
 800a5ca:	1d1a      	adds	r2, r3, #4
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	6032      	str	r2, [r6, #0]
 800a5d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a5d8:	2301      	movs	r3, #1
 800a5da:	e09d      	b.n	800a718 <_printf_i+0x1e8>
 800a5dc:	6833      	ldr	r3, [r6, #0]
 800a5de:	6820      	ldr	r0, [r4, #0]
 800a5e0:	1d19      	adds	r1, r3, #4
 800a5e2:	6031      	str	r1, [r6, #0]
 800a5e4:	0606      	lsls	r6, r0, #24
 800a5e6:	d501      	bpl.n	800a5ec <_printf_i+0xbc>
 800a5e8:	681d      	ldr	r5, [r3, #0]
 800a5ea:	e003      	b.n	800a5f4 <_printf_i+0xc4>
 800a5ec:	0645      	lsls	r5, r0, #25
 800a5ee:	d5fb      	bpl.n	800a5e8 <_printf_i+0xb8>
 800a5f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a5f4:	2d00      	cmp	r5, #0
 800a5f6:	da03      	bge.n	800a600 <_printf_i+0xd0>
 800a5f8:	232d      	movs	r3, #45	@ 0x2d
 800a5fa:	426d      	negs	r5, r5
 800a5fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a600:	4859      	ldr	r0, [pc, #356]	@ (800a768 <_printf_i+0x238>)
 800a602:	230a      	movs	r3, #10
 800a604:	e011      	b.n	800a62a <_printf_i+0xfa>
 800a606:	6821      	ldr	r1, [r4, #0]
 800a608:	6833      	ldr	r3, [r6, #0]
 800a60a:	0608      	lsls	r0, r1, #24
 800a60c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a610:	d402      	bmi.n	800a618 <_printf_i+0xe8>
 800a612:	0649      	lsls	r1, r1, #25
 800a614:	bf48      	it	mi
 800a616:	b2ad      	uxthmi	r5, r5
 800a618:	2f6f      	cmp	r7, #111	@ 0x6f
 800a61a:	4853      	ldr	r0, [pc, #332]	@ (800a768 <_printf_i+0x238>)
 800a61c:	6033      	str	r3, [r6, #0]
 800a61e:	bf14      	ite	ne
 800a620:	230a      	movne	r3, #10
 800a622:	2308      	moveq	r3, #8
 800a624:	2100      	movs	r1, #0
 800a626:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a62a:	6866      	ldr	r6, [r4, #4]
 800a62c:	60a6      	str	r6, [r4, #8]
 800a62e:	2e00      	cmp	r6, #0
 800a630:	bfa2      	ittt	ge
 800a632:	6821      	ldrge	r1, [r4, #0]
 800a634:	f021 0104 	bicge.w	r1, r1, #4
 800a638:	6021      	strge	r1, [r4, #0]
 800a63a:	b90d      	cbnz	r5, 800a640 <_printf_i+0x110>
 800a63c:	2e00      	cmp	r6, #0
 800a63e:	d04b      	beq.n	800a6d8 <_printf_i+0x1a8>
 800a640:	4616      	mov	r6, r2
 800a642:	fbb5 f1f3 	udiv	r1, r5, r3
 800a646:	fb03 5711 	mls	r7, r3, r1, r5
 800a64a:	5dc7      	ldrb	r7, [r0, r7]
 800a64c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a650:	462f      	mov	r7, r5
 800a652:	42bb      	cmp	r3, r7
 800a654:	460d      	mov	r5, r1
 800a656:	d9f4      	bls.n	800a642 <_printf_i+0x112>
 800a658:	2b08      	cmp	r3, #8
 800a65a:	d10b      	bne.n	800a674 <_printf_i+0x144>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	07df      	lsls	r7, r3, #31
 800a660:	d508      	bpl.n	800a674 <_printf_i+0x144>
 800a662:	6923      	ldr	r3, [r4, #16]
 800a664:	6861      	ldr	r1, [r4, #4]
 800a666:	4299      	cmp	r1, r3
 800a668:	bfde      	ittt	le
 800a66a:	2330      	movle	r3, #48	@ 0x30
 800a66c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a670:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a674:	1b92      	subs	r2, r2, r6
 800a676:	6122      	str	r2, [r4, #16]
 800a678:	f8cd a000 	str.w	sl, [sp]
 800a67c:	464b      	mov	r3, r9
 800a67e:	aa03      	add	r2, sp, #12
 800a680:	4621      	mov	r1, r4
 800a682:	4640      	mov	r0, r8
 800a684:	f7ff fee6 	bl	800a454 <_printf_common>
 800a688:	3001      	adds	r0, #1
 800a68a:	d14a      	bne.n	800a722 <_printf_i+0x1f2>
 800a68c:	f04f 30ff 	mov.w	r0, #4294967295
 800a690:	b004      	add	sp, #16
 800a692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a696:	6823      	ldr	r3, [r4, #0]
 800a698:	f043 0320 	orr.w	r3, r3, #32
 800a69c:	6023      	str	r3, [r4, #0]
 800a69e:	4833      	ldr	r0, [pc, #204]	@ (800a76c <_printf_i+0x23c>)
 800a6a0:	2778      	movs	r7, #120	@ 0x78
 800a6a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	6831      	ldr	r1, [r6, #0]
 800a6aa:	061f      	lsls	r7, r3, #24
 800a6ac:	f851 5b04 	ldr.w	r5, [r1], #4
 800a6b0:	d402      	bmi.n	800a6b8 <_printf_i+0x188>
 800a6b2:	065f      	lsls	r7, r3, #25
 800a6b4:	bf48      	it	mi
 800a6b6:	b2ad      	uxthmi	r5, r5
 800a6b8:	6031      	str	r1, [r6, #0]
 800a6ba:	07d9      	lsls	r1, r3, #31
 800a6bc:	bf44      	itt	mi
 800a6be:	f043 0320 	orrmi.w	r3, r3, #32
 800a6c2:	6023      	strmi	r3, [r4, #0]
 800a6c4:	b11d      	cbz	r5, 800a6ce <_printf_i+0x19e>
 800a6c6:	2310      	movs	r3, #16
 800a6c8:	e7ac      	b.n	800a624 <_printf_i+0xf4>
 800a6ca:	4827      	ldr	r0, [pc, #156]	@ (800a768 <_printf_i+0x238>)
 800a6cc:	e7e9      	b.n	800a6a2 <_printf_i+0x172>
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	f023 0320 	bic.w	r3, r3, #32
 800a6d4:	6023      	str	r3, [r4, #0]
 800a6d6:	e7f6      	b.n	800a6c6 <_printf_i+0x196>
 800a6d8:	4616      	mov	r6, r2
 800a6da:	e7bd      	b.n	800a658 <_printf_i+0x128>
 800a6dc:	6833      	ldr	r3, [r6, #0]
 800a6de:	6825      	ldr	r5, [r4, #0]
 800a6e0:	6961      	ldr	r1, [r4, #20]
 800a6e2:	1d18      	adds	r0, r3, #4
 800a6e4:	6030      	str	r0, [r6, #0]
 800a6e6:	062e      	lsls	r6, r5, #24
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	d501      	bpl.n	800a6f0 <_printf_i+0x1c0>
 800a6ec:	6019      	str	r1, [r3, #0]
 800a6ee:	e002      	b.n	800a6f6 <_printf_i+0x1c6>
 800a6f0:	0668      	lsls	r0, r5, #25
 800a6f2:	d5fb      	bpl.n	800a6ec <_printf_i+0x1bc>
 800a6f4:	8019      	strh	r1, [r3, #0]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	6123      	str	r3, [r4, #16]
 800a6fa:	4616      	mov	r6, r2
 800a6fc:	e7bc      	b.n	800a678 <_printf_i+0x148>
 800a6fe:	6833      	ldr	r3, [r6, #0]
 800a700:	1d1a      	adds	r2, r3, #4
 800a702:	6032      	str	r2, [r6, #0]
 800a704:	681e      	ldr	r6, [r3, #0]
 800a706:	6862      	ldr	r2, [r4, #4]
 800a708:	2100      	movs	r1, #0
 800a70a:	4630      	mov	r0, r6
 800a70c:	f7f5 fd68 	bl	80001e0 <memchr>
 800a710:	b108      	cbz	r0, 800a716 <_printf_i+0x1e6>
 800a712:	1b80      	subs	r0, r0, r6
 800a714:	6060      	str	r0, [r4, #4]
 800a716:	6863      	ldr	r3, [r4, #4]
 800a718:	6123      	str	r3, [r4, #16]
 800a71a:	2300      	movs	r3, #0
 800a71c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a720:	e7aa      	b.n	800a678 <_printf_i+0x148>
 800a722:	6923      	ldr	r3, [r4, #16]
 800a724:	4632      	mov	r2, r6
 800a726:	4649      	mov	r1, r9
 800a728:	4640      	mov	r0, r8
 800a72a:	47d0      	blx	sl
 800a72c:	3001      	adds	r0, #1
 800a72e:	d0ad      	beq.n	800a68c <_printf_i+0x15c>
 800a730:	6823      	ldr	r3, [r4, #0]
 800a732:	079b      	lsls	r3, r3, #30
 800a734:	d413      	bmi.n	800a75e <_printf_i+0x22e>
 800a736:	68e0      	ldr	r0, [r4, #12]
 800a738:	9b03      	ldr	r3, [sp, #12]
 800a73a:	4298      	cmp	r0, r3
 800a73c:	bfb8      	it	lt
 800a73e:	4618      	movlt	r0, r3
 800a740:	e7a6      	b.n	800a690 <_printf_i+0x160>
 800a742:	2301      	movs	r3, #1
 800a744:	4632      	mov	r2, r6
 800a746:	4649      	mov	r1, r9
 800a748:	4640      	mov	r0, r8
 800a74a:	47d0      	blx	sl
 800a74c:	3001      	adds	r0, #1
 800a74e:	d09d      	beq.n	800a68c <_printf_i+0x15c>
 800a750:	3501      	adds	r5, #1
 800a752:	68e3      	ldr	r3, [r4, #12]
 800a754:	9903      	ldr	r1, [sp, #12]
 800a756:	1a5b      	subs	r3, r3, r1
 800a758:	42ab      	cmp	r3, r5
 800a75a:	dcf2      	bgt.n	800a742 <_printf_i+0x212>
 800a75c:	e7eb      	b.n	800a736 <_printf_i+0x206>
 800a75e:	2500      	movs	r5, #0
 800a760:	f104 0619 	add.w	r6, r4, #25
 800a764:	e7f5      	b.n	800a752 <_printf_i+0x222>
 800a766:	bf00      	nop
 800a768:	0800e7c2 	.word	0x0800e7c2
 800a76c:	0800e7d3 	.word	0x0800e7d3

0800a770 <_scanf_float>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	b087      	sub	sp, #28
 800a776:	4617      	mov	r7, r2
 800a778:	9303      	str	r3, [sp, #12]
 800a77a:	688b      	ldr	r3, [r1, #8]
 800a77c:	1e5a      	subs	r2, r3, #1
 800a77e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a782:	bf81      	itttt	hi
 800a784:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a788:	eb03 0b05 	addhi.w	fp, r3, r5
 800a78c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a790:	608b      	strhi	r3, [r1, #8]
 800a792:	680b      	ldr	r3, [r1, #0]
 800a794:	460a      	mov	r2, r1
 800a796:	f04f 0500 	mov.w	r5, #0
 800a79a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a79e:	f842 3b1c 	str.w	r3, [r2], #28
 800a7a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a7a6:	4680      	mov	r8, r0
 800a7a8:	460c      	mov	r4, r1
 800a7aa:	bf98      	it	ls
 800a7ac:	f04f 0b00 	movls.w	fp, #0
 800a7b0:	9201      	str	r2, [sp, #4]
 800a7b2:	4616      	mov	r6, r2
 800a7b4:	46aa      	mov	sl, r5
 800a7b6:	46a9      	mov	r9, r5
 800a7b8:	9502      	str	r5, [sp, #8]
 800a7ba:	68a2      	ldr	r2, [r4, #8]
 800a7bc:	b152      	cbz	r2, 800a7d4 <_scanf_float+0x64>
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	2b4e      	cmp	r3, #78	@ 0x4e
 800a7c4:	d864      	bhi.n	800a890 <_scanf_float+0x120>
 800a7c6:	2b40      	cmp	r3, #64	@ 0x40
 800a7c8:	d83c      	bhi.n	800a844 <_scanf_float+0xd4>
 800a7ca:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a7ce:	b2c8      	uxtb	r0, r1
 800a7d0:	280e      	cmp	r0, #14
 800a7d2:	d93a      	bls.n	800a84a <_scanf_float+0xda>
 800a7d4:	f1b9 0f00 	cmp.w	r9, #0
 800a7d8:	d003      	beq.n	800a7e2 <_scanf_float+0x72>
 800a7da:	6823      	ldr	r3, [r4, #0]
 800a7dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a7e0:	6023      	str	r3, [r4, #0]
 800a7e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7e6:	f1ba 0f01 	cmp.w	sl, #1
 800a7ea:	f200 8117 	bhi.w	800aa1c <_scanf_float+0x2ac>
 800a7ee:	9b01      	ldr	r3, [sp, #4]
 800a7f0:	429e      	cmp	r6, r3
 800a7f2:	f200 8108 	bhi.w	800aa06 <_scanf_float+0x296>
 800a7f6:	2001      	movs	r0, #1
 800a7f8:	b007      	add	sp, #28
 800a7fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7fe:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a802:	2a0d      	cmp	r2, #13
 800a804:	d8e6      	bhi.n	800a7d4 <_scanf_float+0x64>
 800a806:	a101      	add	r1, pc, #4	@ (adr r1, 800a80c <_scanf_float+0x9c>)
 800a808:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a80c:	0800a953 	.word	0x0800a953
 800a810:	0800a7d5 	.word	0x0800a7d5
 800a814:	0800a7d5 	.word	0x0800a7d5
 800a818:	0800a7d5 	.word	0x0800a7d5
 800a81c:	0800a9b3 	.word	0x0800a9b3
 800a820:	0800a98b 	.word	0x0800a98b
 800a824:	0800a7d5 	.word	0x0800a7d5
 800a828:	0800a7d5 	.word	0x0800a7d5
 800a82c:	0800a961 	.word	0x0800a961
 800a830:	0800a7d5 	.word	0x0800a7d5
 800a834:	0800a7d5 	.word	0x0800a7d5
 800a838:	0800a7d5 	.word	0x0800a7d5
 800a83c:	0800a7d5 	.word	0x0800a7d5
 800a840:	0800a919 	.word	0x0800a919
 800a844:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a848:	e7db      	b.n	800a802 <_scanf_float+0x92>
 800a84a:	290e      	cmp	r1, #14
 800a84c:	d8c2      	bhi.n	800a7d4 <_scanf_float+0x64>
 800a84e:	a001      	add	r0, pc, #4	@ (adr r0, 800a854 <_scanf_float+0xe4>)
 800a850:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a854:	0800a909 	.word	0x0800a909
 800a858:	0800a7d5 	.word	0x0800a7d5
 800a85c:	0800a909 	.word	0x0800a909
 800a860:	0800a99f 	.word	0x0800a99f
 800a864:	0800a7d5 	.word	0x0800a7d5
 800a868:	0800a8b1 	.word	0x0800a8b1
 800a86c:	0800a8ef 	.word	0x0800a8ef
 800a870:	0800a8ef 	.word	0x0800a8ef
 800a874:	0800a8ef 	.word	0x0800a8ef
 800a878:	0800a8ef 	.word	0x0800a8ef
 800a87c:	0800a8ef 	.word	0x0800a8ef
 800a880:	0800a8ef 	.word	0x0800a8ef
 800a884:	0800a8ef 	.word	0x0800a8ef
 800a888:	0800a8ef 	.word	0x0800a8ef
 800a88c:	0800a8ef 	.word	0x0800a8ef
 800a890:	2b6e      	cmp	r3, #110	@ 0x6e
 800a892:	d809      	bhi.n	800a8a8 <_scanf_float+0x138>
 800a894:	2b60      	cmp	r3, #96	@ 0x60
 800a896:	d8b2      	bhi.n	800a7fe <_scanf_float+0x8e>
 800a898:	2b54      	cmp	r3, #84	@ 0x54
 800a89a:	d07b      	beq.n	800a994 <_scanf_float+0x224>
 800a89c:	2b59      	cmp	r3, #89	@ 0x59
 800a89e:	d199      	bne.n	800a7d4 <_scanf_float+0x64>
 800a8a0:	2d07      	cmp	r5, #7
 800a8a2:	d197      	bne.n	800a7d4 <_scanf_float+0x64>
 800a8a4:	2508      	movs	r5, #8
 800a8a6:	e02c      	b.n	800a902 <_scanf_float+0x192>
 800a8a8:	2b74      	cmp	r3, #116	@ 0x74
 800a8aa:	d073      	beq.n	800a994 <_scanf_float+0x224>
 800a8ac:	2b79      	cmp	r3, #121	@ 0x79
 800a8ae:	e7f6      	b.n	800a89e <_scanf_float+0x12e>
 800a8b0:	6821      	ldr	r1, [r4, #0]
 800a8b2:	05c8      	lsls	r0, r1, #23
 800a8b4:	d51b      	bpl.n	800a8ee <_scanf_float+0x17e>
 800a8b6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a8ba:	6021      	str	r1, [r4, #0]
 800a8bc:	f109 0901 	add.w	r9, r9, #1
 800a8c0:	f1bb 0f00 	cmp.w	fp, #0
 800a8c4:	d003      	beq.n	800a8ce <_scanf_float+0x15e>
 800a8c6:	3201      	adds	r2, #1
 800a8c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8cc:	60a2      	str	r2, [r4, #8]
 800a8ce:	68a3      	ldr	r3, [r4, #8]
 800a8d0:	3b01      	subs	r3, #1
 800a8d2:	60a3      	str	r3, [r4, #8]
 800a8d4:	6923      	ldr	r3, [r4, #16]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	6123      	str	r3, [r4, #16]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	607b      	str	r3, [r7, #4]
 800a8e2:	f340 8087 	ble.w	800a9f4 <_scanf_float+0x284>
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	603b      	str	r3, [r7, #0]
 800a8ec:	e765      	b.n	800a7ba <_scanf_float+0x4a>
 800a8ee:	eb1a 0105 	adds.w	r1, sl, r5
 800a8f2:	f47f af6f 	bne.w	800a7d4 <_scanf_float+0x64>
 800a8f6:	6822      	ldr	r2, [r4, #0]
 800a8f8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a8fc:	6022      	str	r2, [r4, #0]
 800a8fe:	460d      	mov	r5, r1
 800a900:	468a      	mov	sl, r1
 800a902:	f806 3b01 	strb.w	r3, [r6], #1
 800a906:	e7e2      	b.n	800a8ce <_scanf_float+0x15e>
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	0610      	lsls	r0, r2, #24
 800a90c:	f57f af62 	bpl.w	800a7d4 <_scanf_float+0x64>
 800a910:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a914:	6022      	str	r2, [r4, #0]
 800a916:	e7f4      	b.n	800a902 <_scanf_float+0x192>
 800a918:	f1ba 0f00 	cmp.w	sl, #0
 800a91c:	d10e      	bne.n	800a93c <_scanf_float+0x1cc>
 800a91e:	f1b9 0f00 	cmp.w	r9, #0
 800a922:	d10e      	bne.n	800a942 <_scanf_float+0x1d2>
 800a924:	6822      	ldr	r2, [r4, #0]
 800a926:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a92a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a92e:	d108      	bne.n	800a942 <_scanf_float+0x1d2>
 800a930:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a934:	6022      	str	r2, [r4, #0]
 800a936:	f04f 0a01 	mov.w	sl, #1
 800a93a:	e7e2      	b.n	800a902 <_scanf_float+0x192>
 800a93c:	f1ba 0f02 	cmp.w	sl, #2
 800a940:	d055      	beq.n	800a9ee <_scanf_float+0x27e>
 800a942:	2d01      	cmp	r5, #1
 800a944:	d002      	beq.n	800a94c <_scanf_float+0x1dc>
 800a946:	2d04      	cmp	r5, #4
 800a948:	f47f af44 	bne.w	800a7d4 <_scanf_float+0x64>
 800a94c:	3501      	adds	r5, #1
 800a94e:	b2ed      	uxtb	r5, r5
 800a950:	e7d7      	b.n	800a902 <_scanf_float+0x192>
 800a952:	f1ba 0f01 	cmp.w	sl, #1
 800a956:	f47f af3d 	bne.w	800a7d4 <_scanf_float+0x64>
 800a95a:	f04f 0a02 	mov.w	sl, #2
 800a95e:	e7d0      	b.n	800a902 <_scanf_float+0x192>
 800a960:	b97d      	cbnz	r5, 800a982 <_scanf_float+0x212>
 800a962:	f1b9 0f00 	cmp.w	r9, #0
 800a966:	f47f af38 	bne.w	800a7da <_scanf_float+0x6a>
 800a96a:	6822      	ldr	r2, [r4, #0]
 800a96c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a970:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a974:	f040 8108 	bne.w	800ab88 <_scanf_float+0x418>
 800a978:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a97c:	6022      	str	r2, [r4, #0]
 800a97e:	2501      	movs	r5, #1
 800a980:	e7bf      	b.n	800a902 <_scanf_float+0x192>
 800a982:	2d03      	cmp	r5, #3
 800a984:	d0e2      	beq.n	800a94c <_scanf_float+0x1dc>
 800a986:	2d05      	cmp	r5, #5
 800a988:	e7de      	b.n	800a948 <_scanf_float+0x1d8>
 800a98a:	2d02      	cmp	r5, #2
 800a98c:	f47f af22 	bne.w	800a7d4 <_scanf_float+0x64>
 800a990:	2503      	movs	r5, #3
 800a992:	e7b6      	b.n	800a902 <_scanf_float+0x192>
 800a994:	2d06      	cmp	r5, #6
 800a996:	f47f af1d 	bne.w	800a7d4 <_scanf_float+0x64>
 800a99a:	2507      	movs	r5, #7
 800a99c:	e7b1      	b.n	800a902 <_scanf_float+0x192>
 800a99e:	6822      	ldr	r2, [r4, #0]
 800a9a0:	0591      	lsls	r1, r2, #22
 800a9a2:	f57f af17 	bpl.w	800a7d4 <_scanf_float+0x64>
 800a9a6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a9aa:	6022      	str	r2, [r4, #0]
 800a9ac:	f8cd 9008 	str.w	r9, [sp, #8]
 800a9b0:	e7a7      	b.n	800a902 <_scanf_float+0x192>
 800a9b2:	6822      	ldr	r2, [r4, #0]
 800a9b4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a9b8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a9bc:	d006      	beq.n	800a9cc <_scanf_float+0x25c>
 800a9be:	0550      	lsls	r0, r2, #21
 800a9c0:	f57f af08 	bpl.w	800a7d4 <_scanf_float+0x64>
 800a9c4:	f1b9 0f00 	cmp.w	r9, #0
 800a9c8:	f000 80de 	beq.w	800ab88 <_scanf_float+0x418>
 800a9cc:	0591      	lsls	r1, r2, #22
 800a9ce:	bf58      	it	pl
 800a9d0:	9902      	ldrpl	r1, [sp, #8]
 800a9d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a9d6:	bf58      	it	pl
 800a9d8:	eba9 0101 	subpl.w	r1, r9, r1
 800a9dc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a9e0:	bf58      	it	pl
 800a9e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a9e6:	6022      	str	r2, [r4, #0]
 800a9e8:	f04f 0900 	mov.w	r9, #0
 800a9ec:	e789      	b.n	800a902 <_scanf_float+0x192>
 800a9ee:	f04f 0a03 	mov.w	sl, #3
 800a9f2:	e786      	b.n	800a902 <_scanf_float+0x192>
 800a9f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a9f8:	4639      	mov	r1, r7
 800a9fa:	4640      	mov	r0, r8
 800a9fc:	4798      	blx	r3
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	f43f aedb 	beq.w	800a7ba <_scanf_float+0x4a>
 800aa04:	e6e6      	b.n	800a7d4 <_scanf_float+0x64>
 800aa06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa0e:	463a      	mov	r2, r7
 800aa10:	4640      	mov	r0, r8
 800aa12:	4798      	blx	r3
 800aa14:	6923      	ldr	r3, [r4, #16]
 800aa16:	3b01      	subs	r3, #1
 800aa18:	6123      	str	r3, [r4, #16]
 800aa1a:	e6e8      	b.n	800a7ee <_scanf_float+0x7e>
 800aa1c:	1e6b      	subs	r3, r5, #1
 800aa1e:	2b06      	cmp	r3, #6
 800aa20:	d824      	bhi.n	800aa6c <_scanf_float+0x2fc>
 800aa22:	2d02      	cmp	r5, #2
 800aa24:	d836      	bhi.n	800aa94 <_scanf_float+0x324>
 800aa26:	9b01      	ldr	r3, [sp, #4]
 800aa28:	429e      	cmp	r6, r3
 800aa2a:	f67f aee4 	bls.w	800a7f6 <_scanf_float+0x86>
 800aa2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa36:	463a      	mov	r2, r7
 800aa38:	4640      	mov	r0, r8
 800aa3a:	4798      	blx	r3
 800aa3c:	6923      	ldr	r3, [r4, #16]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	6123      	str	r3, [r4, #16]
 800aa42:	e7f0      	b.n	800aa26 <_scanf_float+0x2b6>
 800aa44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa48:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800aa4c:	463a      	mov	r2, r7
 800aa4e:	4640      	mov	r0, r8
 800aa50:	4798      	blx	r3
 800aa52:	6923      	ldr	r3, [r4, #16]
 800aa54:	3b01      	subs	r3, #1
 800aa56:	6123      	str	r3, [r4, #16]
 800aa58:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa5c:	fa5f fa8a 	uxtb.w	sl, sl
 800aa60:	f1ba 0f02 	cmp.w	sl, #2
 800aa64:	d1ee      	bne.n	800aa44 <_scanf_float+0x2d4>
 800aa66:	3d03      	subs	r5, #3
 800aa68:	b2ed      	uxtb	r5, r5
 800aa6a:	1b76      	subs	r6, r6, r5
 800aa6c:	6823      	ldr	r3, [r4, #0]
 800aa6e:	05da      	lsls	r2, r3, #23
 800aa70:	d530      	bpl.n	800aad4 <_scanf_float+0x364>
 800aa72:	055b      	lsls	r3, r3, #21
 800aa74:	d511      	bpl.n	800aa9a <_scanf_float+0x32a>
 800aa76:	9b01      	ldr	r3, [sp, #4]
 800aa78:	429e      	cmp	r6, r3
 800aa7a:	f67f aebc 	bls.w	800a7f6 <_scanf_float+0x86>
 800aa7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa86:	463a      	mov	r2, r7
 800aa88:	4640      	mov	r0, r8
 800aa8a:	4798      	blx	r3
 800aa8c:	6923      	ldr	r3, [r4, #16]
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	6123      	str	r3, [r4, #16]
 800aa92:	e7f0      	b.n	800aa76 <_scanf_float+0x306>
 800aa94:	46aa      	mov	sl, r5
 800aa96:	46b3      	mov	fp, r6
 800aa98:	e7de      	b.n	800aa58 <_scanf_float+0x2e8>
 800aa9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800aa9e:	6923      	ldr	r3, [r4, #16]
 800aaa0:	2965      	cmp	r1, #101	@ 0x65
 800aaa2:	f103 33ff 	add.w	r3, r3, #4294967295
 800aaa6:	f106 35ff 	add.w	r5, r6, #4294967295
 800aaaa:	6123      	str	r3, [r4, #16]
 800aaac:	d00c      	beq.n	800aac8 <_scanf_float+0x358>
 800aaae:	2945      	cmp	r1, #69	@ 0x45
 800aab0:	d00a      	beq.n	800aac8 <_scanf_float+0x358>
 800aab2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aab6:	463a      	mov	r2, r7
 800aab8:	4640      	mov	r0, r8
 800aaba:	4798      	blx	r3
 800aabc:	6923      	ldr	r3, [r4, #16]
 800aabe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800aac2:	3b01      	subs	r3, #1
 800aac4:	1eb5      	subs	r5, r6, #2
 800aac6:	6123      	str	r3, [r4, #16]
 800aac8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aacc:	463a      	mov	r2, r7
 800aace:	4640      	mov	r0, r8
 800aad0:	4798      	blx	r3
 800aad2:	462e      	mov	r6, r5
 800aad4:	6822      	ldr	r2, [r4, #0]
 800aad6:	f012 0210 	ands.w	r2, r2, #16
 800aada:	d001      	beq.n	800aae0 <_scanf_float+0x370>
 800aadc:	2000      	movs	r0, #0
 800aade:	e68b      	b.n	800a7f8 <_scanf_float+0x88>
 800aae0:	7032      	strb	r2, [r6, #0]
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aae8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaec:	d11c      	bne.n	800ab28 <_scanf_float+0x3b8>
 800aaee:	9b02      	ldr	r3, [sp, #8]
 800aaf0:	454b      	cmp	r3, r9
 800aaf2:	eba3 0209 	sub.w	r2, r3, r9
 800aaf6:	d123      	bne.n	800ab40 <_scanf_float+0x3d0>
 800aaf8:	9901      	ldr	r1, [sp, #4]
 800aafa:	2200      	movs	r2, #0
 800aafc:	4640      	mov	r0, r8
 800aafe:	f002 fc0b 	bl	800d318 <_strtod_r>
 800ab02:	9b03      	ldr	r3, [sp, #12]
 800ab04:	6821      	ldr	r1, [r4, #0]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f011 0f02 	tst.w	r1, #2
 800ab0c:	ec57 6b10 	vmov	r6, r7, d0
 800ab10:	f103 0204 	add.w	r2, r3, #4
 800ab14:	d01f      	beq.n	800ab56 <_scanf_float+0x3e6>
 800ab16:	9903      	ldr	r1, [sp, #12]
 800ab18:	600a      	str	r2, [r1, #0]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	e9c3 6700 	strd	r6, r7, [r3]
 800ab20:	68e3      	ldr	r3, [r4, #12]
 800ab22:	3301      	adds	r3, #1
 800ab24:	60e3      	str	r3, [r4, #12]
 800ab26:	e7d9      	b.n	800aadc <_scanf_float+0x36c>
 800ab28:	9b04      	ldr	r3, [sp, #16]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0e4      	beq.n	800aaf8 <_scanf_float+0x388>
 800ab2e:	9905      	ldr	r1, [sp, #20]
 800ab30:	230a      	movs	r3, #10
 800ab32:	3101      	adds	r1, #1
 800ab34:	4640      	mov	r0, r8
 800ab36:	f002 fc6f 	bl	800d418 <_strtol_r>
 800ab3a:	9b04      	ldr	r3, [sp, #16]
 800ab3c:	9e05      	ldr	r6, [sp, #20]
 800ab3e:	1ac2      	subs	r2, r0, r3
 800ab40:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ab44:	429e      	cmp	r6, r3
 800ab46:	bf28      	it	cs
 800ab48:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ab4c:	4910      	ldr	r1, [pc, #64]	@ (800ab90 <_scanf_float+0x420>)
 800ab4e:	4630      	mov	r0, r6
 800ab50:	f000 f8f6 	bl	800ad40 <siprintf>
 800ab54:	e7d0      	b.n	800aaf8 <_scanf_float+0x388>
 800ab56:	f011 0f04 	tst.w	r1, #4
 800ab5a:	9903      	ldr	r1, [sp, #12]
 800ab5c:	600a      	str	r2, [r1, #0]
 800ab5e:	d1dc      	bne.n	800ab1a <_scanf_float+0x3aa>
 800ab60:	681d      	ldr	r5, [r3, #0]
 800ab62:	4632      	mov	r2, r6
 800ab64:	463b      	mov	r3, r7
 800ab66:	4630      	mov	r0, r6
 800ab68:	4639      	mov	r1, r7
 800ab6a:	f7f5 ffe7 	bl	8000b3c <__aeabi_dcmpun>
 800ab6e:	b128      	cbz	r0, 800ab7c <_scanf_float+0x40c>
 800ab70:	4808      	ldr	r0, [pc, #32]	@ (800ab94 <_scanf_float+0x424>)
 800ab72:	f000 f9c9 	bl	800af08 <nanf>
 800ab76:	ed85 0a00 	vstr	s0, [r5]
 800ab7a:	e7d1      	b.n	800ab20 <_scanf_float+0x3b0>
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	4639      	mov	r1, r7
 800ab80:	f7f6 f83a 	bl	8000bf8 <__aeabi_d2f>
 800ab84:	6028      	str	r0, [r5, #0]
 800ab86:	e7cb      	b.n	800ab20 <_scanf_float+0x3b0>
 800ab88:	f04f 0900 	mov.w	r9, #0
 800ab8c:	e629      	b.n	800a7e2 <_scanf_float+0x72>
 800ab8e:	bf00      	nop
 800ab90:	0800e7e4 	.word	0x0800e7e4
 800ab94:	0800eb7d 	.word	0x0800eb7d

0800ab98 <std>:
 800ab98:	2300      	movs	r3, #0
 800ab9a:	b510      	push	{r4, lr}
 800ab9c:	4604      	mov	r4, r0
 800ab9e:	e9c0 3300 	strd	r3, r3, [r0]
 800aba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aba6:	6083      	str	r3, [r0, #8]
 800aba8:	8181      	strh	r1, [r0, #12]
 800abaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800abac:	81c2      	strh	r2, [r0, #14]
 800abae:	6183      	str	r3, [r0, #24]
 800abb0:	4619      	mov	r1, r3
 800abb2:	2208      	movs	r2, #8
 800abb4:	305c      	adds	r0, #92	@ 0x5c
 800abb6:	f000 f926 	bl	800ae06 <memset>
 800abba:	4b0d      	ldr	r3, [pc, #52]	@ (800abf0 <std+0x58>)
 800abbc:	6263      	str	r3, [r4, #36]	@ 0x24
 800abbe:	4b0d      	ldr	r3, [pc, #52]	@ (800abf4 <std+0x5c>)
 800abc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abc2:	4b0d      	ldr	r3, [pc, #52]	@ (800abf8 <std+0x60>)
 800abc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abc6:	4b0d      	ldr	r3, [pc, #52]	@ (800abfc <std+0x64>)
 800abc8:	6323      	str	r3, [r4, #48]	@ 0x30
 800abca:	4b0d      	ldr	r3, [pc, #52]	@ (800ac00 <std+0x68>)
 800abcc:	6224      	str	r4, [r4, #32]
 800abce:	429c      	cmp	r4, r3
 800abd0:	d006      	beq.n	800abe0 <std+0x48>
 800abd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abd6:	4294      	cmp	r4, r2
 800abd8:	d002      	beq.n	800abe0 <std+0x48>
 800abda:	33d0      	adds	r3, #208	@ 0xd0
 800abdc:	429c      	cmp	r4, r3
 800abde:	d105      	bne.n	800abec <std+0x54>
 800abe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abe8:	f000 b98a 	b.w	800af00 <__retarget_lock_init_recursive>
 800abec:	bd10      	pop	{r4, pc}
 800abee:	bf00      	nop
 800abf0:	0800ad81 	.word	0x0800ad81
 800abf4:	0800ada3 	.word	0x0800ada3
 800abf8:	0800addb 	.word	0x0800addb
 800abfc:	0800adff 	.word	0x0800adff
 800ac00:	20001800 	.word	0x20001800

0800ac04 <stdio_exit_handler>:
 800ac04:	4a02      	ldr	r2, [pc, #8]	@ (800ac10 <stdio_exit_handler+0xc>)
 800ac06:	4903      	ldr	r1, [pc, #12]	@ (800ac14 <stdio_exit_handler+0x10>)
 800ac08:	4803      	ldr	r0, [pc, #12]	@ (800ac18 <stdio_exit_handler+0x14>)
 800ac0a:	f000 b869 	b.w	800ace0 <_fwalk_sglue>
 800ac0e:	bf00      	nop
 800ac10:	2000011c 	.word	0x2000011c
 800ac14:	0800da59 	.word	0x0800da59
 800ac18:	2000012c 	.word	0x2000012c

0800ac1c <cleanup_stdio>:
 800ac1c:	6841      	ldr	r1, [r0, #4]
 800ac1e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac50 <cleanup_stdio+0x34>)
 800ac20:	4299      	cmp	r1, r3
 800ac22:	b510      	push	{r4, lr}
 800ac24:	4604      	mov	r4, r0
 800ac26:	d001      	beq.n	800ac2c <cleanup_stdio+0x10>
 800ac28:	f002 ff16 	bl	800da58 <_fflush_r>
 800ac2c:	68a1      	ldr	r1, [r4, #8]
 800ac2e:	4b09      	ldr	r3, [pc, #36]	@ (800ac54 <cleanup_stdio+0x38>)
 800ac30:	4299      	cmp	r1, r3
 800ac32:	d002      	beq.n	800ac3a <cleanup_stdio+0x1e>
 800ac34:	4620      	mov	r0, r4
 800ac36:	f002 ff0f 	bl	800da58 <_fflush_r>
 800ac3a:	68e1      	ldr	r1, [r4, #12]
 800ac3c:	4b06      	ldr	r3, [pc, #24]	@ (800ac58 <cleanup_stdio+0x3c>)
 800ac3e:	4299      	cmp	r1, r3
 800ac40:	d004      	beq.n	800ac4c <cleanup_stdio+0x30>
 800ac42:	4620      	mov	r0, r4
 800ac44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac48:	f002 bf06 	b.w	800da58 <_fflush_r>
 800ac4c:	bd10      	pop	{r4, pc}
 800ac4e:	bf00      	nop
 800ac50:	20001800 	.word	0x20001800
 800ac54:	20001868 	.word	0x20001868
 800ac58:	200018d0 	.word	0x200018d0

0800ac5c <global_stdio_init.part.0>:
 800ac5c:	b510      	push	{r4, lr}
 800ac5e:	4b0b      	ldr	r3, [pc, #44]	@ (800ac8c <global_stdio_init.part.0+0x30>)
 800ac60:	4c0b      	ldr	r4, [pc, #44]	@ (800ac90 <global_stdio_init.part.0+0x34>)
 800ac62:	4a0c      	ldr	r2, [pc, #48]	@ (800ac94 <global_stdio_init.part.0+0x38>)
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	4620      	mov	r0, r4
 800ac68:	2200      	movs	r2, #0
 800ac6a:	2104      	movs	r1, #4
 800ac6c:	f7ff ff94 	bl	800ab98 <std>
 800ac70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac74:	2201      	movs	r2, #1
 800ac76:	2109      	movs	r1, #9
 800ac78:	f7ff ff8e 	bl	800ab98 <std>
 800ac7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac80:	2202      	movs	r2, #2
 800ac82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac86:	2112      	movs	r1, #18
 800ac88:	f7ff bf86 	b.w	800ab98 <std>
 800ac8c:	20001938 	.word	0x20001938
 800ac90:	20001800 	.word	0x20001800
 800ac94:	0800ac05 	.word	0x0800ac05

0800ac98 <__sfp_lock_acquire>:
 800ac98:	4801      	ldr	r0, [pc, #4]	@ (800aca0 <__sfp_lock_acquire+0x8>)
 800ac9a:	f000 b932 	b.w	800af02 <__retarget_lock_acquire_recursive>
 800ac9e:	bf00      	nop
 800aca0:	20001941 	.word	0x20001941

0800aca4 <__sfp_lock_release>:
 800aca4:	4801      	ldr	r0, [pc, #4]	@ (800acac <__sfp_lock_release+0x8>)
 800aca6:	f000 b92d 	b.w	800af04 <__retarget_lock_release_recursive>
 800acaa:	bf00      	nop
 800acac:	20001941 	.word	0x20001941

0800acb0 <__sinit>:
 800acb0:	b510      	push	{r4, lr}
 800acb2:	4604      	mov	r4, r0
 800acb4:	f7ff fff0 	bl	800ac98 <__sfp_lock_acquire>
 800acb8:	6a23      	ldr	r3, [r4, #32]
 800acba:	b11b      	cbz	r3, 800acc4 <__sinit+0x14>
 800acbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acc0:	f7ff bff0 	b.w	800aca4 <__sfp_lock_release>
 800acc4:	4b04      	ldr	r3, [pc, #16]	@ (800acd8 <__sinit+0x28>)
 800acc6:	6223      	str	r3, [r4, #32]
 800acc8:	4b04      	ldr	r3, [pc, #16]	@ (800acdc <__sinit+0x2c>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d1f5      	bne.n	800acbc <__sinit+0xc>
 800acd0:	f7ff ffc4 	bl	800ac5c <global_stdio_init.part.0>
 800acd4:	e7f2      	b.n	800acbc <__sinit+0xc>
 800acd6:	bf00      	nop
 800acd8:	0800ac1d 	.word	0x0800ac1d
 800acdc:	20001938 	.word	0x20001938

0800ace0 <_fwalk_sglue>:
 800ace0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ace4:	4607      	mov	r7, r0
 800ace6:	4688      	mov	r8, r1
 800ace8:	4614      	mov	r4, r2
 800acea:	2600      	movs	r6, #0
 800acec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acf0:	f1b9 0901 	subs.w	r9, r9, #1
 800acf4:	d505      	bpl.n	800ad02 <_fwalk_sglue+0x22>
 800acf6:	6824      	ldr	r4, [r4, #0]
 800acf8:	2c00      	cmp	r4, #0
 800acfa:	d1f7      	bne.n	800acec <_fwalk_sglue+0xc>
 800acfc:	4630      	mov	r0, r6
 800acfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad02:	89ab      	ldrh	r3, [r5, #12]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d907      	bls.n	800ad18 <_fwalk_sglue+0x38>
 800ad08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	d003      	beq.n	800ad18 <_fwalk_sglue+0x38>
 800ad10:	4629      	mov	r1, r5
 800ad12:	4638      	mov	r0, r7
 800ad14:	47c0      	blx	r8
 800ad16:	4306      	orrs	r6, r0
 800ad18:	3568      	adds	r5, #104	@ 0x68
 800ad1a:	e7e9      	b.n	800acf0 <_fwalk_sglue+0x10>

0800ad1c <iprintf>:
 800ad1c:	b40f      	push	{r0, r1, r2, r3}
 800ad1e:	b507      	push	{r0, r1, r2, lr}
 800ad20:	4906      	ldr	r1, [pc, #24]	@ (800ad3c <iprintf+0x20>)
 800ad22:	ab04      	add	r3, sp, #16
 800ad24:	6808      	ldr	r0, [r1, #0]
 800ad26:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad2a:	6881      	ldr	r1, [r0, #8]
 800ad2c:	9301      	str	r3, [sp, #4]
 800ad2e:	f002 fcf7 	bl	800d720 <_vfiprintf_r>
 800ad32:	b003      	add	sp, #12
 800ad34:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad38:	b004      	add	sp, #16
 800ad3a:	4770      	bx	lr
 800ad3c:	20000128 	.word	0x20000128

0800ad40 <siprintf>:
 800ad40:	b40e      	push	{r1, r2, r3}
 800ad42:	b500      	push	{lr}
 800ad44:	b09c      	sub	sp, #112	@ 0x70
 800ad46:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad48:	9002      	str	r0, [sp, #8]
 800ad4a:	9006      	str	r0, [sp, #24]
 800ad4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad50:	4809      	ldr	r0, [pc, #36]	@ (800ad78 <siprintf+0x38>)
 800ad52:	9107      	str	r1, [sp, #28]
 800ad54:	9104      	str	r1, [sp, #16]
 800ad56:	4909      	ldr	r1, [pc, #36]	@ (800ad7c <siprintf+0x3c>)
 800ad58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad5c:	9105      	str	r1, [sp, #20]
 800ad5e:	6800      	ldr	r0, [r0, #0]
 800ad60:	9301      	str	r3, [sp, #4]
 800ad62:	a902      	add	r1, sp, #8
 800ad64:	f002 fbb6 	bl	800d4d4 <_svfiprintf_r>
 800ad68:	9b02      	ldr	r3, [sp, #8]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	701a      	strb	r2, [r3, #0]
 800ad6e:	b01c      	add	sp, #112	@ 0x70
 800ad70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad74:	b003      	add	sp, #12
 800ad76:	4770      	bx	lr
 800ad78:	20000128 	.word	0x20000128
 800ad7c:	ffff0208 	.word	0xffff0208

0800ad80 <__sread>:
 800ad80:	b510      	push	{r4, lr}
 800ad82:	460c      	mov	r4, r1
 800ad84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad88:	f000 f86c 	bl	800ae64 <_read_r>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	bfab      	itete	ge
 800ad90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad92:	89a3      	ldrhlt	r3, [r4, #12]
 800ad94:	181b      	addge	r3, r3, r0
 800ad96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad9a:	bfac      	ite	ge
 800ad9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad9e:	81a3      	strhlt	r3, [r4, #12]
 800ada0:	bd10      	pop	{r4, pc}

0800ada2 <__swrite>:
 800ada2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ada6:	461f      	mov	r7, r3
 800ada8:	898b      	ldrh	r3, [r1, #12]
 800adaa:	05db      	lsls	r3, r3, #23
 800adac:	4605      	mov	r5, r0
 800adae:	460c      	mov	r4, r1
 800adb0:	4616      	mov	r6, r2
 800adb2:	d505      	bpl.n	800adc0 <__swrite+0x1e>
 800adb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb8:	2302      	movs	r3, #2
 800adba:	2200      	movs	r2, #0
 800adbc:	f000 f840 	bl	800ae40 <_lseek_r>
 800adc0:	89a3      	ldrh	r3, [r4, #12]
 800adc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adca:	81a3      	strh	r3, [r4, #12]
 800adcc:	4632      	mov	r2, r6
 800adce:	463b      	mov	r3, r7
 800add0:	4628      	mov	r0, r5
 800add2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800add6:	f000 b857 	b.w	800ae88 <_write_r>

0800adda <__sseek>:
 800adda:	b510      	push	{r4, lr}
 800addc:	460c      	mov	r4, r1
 800adde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ade2:	f000 f82d 	bl	800ae40 <_lseek_r>
 800ade6:	1c43      	adds	r3, r0, #1
 800ade8:	89a3      	ldrh	r3, [r4, #12]
 800adea:	bf15      	itete	ne
 800adec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adf6:	81a3      	strheq	r3, [r4, #12]
 800adf8:	bf18      	it	ne
 800adfa:	81a3      	strhne	r3, [r4, #12]
 800adfc:	bd10      	pop	{r4, pc}

0800adfe <__sclose>:
 800adfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae02:	f000 b80d 	b.w	800ae20 <_close_r>

0800ae06 <memset>:
 800ae06:	4402      	add	r2, r0
 800ae08:	4603      	mov	r3, r0
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d100      	bne.n	800ae10 <memset+0xa>
 800ae0e:	4770      	bx	lr
 800ae10:	f803 1b01 	strb.w	r1, [r3], #1
 800ae14:	e7f9      	b.n	800ae0a <memset+0x4>
	...

0800ae18 <_localeconv_r>:
 800ae18:	4800      	ldr	r0, [pc, #0]	@ (800ae1c <_localeconv_r+0x4>)
 800ae1a:	4770      	bx	lr
 800ae1c:	20000268 	.word	0x20000268

0800ae20 <_close_r>:
 800ae20:	b538      	push	{r3, r4, r5, lr}
 800ae22:	4d06      	ldr	r5, [pc, #24]	@ (800ae3c <_close_r+0x1c>)
 800ae24:	2300      	movs	r3, #0
 800ae26:	4604      	mov	r4, r0
 800ae28:	4608      	mov	r0, r1
 800ae2a:	602b      	str	r3, [r5, #0]
 800ae2c:	f7f6 ff3a 	bl	8001ca4 <_close>
 800ae30:	1c43      	adds	r3, r0, #1
 800ae32:	d102      	bne.n	800ae3a <_close_r+0x1a>
 800ae34:	682b      	ldr	r3, [r5, #0]
 800ae36:	b103      	cbz	r3, 800ae3a <_close_r+0x1a>
 800ae38:	6023      	str	r3, [r4, #0]
 800ae3a:	bd38      	pop	{r3, r4, r5, pc}
 800ae3c:	2000193c 	.word	0x2000193c

0800ae40 <_lseek_r>:
 800ae40:	b538      	push	{r3, r4, r5, lr}
 800ae42:	4d07      	ldr	r5, [pc, #28]	@ (800ae60 <_lseek_r+0x20>)
 800ae44:	4604      	mov	r4, r0
 800ae46:	4608      	mov	r0, r1
 800ae48:	4611      	mov	r1, r2
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	602a      	str	r2, [r5, #0]
 800ae4e:	461a      	mov	r2, r3
 800ae50:	f7f6 ff4f 	bl	8001cf2 <_lseek>
 800ae54:	1c43      	adds	r3, r0, #1
 800ae56:	d102      	bne.n	800ae5e <_lseek_r+0x1e>
 800ae58:	682b      	ldr	r3, [r5, #0]
 800ae5a:	b103      	cbz	r3, 800ae5e <_lseek_r+0x1e>
 800ae5c:	6023      	str	r3, [r4, #0]
 800ae5e:	bd38      	pop	{r3, r4, r5, pc}
 800ae60:	2000193c 	.word	0x2000193c

0800ae64 <_read_r>:
 800ae64:	b538      	push	{r3, r4, r5, lr}
 800ae66:	4d07      	ldr	r5, [pc, #28]	@ (800ae84 <_read_r+0x20>)
 800ae68:	4604      	mov	r4, r0
 800ae6a:	4608      	mov	r0, r1
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	2200      	movs	r2, #0
 800ae70:	602a      	str	r2, [r5, #0]
 800ae72:	461a      	mov	r2, r3
 800ae74:	f7f6 fef9 	bl	8001c6a <_read>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_read_r+0x1e>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_read_r+0x1e>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	2000193c 	.word	0x2000193c

0800ae88 <_write_r>:
 800ae88:	b538      	push	{r3, r4, r5, lr}
 800ae8a:	4d07      	ldr	r5, [pc, #28]	@ (800aea8 <_write_r+0x20>)
 800ae8c:	4604      	mov	r4, r0
 800ae8e:	4608      	mov	r0, r1
 800ae90:	4611      	mov	r1, r2
 800ae92:	2200      	movs	r2, #0
 800ae94:	602a      	str	r2, [r5, #0]
 800ae96:	461a      	mov	r2, r3
 800ae98:	f7f6 f8d3 	bl	8001042 <_write>
 800ae9c:	1c43      	adds	r3, r0, #1
 800ae9e:	d102      	bne.n	800aea6 <_write_r+0x1e>
 800aea0:	682b      	ldr	r3, [r5, #0]
 800aea2:	b103      	cbz	r3, 800aea6 <_write_r+0x1e>
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	bd38      	pop	{r3, r4, r5, pc}
 800aea8:	2000193c 	.word	0x2000193c

0800aeac <__errno>:
 800aeac:	4b01      	ldr	r3, [pc, #4]	@ (800aeb4 <__errno+0x8>)
 800aeae:	6818      	ldr	r0, [r3, #0]
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	20000128 	.word	0x20000128

0800aeb8 <__libc_init_array>:
 800aeb8:	b570      	push	{r4, r5, r6, lr}
 800aeba:	4d0d      	ldr	r5, [pc, #52]	@ (800aef0 <__libc_init_array+0x38>)
 800aebc:	4c0d      	ldr	r4, [pc, #52]	@ (800aef4 <__libc_init_array+0x3c>)
 800aebe:	1b64      	subs	r4, r4, r5
 800aec0:	10a4      	asrs	r4, r4, #2
 800aec2:	2600      	movs	r6, #0
 800aec4:	42a6      	cmp	r6, r4
 800aec6:	d109      	bne.n	800aedc <__libc_init_array+0x24>
 800aec8:	4d0b      	ldr	r5, [pc, #44]	@ (800aef8 <__libc_init_array+0x40>)
 800aeca:	4c0c      	ldr	r4, [pc, #48]	@ (800aefc <__libc_init_array+0x44>)
 800aecc:	f003 fbf4 	bl	800e6b8 <_init>
 800aed0:	1b64      	subs	r4, r4, r5
 800aed2:	10a4      	asrs	r4, r4, #2
 800aed4:	2600      	movs	r6, #0
 800aed6:	42a6      	cmp	r6, r4
 800aed8:	d105      	bne.n	800aee6 <__libc_init_array+0x2e>
 800aeda:	bd70      	pop	{r4, r5, r6, pc}
 800aedc:	f855 3b04 	ldr.w	r3, [r5], #4
 800aee0:	4798      	blx	r3
 800aee2:	3601      	adds	r6, #1
 800aee4:	e7ee      	b.n	800aec4 <__libc_init_array+0xc>
 800aee6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeea:	4798      	blx	r3
 800aeec:	3601      	adds	r6, #1
 800aeee:	e7f2      	b.n	800aed6 <__libc_init_array+0x1e>
 800aef0:	0800ebe8 	.word	0x0800ebe8
 800aef4:	0800ebe8 	.word	0x0800ebe8
 800aef8:	0800ebe8 	.word	0x0800ebe8
 800aefc:	0800ebec 	.word	0x0800ebec

0800af00 <__retarget_lock_init_recursive>:
 800af00:	4770      	bx	lr

0800af02 <__retarget_lock_acquire_recursive>:
 800af02:	4770      	bx	lr

0800af04 <__retarget_lock_release_recursive>:
 800af04:	4770      	bx	lr
	...

0800af08 <nanf>:
 800af08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800af10 <nanf+0x8>
 800af0c:	4770      	bx	lr
 800af0e:	bf00      	nop
 800af10:	7fc00000 	.word	0x7fc00000

0800af14 <quorem>:
 800af14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af18:	6903      	ldr	r3, [r0, #16]
 800af1a:	690c      	ldr	r4, [r1, #16]
 800af1c:	42a3      	cmp	r3, r4
 800af1e:	4607      	mov	r7, r0
 800af20:	db7e      	blt.n	800b020 <quorem+0x10c>
 800af22:	3c01      	subs	r4, #1
 800af24:	f101 0814 	add.w	r8, r1, #20
 800af28:	00a3      	lsls	r3, r4, #2
 800af2a:	f100 0514 	add.w	r5, r0, #20
 800af2e:	9300      	str	r3, [sp, #0]
 800af30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af34:	9301      	str	r3, [sp, #4]
 800af36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af3e:	3301      	adds	r3, #1
 800af40:	429a      	cmp	r2, r3
 800af42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af46:	fbb2 f6f3 	udiv	r6, r2, r3
 800af4a:	d32e      	bcc.n	800afaa <quorem+0x96>
 800af4c:	f04f 0a00 	mov.w	sl, #0
 800af50:	46c4      	mov	ip, r8
 800af52:	46ae      	mov	lr, r5
 800af54:	46d3      	mov	fp, sl
 800af56:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af5a:	b298      	uxth	r0, r3
 800af5c:	fb06 a000 	mla	r0, r6, r0, sl
 800af60:	0c02      	lsrs	r2, r0, #16
 800af62:	0c1b      	lsrs	r3, r3, #16
 800af64:	fb06 2303 	mla	r3, r6, r3, r2
 800af68:	f8de 2000 	ldr.w	r2, [lr]
 800af6c:	b280      	uxth	r0, r0
 800af6e:	b292      	uxth	r2, r2
 800af70:	1a12      	subs	r2, r2, r0
 800af72:	445a      	add	r2, fp
 800af74:	f8de 0000 	ldr.w	r0, [lr]
 800af78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af86:	b292      	uxth	r2, r2
 800af88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af8c:	45e1      	cmp	r9, ip
 800af8e:	f84e 2b04 	str.w	r2, [lr], #4
 800af92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af96:	d2de      	bcs.n	800af56 <quorem+0x42>
 800af98:	9b00      	ldr	r3, [sp, #0]
 800af9a:	58eb      	ldr	r3, [r5, r3]
 800af9c:	b92b      	cbnz	r3, 800afaa <quorem+0x96>
 800af9e:	9b01      	ldr	r3, [sp, #4]
 800afa0:	3b04      	subs	r3, #4
 800afa2:	429d      	cmp	r5, r3
 800afa4:	461a      	mov	r2, r3
 800afa6:	d32f      	bcc.n	800b008 <quorem+0xf4>
 800afa8:	613c      	str	r4, [r7, #16]
 800afaa:	4638      	mov	r0, r7
 800afac:	f001 f9c4 	bl	800c338 <__mcmp>
 800afb0:	2800      	cmp	r0, #0
 800afb2:	db25      	blt.n	800b000 <quorem+0xec>
 800afb4:	4629      	mov	r1, r5
 800afb6:	2000      	movs	r0, #0
 800afb8:	f858 2b04 	ldr.w	r2, [r8], #4
 800afbc:	f8d1 c000 	ldr.w	ip, [r1]
 800afc0:	fa1f fe82 	uxth.w	lr, r2
 800afc4:	fa1f f38c 	uxth.w	r3, ip
 800afc8:	eba3 030e 	sub.w	r3, r3, lr
 800afcc:	4403      	add	r3, r0
 800afce:	0c12      	lsrs	r2, r2, #16
 800afd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afd8:	b29b      	uxth	r3, r3
 800afda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afde:	45c1      	cmp	r9, r8
 800afe0:	f841 3b04 	str.w	r3, [r1], #4
 800afe4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afe8:	d2e6      	bcs.n	800afb8 <quorem+0xa4>
 800afea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aff2:	b922      	cbnz	r2, 800affe <quorem+0xea>
 800aff4:	3b04      	subs	r3, #4
 800aff6:	429d      	cmp	r5, r3
 800aff8:	461a      	mov	r2, r3
 800affa:	d30b      	bcc.n	800b014 <quorem+0x100>
 800affc:	613c      	str	r4, [r7, #16]
 800affe:	3601      	adds	r6, #1
 800b000:	4630      	mov	r0, r6
 800b002:	b003      	add	sp, #12
 800b004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b008:	6812      	ldr	r2, [r2, #0]
 800b00a:	3b04      	subs	r3, #4
 800b00c:	2a00      	cmp	r2, #0
 800b00e:	d1cb      	bne.n	800afa8 <quorem+0x94>
 800b010:	3c01      	subs	r4, #1
 800b012:	e7c6      	b.n	800afa2 <quorem+0x8e>
 800b014:	6812      	ldr	r2, [r2, #0]
 800b016:	3b04      	subs	r3, #4
 800b018:	2a00      	cmp	r2, #0
 800b01a:	d1ef      	bne.n	800affc <quorem+0xe8>
 800b01c:	3c01      	subs	r4, #1
 800b01e:	e7ea      	b.n	800aff6 <quorem+0xe2>
 800b020:	2000      	movs	r0, #0
 800b022:	e7ee      	b.n	800b002 <quorem+0xee>
 800b024:	0000      	movs	r0, r0
	...

0800b028 <_dtoa_r>:
 800b028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02c:	69c7      	ldr	r7, [r0, #28]
 800b02e:	b099      	sub	sp, #100	@ 0x64
 800b030:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b034:	ec55 4b10 	vmov	r4, r5, d0
 800b038:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b03a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b03c:	4683      	mov	fp, r0
 800b03e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b040:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b042:	b97f      	cbnz	r7, 800b064 <_dtoa_r+0x3c>
 800b044:	2010      	movs	r0, #16
 800b046:	f000 fdfd 	bl	800bc44 <malloc>
 800b04a:	4602      	mov	r2, r0
 800b04c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b050:	b920      	cbnz	r0, 800b05c <_dtoa_r+0x34>
 800b052:	4ba7      	ldr	r3, [pc, #668]	@ (800b2f0 <_dtoa_r+0x2c8>)
 800b054:	21ef      	movs	r1, #239	@ 0xef
 800b056:	48a7      	ldr	r0, [pc, #668]	@ (800b2f4 <_dtoa_r+0x2cc>)
 800b058:	f002 fe0e 	bl	800dc78 <__assert_func>
 800b05c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b060:	6007      	str	r7, [r0, #0]
 800b062:	60c7      	str	r7, [r0, #12]
 800b064:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b068:	6819      	ldr	r1, [r3, #0]
 800b06a:	b159      	cbz	r1, 800b084 <_dtoa_r+0x5c>
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	604a      	str	r2, [r1, #4]
 800b070:	2301      	movs	r3, #1
 800b072:	4093      	lsls	r3, r2
 800b074:	608b      	str	r3, [r1, #8]
 800b076:	4658      	mov	r0, fp
 800b078:	f000 feda 	bl	800be30 <_Bfree>
 800b07c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b080:	2200      	movs	r2, #0
 800b082:	601a      	str	r2, [r3, #0]
 800b084:	1e2b      	subs	r3, r5, #0
 800b086:	bfb9      	ittee	lt
 800b088:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b08c:	9303      	strlt	r3, [sp, #12]
 800b08e:	2300      	movge	r3, #0
 800b090:	6033      	strge	r3, [r6, #0]
 800b092:	9f03      	ldr	r7, [sp, #12]
 800b094:	4b98      	ldr	r3, [pc, #608]	@ (800b2f8 <_dtoa_r+0x2d0>)
 800b096:	bfbc      	itt	lt
 800b098:	2201      	movlt	r2, #1
 800b09a:	6032      	strlt	r2, [r6, #0]
 800b09c:	43bb      	bics	r3, r7
 800b09e:	d112      	bne.n	800b0c6 <_dtoa_r+0x9e>
 800b0a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b0a6:	6013      	str	r3, [r2, #0]
 800b0a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b0ac:	4323      	orrs	r3, r4
 800b0ae:	f000 854d 	beq.w	800bb4c <_dtoa_r+0xb24>
 800b0b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b30c <_dtoa_r+0x2e4>
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	f000 854f 	beq.w	800bb5c <_dtoa_r+0xb34>
 800b0be:	f10a 0303 	add.w	r3, sl, #3
 800b0c2:	f000 bd49 	b.w	800bb58 <_dtoa_r+0xb30>
 800b0c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	ec51 0b17 	vmov	r0, r1, d7
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b0d6:	f7f5 fcff 	bl	8000ad8 <__aeabi_dcmpeq>
 800b0da:	4680      	mov	r8, r0
 800b0dc:	b158      	cbz	r0, 800b0f6 <_dtoa_r+0xce>
 800b0de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	6013      	str	r3, [r2, #0]
 800b0e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0e6:	b113      	cbz	r3, 800b0ee <_dtoa_r+0xc6>
 800b0e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b0ea:	4b84      	ldr	r3, [pc, #528]	@ (800b2fc <_dtoa_r+0x2d4>)
 800b0ec:	6013      	str	r3, [r2, #0]
 800b0ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b310 <_dtoa_r+0x2e8>
 800b0f2:	f000 bd33 	b.w	800bb5c <_dtoa_r+0xb34>
 800b0f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b0fa:	aa16      	add	r2, sp, #88	@ 0x58
 800b0fc:	a917      	add	r1, sp, #92	@ 0x5c
 800b0fe:	4658      	mov	r0, fp
 800b100:	f001 fa3a 	bl	800c578 <__d2b>
 800b104:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b108:	4681      	mov	r9, r0
 800b10a:	2e00      	cmp	r6, #0
 800b10c:	d077      	beq.n	800b1fe <_dtoa_r+0x1d6>
 800b10e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b110:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b11c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b120:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b124:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b128:	4619      	mov	r1, r3
 800b12a:	2200      	movs	r2, #0
 800b12c:	4b74      	ldr	r3, [pc, #464]	@ (800b300 <_dtoa_r+0x2d8>)
 800b12e:	f7f5 f8b3 	bl	8000298 <__aeabi_dsub>
 800b132:	a369      	add	r3, pc, #420	@ (adr r3, 800b2d8 <_dtoa_r+0x2b0>)
 800b134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b138:	f7f5 fa66 	bl	8000608 <__aeabi_dmul>
 800b13c:	a368      	add	r3, pc, #416	@ (adr r3, 800b2e0 <_dtoa_r+0x2b8>)
 800b13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b142:	f7f5 f8ab 	bl	800029c <__adddf3>
 800b146:	4604      	mov	r4, r0
 800b148:	4630      	mov	r0, r6
 800b14a:	460d      	mov	r5, r1
 800b14c:	f7f5 f9f2 	bl	8000534 <__aeabi_i2d>
 800b150:	a365      	add	r3, pc, #404	@ (adr r3, 800b2e8 <_dtoa_r+0x2c0>)
 800b152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b156:	f7f5 fa57 	bl	8000608 <__aeabi_dmul>
 800b15a:	4602      	mov	r2, r0
 800b15c:	460b      	mov	r3, r1
 800b15e:	4620      	mov	r0, r4
 800b160:	4629      	mov	r1, r5
 800b162:	f7f5 f89b 	bl	800029c <__adddf3>
 800b166:	4604      	mov	r4, r0
 800b168:	460d      	mov	r5, r1
 800b16a:	f7f5 fcfd 	bl	8000b68 <__aeabi_d2iz>
 800b16e:	2200      	movs	r2, #0
 800b170:	4607      	mov	r7, r0
 800b172:	2300      	movs	r3, #0
 800b174:	4620      	mov	r0, r4
 800b176:	4629      	mov	r1, r5
 800b178:	f7f5 fcb8 	bl	8000aec <__aeabi_dcmplt>
 800b17c:	b140      	cbz	r0, 800b190 <_dtoa_r+0x168>
 800b17e:	4638      	mov	r0, r7
 800b180:	f7f5 f9d8 	bl	8000534 <__aeabi_i2d>
 800b184:	4622      	mov	r2, r4
 800b186:	462b      	mov	r3, r5
 800b188:	f7f5 fca6 	bl	8000ad8 <__aeabi_dcmpeq>
 800b18c:	b900      	cbnz	r0, 800b190 <_dtoa_r+0x168>
 800b18e:	3f01      	subs	r7, #1
 800b190:	2f16      	cmp	r7, #22
 800b192:	d851      	bhi.n	800b238 <_dtoa_r+0x210>
 800b194:	4b5b      	ldr	r3, [pc, #364]	@ (800b304 <_dtoa_r+0x2dc>)
 800b196:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1a2:	f7f5 fca3 	bl	8000aec <__aeabi_dcmplt>
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	d048      	beq.n	800b23c <_dtoa_r+0x214>
 800b1aa:	3f01      	subs	r7, #1
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800b1b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b1b2:	1b9b      	subs	r3, r3, r6
 800b1b4:	1e5a      	subs	r2, r3, #1
 800b1b6:	bf44      	itt	mi
 800b1b8:	f1c3 0801 	rsbmi	r8, r3, #1
 800b1bc:	2300      	movmi	r3, #0
 800b1be:	9208      	str	r2, [sp, #32]
 800b1c0:	bf54      	ite	pl
 800b1c2:	f04f 0800 	movpl.w	r8, #0
 800b1c6:	9308      	strmi	r3, [sp, #32]
 800b1c8:	2f00      	cmp	r7, #0
 800b1ca:	db39      	blt.n	800b240 <_dtoa_r+0x218>
 800b1cc:	9b08      	ldr	r3, [sp, #32]
 800b1ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b1d0:	443b      	add	r3, r7
 800b1d2:	9308      	str	r3, [sp, #32]
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1da:	2b09      	cmp	r3, #9
 800b1dc:	d864      	bhi.n	800b2a8 <_dtoa_r+0x280>
 800b1de:	2b05      	cmp	r3, #5
 800b1e0:	bfc4      	itt	gt
 800b1e2:	3b04      	subgt	r3, #4
 800b1e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e8:	f1a3 0302 	sub.w	r3, r3, #2
 800b1ec:	bfcc      	ite	gt
 800b1ee:	2400      	movgt	r4, #0
 800b1f0:	2401      	movle	r4, #1
 800b1f2:	2b03      	cmp	r3, #3
 800b1f4:	d863      	bhi.n	800b2be <_dtoa_r+0x296>
 800b1f6:	e8df f003 	tbb	[pc, r3]
 800b1fa:	372a      	.short	0x372a
 800b1fc:	5535      	.short	0x5535
 800b1fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b202:	441e      	add	r6, r3
 800b204:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b208:	2b20      	cmp	r3, #32
 800b20a:	bfc1      	itttt	gt
 800b20c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b210:	409f      	lslgt	r7, r3
 800b212:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b216:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b21a:	bfd6      	itet	le
 800b21c:	f1c3 0320 	rsble	r3, r3, #32
 800b220:	ea47 0003 	orrgt.w	r0, r7, r3
 800b224:	fa04 f003 	lslle.w	r0, r4, r3
 800b228:	f7f5 f974 	bl	8000514 <__aeabi_ui2d>
 800b22c:	2201      	movs	r2, #1
 800b22e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b232:	3e01      	subs	r6, #1
 800b234:	9214      	str	r2, [sp, #80]	@ 0x50
 800b236:	e777      	b.n	800b128 <_dtoa_r+0x100>
 800b238:	2301      	movs	r3, #1
 800b23a:	e7b8      	b.n	800b1ae <_dtoa_r+0x186>
 800b23c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b23e:	e7b7      	b.n	800b1b0 <_dtoa_r+0x188>
 800b240:	427b      	negs	r3, r7
 800b242:	930a      	str	r3, [sp, #40]	@ 0x28
 800b244:	2300      	movs	r3, #0
 800b246:	eba8 0807 	sub.w	r8, r8, r7
 800b24a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b24c:	e7c4      	b.n	800b1d8 <_dtoa_r+0x1b0>
 800b24e:	2300      	movs	r3, #0
 800b250:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b252:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b254:	2b00      	cmp	r3, #0
 800b256:	dc35      	bgt.n	800b2c4 <_dtoa_r+0x29c>
 800b258:	2301      	movs	r3, #1
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	9307      	str	r3, [sp, #28]
 800b25e:	461a      	mov	r2, r3
 800b260:	920e      	str	r2, [sp, #56]	@ 0x38
 800b262:	e00b      	b.n	800b27c <_dtoa_r+0x254>
 800b264:	2301      	movs	r3, #1
 800b266:	e7f3      	b.n	800b250 <_dtoa_r+0x228>
 800b268:	2300      	movs	r3, #0
 800b26a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b26c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b26e:	18fb      	adds	r3, r7, r3
 800b270:	9300      	str	r3, [sp, #0]
 800b272:	3301      	adds	r3, #1
 800b274:	2b01      	cmp	r3, #1
 800b276:	9307      	str	r3, [sp, #28]
 800b278:	bfb8      	it	lt
 800b27a:	2301      	movlt	r3, #1
 800b27c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b280:	2100      	movs	r1, #0
 800b282:	2204      	movs	r2, #4
 800b284:	f102 0514 	add.w	r5, r2, #20
 800b288:	429d      	cmp	r5, r3
 800b28a:	d91f      	bls.n	800b2cc <_dtoa_r+0x2a4>
 800b28c:	6041      	str	r1, [r0, #4]
 800b28e:	4658      	mov	r0, fp
 800b290:	f000 fd8e 	bl	800bdb0 <_Balloc>
 800b294:	4682      	mov	sl, r0
 800b296:	2800      	cmp	r0, #0
 800b298:	d13c      	bne.n	800b314 <_dtoa_r+0x2ec>
 800b29a:	4b1b      	ldr	r3, [pc, #108]	@ (800b308 <_dtoa_r+0x2e0>)
 800b29c:	4602      	mov	r2, r0
 800b29e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b2a2:	e6d8      	b.n	800b056 <_dtoa_r+0x2e>
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	e7e0      	b.n	800b26a <_dtoa_r+0x242>
 800b2a8:	2401      	movs	r4, #1
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b2b0:	f04f 33ff 	mov.w	r3, #4294967295
 800b2b4:	9300      	str	r3, [sp, #0]
 800b2b6:	9307      	str	r3, [sp, #28]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	2312      	movs	r3, #18
 800b2bc:	e7d0      	b.n	800b260 <_dtoa_r+0x238>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2c2:	e7f5      	b.n	800b2b0 <_dtoa_r+0x288>
 800b2c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2c6:	9300      	str	r3, [sp, #0]
 800b2c8:	9307      	str	r3, [sp, #28]
 800b2ca:	e7d7      	b.n	800b27c <_dtoa_r+0x254>
 800b2cc:	3101      	adds	r1, #1
 800b2ce:	0052      	lsls	r2, r2, #1
 800b2d0:	e7d8      	b.n	800b284 <_dtoa_r+0x25c>
 800b2d2:	bf00      	nop
 800b2d4:	f3af 8000 	nop.w
 800b2d8:	636f4361 	.word	0x636f4361
 800b2dc:	3fd287a7 	.word	0x3fd287a7
 800b2e0:	8b60c8b3 	.word	0x8b60c8b3
 800b2e4:	3fc68a28 	.word	0x3fc68a28
 800b2e8:	509f79fb 	.word	0x509f79fb
 800b2ec:	3fd34413 	.word	0x3fd34413
 800b2f0:	0800e7f6 	.word	0x0800e7f6
 800b2f4:	0800e80d 	.word	0x0800e80d
 800b2f8:	7ff00000 	.word	0x7ff00000
 800b2fc:	0800e7c1 	.word	0x0800e7c1
 800b300:	3ff80000 	.word	0x3ff80000
 800b304:	0800e908 	.word	0x0800e908
 800b308:	0800e865 	.word	0x0800e865
 800b30c:	0800e7f2 	.word	0x0800e7f2
 800b310:	0800e7c0 	.word	0x0800e7c0
 800b314:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b318:	6018      	str	r0, [r3, #0]
 800b31a:	9b07      	ldr	r3, [sp, #28]
 800b31c:	2b0e      	cmp	r3, #14
 800b31e:	f200 80a4 	bhi.w	800b46a <_dtoa_r+0x442>
 800b322:	2c00      	cmp	r4, #0
 800b324:	f000 80a1 	beq.w	800b46a <_dtoa_r+0x442>
 800b328:	2f00      	cmp	r7, #0
 800b32a:	dd33      	ble.n	800b394 <_dtoa_r+0x36c>
 800b32c:	4bad      	ldr	r3, [pc, #692]	@ (800b5e4 <_dtoa_r+0x5bc>)
 800b32e:	f007 020f 	and.w	r2, r7, #15
 800b332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b336:	ed93 7b00 	vldr	d7, [r3]
 800b33a:	05f8      	lsls	r0, r7, #23
 800b33c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b340:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b344:	d516      	bpl.n	800b374 <_dtoa_r+0x34c>
 800b346:	4ba8      	ldr	r3, [pc, #672]	@ (800b5e8 <_dtoa_r+0x5c0>)
 800b348:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b34c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b350:	f7f5 fa84 	bl	800085c <__aeabi_ddiv>
 800b354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b358:	f004 040f 	and.w	r4, r4, #15
 800b35c:	2603      	movs	r6, #3
 800b35e:	4da2      	ldr	r5, [pc, #648]	@ (800b5e8 <_dtoa_r+0x5c0>)
 800b360:	b954      	cbnz	r4, 800b378 <_dtoa_r+0x350>
 800b362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b36a:	f7f5 fa77 	bl	800085c <__aeabi_ddiv>
 800b36e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b372:	e028      	b.n	800b3c6 <_dtoa_r+0x39e>
 800b374:	2602      	movs	r6, #2
 800b376:	e7f2      	b.n	800b35e <_dtoa_r+0x336>
 800b378:	07e1      	lsls	r1, r4, #31
 800b37a:	d508      	bpl.n	800b38e <_dtoa_r+0x366>
 800b37c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b380:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b384:	f7f5 f940 	bl	8000608 <__aeabi_dmul>
 800b388:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b38c:	3601      	adds	r6, #1
 800b38e:	1064      	asrs	r4, r4, #1
 800b390:	3508      	adds	r5, #8
 800b392:	e7e5      	b.n	800b360 <_dtoa_r+0x338>
 800b394:	f000 80d2 	beq.w	800b53c <_dtoa_r+0x514>
 800b398:	427c      	negs	r4, r7
 800b39a:	4b92      	ldr	r3, [pc, #584]	@ (800b5e4 <_dtoa_r+0x5bc>)
 800b39c:	4d92      	ldr	r5, [pc, #584]	@ (800b5e8 <_dtoa_r+0x5c0>)
 800b39e:	f004 020f 	and.w	r2, r4, #15
 800b3a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3ae:	f7f5 f92b 	bl	8000608 <__aeabi_dmul>
 800b3b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3b6:	1124      	asrs	r4, r4, #4
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	2602      	movs	r6, #2
 800b3bc:	2c00      	cmp	r4, #0
 800b3be:	f040 80b2 	bne.w	800b526 <_dtoa_r+0x4fe>
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d1d3      	bne.n	800b36e <_dtoa_r+0x346>
 800b3c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b3c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 80b7 	beq.w	800b540 <_dtoa_r+0x518>
 800b3d2:	4b86      	ldr	r3, [pc, #536]	@ (800b5ec <_dtoa_r+0x5c4>)
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	4629      	mov	r1, r5
 800b3da:	f7f5 fb87 	bl	8000aec <__aeabi_dcmplt>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	f000 80ae 	beq.w	800b540 <_dtoa_r+0x518>
 800b3e4:	9b07      	ldr	r3, [sp, #28]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f000 80aa 	beq.w	800b540 <_dtoa_r+0x518>
 800b3ec:	9b00      	ldr	r3, [sp, #0]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	dd37      	ble.n	800b462 <_dtoa_r+0x43a>
 800b3f2:	1e7b      	subs	r3, r7, #1
 800b3f4:	9304      	str	r3, [sp, #16]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	4b7d      	ldr	r3, [pc, #500]	@ (800b5f0 <_dtoa_r+0x5c8>)
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	f7f5 f903 	bl	8000608 <__aeabi_dmul>
 800b402:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b406:	9c00      	ldr	r4, [sp, #0]
 800b408:	3601      	adds	r6, #1
 800b40a:	4630      	mov	r0, r6
 800b40c:	f7f5 f892 	bl	8000534 <__aeabi_i2d>
 800b410:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b414:	f7f5 f8f8 	bl	8000608 <__aeabi_dmul>
 800b418:	4b76      	ldr	r3, [pc, #472]	@ (800b5f4 <_dtoa_r+0x5cc>)
 800b41a:	2200      	movs	r2, #0
 800b41c:	f7f4 ff3e 	bl	800029c <__adddf3>
 800b420:	4605      	mov	r5, r0
 800b422:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b426:	2c00      	cmp	r4, #0
 800b428:	f040 808d 	bne.w	800b546 <_dtoa_r+0x51e>
 800b42c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b430:	4b71      	ldr	r3, [pc, #452]	@ (800b5f8 <_dtoa_r+0x5d0>)
 800b432:	2200      	movs	r2, #0
 800b434:	f7f4 ff30 	bl	8000298 <__aeabi_dsub>
 800b438:	4602      	mov	r2, r0
 800b43a:	460b      	mov	r3, r1
 800b43c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b440:	462a      	mov	r2, r5
 800b442:	4633      	mov	r3, r6
 800b444:	f7f5 fb70 	bl	8000b28 <__aeabi_dcmpgt>
 800b448:	2800      	cmp	r0, #0
 800b44a:	f040 828b 	bne.w	800b964 <_dtoa_r+0x93c>
 800b44e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b452:	462a      	mov	r2, r5
 800b454:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b458:	f7f5 fb48 	bl	8000aec <__aeabi_dcmplt>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	f040 8128 	bne.w	800b6b2 <_dtoa_r+0x68a>
 800b462:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b466:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b46a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	f2c0 815a 	blt.w	800b726 <_dtoa_r+0x6fe>
 800b472:	2f0e      	cmp	r7, #14
 800b474:	f300 8157 	bgt.w	800b726 <_dtoa_r+0x6fe>
 800b478:	4b5a      	ldr	r3, [pc, #360]	@ (800b5e4 <_dtoa_r+0x5bc>)
 800b47a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b47e:	ed93 7b00 	vldr	d7, [r3]
 800b482:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b484:	2b00      	cmp	r3, #0
 800b486:	ed8d 7b00 	vstr	d7, [sp]
 800b48a:	da03      	bge.n	800b494 <_dtoa_r+0x46c>
 800b48c:	9b07      	ldr	r3, [sp, #28]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	f340 8101 	ble.w	800b696 <_dtoa_r+0x66e>
 800b494:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b498:	4656      	mov	r6, sl
 800b49a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b49e:	4620      	mov	r0, r4
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	f7f5 f9db 	bl	800085c <__aeabi_ddiv>
 800b4a6:	f7f5 fb5f 	bl	8000b68 <__aeabi_d2iz>
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	f7f5 f842 	bl	8000534 <__aeabi_i2d>
 800b4b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4b4:	f7f5 f8a8 	bl	8000608 <__aeabi_dmul>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	460b      	mov	r3, r1
 800b4bc:	4620      	mov	r0, r4
 800b4be:	4629      	mov	r1, r5
 800b4c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b4c4:	f7f4 fee8 	bl	8000298 <__aeabi_dsub>
 800b4c8:	f806 4b01 	strb.w	r4, [r6], #1
 800b4cc:	9d07      	ldr	r5, [sp, #28]
 800b4ce:	eba6 040a 	sub.w	r4, r6, sl
 800b4d2:	42a5      	cmp	r5, r4
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	460b      	mov	r3, r1
 800b4d8:	f040 8117 	bne.w	800b70a <_dtoa_r+0x6e2>
 800b4dc:	f7f4 fede 	bl	800029c <__adddf3>
 800b4e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	460d      	mov	r5, r1
 800b4e8:	f7f5 fb1e 	bl	8000b28 <__aeabi_dcmpgt>
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	f040 80f9 	bne.w	800b6e4 <_dtoa_r+0x6bc>
 800b4f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	f7f5 faed 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4fe:	b118      	cbz	r0, 800b508 <_dtoa_r+0x4e0>
 800b500:	f018 0f01 	tst.w	r8, #1
 800b504:	f040 80ee 	bne.w	800b6e4 <_dtoa_r+0x6bc>
 800b508:	4649      	mov	r1, r9
 800b50a:	4658      	mov	r0, fp
 800b50c:	f000 fc90 	bl	800be30 <_Bfree>
 800b510:	2300      	movs	r3, #0
 800b512:	7033      	strb	r3, [r6, #0]
 800b514:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b516:	3701      	adds	r7, #1
 800b518:	601f      	str	r7, [r3, #0]
 800b51a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	f000 831d 	beq.w	800bb5c <_dtoa_r+0xb34>
 800b522:	601e      	str	r6, [r3, #0]
 800b524:	e31a      	b.n	800bb5c <_dtoa_r+0xb34>
 800b526:	07e2      	lsls	r2, r4, #31
 800b528:	d505      	bpl.n	800b536 <_dtoa_r+0x50e>
 800b52a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b52e:	f7f5 f86b 	bl	8000608 <__aeabi_dmul>
 800b532:	3601      	adds	r6, #1
 800b534:	2301      	movs	r3, #1
 800b536:	1064      	asrs	r4, r4, #1
 800b538:	3508      	adds	r5, #8
 800b53a:	e73f      	b.n	800b3bc <_dtoa_r+0x394>
 800b53c:	2602      	movs	r6, #2
 800b53e:	e742      	b.n	800b3c6 <_dtoa_r+0x39e>
 800b540:	9c07      	ldr	r4, [sp, #28]
 800b542:	9704      	str	r7, [sp, #16]
 800b544:	e761      	b.n	800b40a <_dtoa_r+0x3e2>
 800b546:	4b27      	ldr	r3, [pc, #156]	@ (800b5e4 <_dtoa_r+0x5bc>)
 800b548:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b54a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b54e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b552:	4454      	add	r4, sl
 800b554:	2900      	cmp	r1, #0
 800b556:	d053      	beq.n	800b600 <_dtoa_r+0x5d8>
 800b558:	4928      	ldr	r1, [pc, #160]	@ (800b5fc <_dtoa_r+0x5d4>)
 800b55a:	2000      	movs	r0, #0
 800b55c:	f7f5 f97e 	bl	800085c <__aeabi_ddiv>
 800b560:	4633      	mov	r3, r6
 800b562:	462a      	mov	r2, r5
 800b564:	f7f4 fe98 	bl	8000298 <__aeabi_dsub>
 800b568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b56c:	4656      	mov	r6, sl
 800b56e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b572:	f7f5 faf9 	bl	8000b68 <__aeabi_d2iz>
 800b576:	4605      	mov	r5, r0
 800b578:	f7f4 ffdc 	bl	8000534 <__aeabi_i2d>
 800b57c:	4602      	mov	r2, r0
 800b57e:	460b      	mov	r3, r1
 800b580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b584:	f7f4 fe88 	bl	8000298 <__aeabi_dsub>
 800b588:	3530      	adds	r5, #48	@ 0x30
 800b58a:	4602      	mov	r2, r0
 800b58c:	460b      	mov	r3, r1
 800b58e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b592:	f806 5b01 	strb.w	r5, [r6], #1
 800b596:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b59a:	f7f5 faa7 	bl	8000aec <__aeabi_dcmplt>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d171      	bne.n	800b686 <_dtoa_r+0x65e>
 800b5a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5a6:	4911      	ldr	r1, [pc, #68]	@ (800b5ec <_dtoa_r+0x5c4>)
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	f7f4 fe75 	bl	8000298 <__aeabi_dsub>
 800b5ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b5b2:	f7f5 fa9b 	bl	8000aec <__aeabi_dcmplt>
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f040 8095 	bne.w	800b6e6 <_dtoa_r+0x6be>
 800b5bc:	42a6      	cmp	r6, r4
 800b5be:	f43f af50 	beq.w	800b462 <_dtoa_r+0x43a>
 800b5c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b5c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b5f0 <_dtoa_r+0x5c8>)
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	f7f5 f81d 	bl	8000608 <__aeabi_dmul>
 800b5ce:	4b08      	ldr	r3, [pc, #32]	@ (800b5f0 <_dtoa_r+0x5c8>)
 800b5d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5da:	f7f5 f815 	bl	8000608 <__aeabi_dmul>
 800b5de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5e2:	e7c4      	b.n	800b56e <_dtoa_r+0x546>
 800b5e4:	0800e908 	.word	0x0800e908
 800b5e8:	0800e8e0 	.word	0x0800e8e0
 800b5ec:	3ff00000 	.word	0x3ff00000
 800b5f0:	40240000 	.word	0x40240000
 800b5f4:	401c0000 	.word	0x401c0000
 800b5f8:	40140000 	.word	0x40140000
 800b5fc:	3fe00000 	.word	0x3fe00000
 800b600:	4631      	mov	r1, r6
 800b602:	4628      	mov	r0, r5
 800b604:	f7f5 f800 	bl	8000608 <__aeabi_dmul>
 800b608:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b60c:	9415      	str	r4, [sp, #84]	@ 0x54
 800b60e:	4656      	mov	r6, sl
 800b610:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b614:	f7f5 faa8 	bl	8000b68 <__aeabi_d2iz>
 800b618:	4605      	mov	r5, r0
 800b61a:	f7f4 ff8b 	bl	8000534 <__aeabi_i2d>
 800b61e:	4602      	mov	r2, r0
 800b620:	460b      	mov	r3, r1
 800b622:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b626:	f7f4 fe37 	bl	8000298 <__aeabi_dsub>
 800b62a:	3530      	adds	r5, #48	@ 0x30
 800b62c:	f806 5b01 	strb.w	r5, [r6], #1
 800b630:	4602      	mov	r2, r0
 800b632:	460b      	mov	r3, r1
 800b634:	42a6      	cmp	r6, r4
 800b636:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b63a:	f04f 0200 	mov.w	r2, #0
 800b63e:	d124      	bne.n	800b68a <_dtoa_r+0x662>
 800b640:	4bac      	ldr	r3, [pc, #688]	@ (800b8f4 <_dtoa_r+0x8cc>)
 800b642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b646:	f7f4 fe29 	bl	800029c <__adddf3>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b652:	f7f5 fa69 	bl	8000b28 <__aeabi_dcmpgt>
 800b656:	2800      	cmp	r0, #0
 800b658:	d145      	bne.n	800b6e6 <_dtoa_r+0x6be>
 800b65a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b65e:	49a5      	ldr	r1, [pc, #660]	@ (800b8f4 <_dtoa_r+0x8cc>)
 800b660:	2000      	movs	r0, #0
 800b662:	f7f4 fe19 	bl	8000298 <__aeabi_dsub>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b66e:	f7f5 fa3d 	bl	8000aec <__aeabi_dcmplt>
 800b672:	2800      	cmp	r0, #0
 800b674:	f43f aef5 	beq.w	800b462 <_dtoa_r+0x43a>
 800b678:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b67a:	1e73      	subs	r3, r6, #1
 800b67c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b67e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b682:	2b30      	cmp	r3, #48	@ 0x30
 800b684:	d0f8      	beq.n	800b678 <_dtoa_r+0x650>
 800b686:	9f04      	ldr	r7, [sp, #16]
 800b688:	e73e      	b.n	800b508 <_dtoa_r+0x4e0>
 800b68a:	4b9b      	ldr	r3, [pc, #620]	@ (800b8f8 <_dtoa_r+0x8d0>)
 800b68c:	f7f4 ffbc 	bl	8000608 <__aeabi_dmul>
 800b690:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b694:	e7bc      	b.n	800b610 <_dtoa_r+0x5e8>
 800b696:	d10c      	bne.n	800b6b2 <_dtoa_r+0x68a>
 800b698:	4b98      	ldr	r3, [pc, #608]	@ (800b8fc <_dtoa_r+0x8d4>)
 800b69a:	2200      	movs	r2, #0
 800b69c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b6a0:	f7f4 ffb2 	bl	8000608 <__aeabi_dmul>
 800b6a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6a8:	f7f5 fa34 	bl	8000b14 <__aeabi_dcmpge>
 800b6ac:	2800      	cmp	r0, #0
 800b6ae:	f000 8157 	beq.w	800b960 <_dtoa_r+0x938>
 800b6b2:	2400      	movs	r4, #0
 800b6b4:	4625      	mov	r5, r4
 800b6b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6b8:	43db      	mvns	r3, r3
 800b6ba:	9304      	str	r3, [sp, #16]
 800b6bc:	4656      	mov	r6, sl
 800b6be:	2700      	movs	r7, #0
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	4658      	mov	r0, fp
 800b6c4:	f000 fbb4 	bl	800be30 <_Bfree>
 800b6c8:	2d00      	cmp	r5, #0
 800b6ca:	d0dc      	beq.n	800b686 <_dtoa_r+0x65e>
 800b6cc:	b12f      	cbz	r7, 800b6da <_dtoa_r+0x6b2>
 800b6ce:	42af      	cmp	r7, r5
 800b6d0:	d003      	beq.n	800b6da <_dtoa_r+0x6b2>
 800b6d2:	4639      	mov	r1, r7
 800b6d4:	4658      	mov	r0, fp
 800b6d6:	f000 fbab 	bl	800be30 <_Bfree>
 800b6da:	4629      	mov	r1, r5
 800b6dc:	4658      	mov	r0, fp
 800b6de:	f000 fba7 	bl	800be30 <_Bfree>
 800b6e2:	e7d0      	b.n	800b686 <_dtoa_r+0x65e>
 800b6e4:	9704      	str	r7, [sp, #16]
 800b6e6:	4633      	mov	r3, r6
 800b6e8:	461e      	mov	r6, r3
 800b6ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6ee:	2a39      	cmp	r2, #57	@ 0x39
 800b6f0:	d107      	bne.n	800b702 <_dtoa_r+0x6da>
 800b6f2:	459a      	cmp	sl, r3
 800b6f4:	d1f8      	bne.n	800b6e8 <_dtoa_r+0x6c0>
 800b6f6:	9a04      	ldr	r2, [sp, #16]
 800b6f8:	3201      	adds	r2, #1
 800b6fa:	9204      	str	r2, [sp, #16]
 800b6fc:	2230      	movs	r2, #48	@ 0x30
 800b6fe:	f88a 2000 	strb.w	r2, [sl]
 800b702:	781a      	ldrb	r2, [r3, #0]
 800b704:	3201      	adds	r2, #1
 800b706:	701a      	strb	r2, [r3, #0]
 800b708:	e7bd      	b.n	800b686 <_dtoa_r+0x65e>
 800b70a:	4b7b      	ldr	r3, [pc, #492]	@ (800b8f8 <_dtoa_r+0x8d0>)
 800b70c:	2200      	movs	r2, #0
 800b70e:	f7f4 ff7b 	bl	8000608 <__aeabi_dmul>
 800b712:	2200      	movs	r2, #0
 800b714:	2300      	movs	r3, #0
 800b716:	4604      	mov	r4, r0
 800b718:	460d      	mov	r5, r1
 800b71a:	f7f5 f9dd 	bl	8000ad8 <__aeabi_dcmpeq>
 800b71e:	2800      	cmp	r0, #0
 800b720:	f43f aebb 	beq.w	800b49a <_dtoa_r+0x472>
 800b724:	e6f0      	b.n	800b508 <_dtoa_r+0x4e0>
 800b726:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b728:	2a00      	cmp	r2, #0
 800b72a:	f000 80db 	beq.w	800b8e4 <_dtoa_r+0x8bc>
 800b72e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b730:	2a01      	cmp	r2, #1
 800b732:	f300 80bf 	bgt.w	800b8b4 <_dtoa_r+0x88c>
 800b736:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b738:	2a00      	cmp	r2, #0
 800b73a:	f000 80b7 	beq.w	800b8ac <_dtoa_r+0x884>
 800b73e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b742:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b744:	4646      	mov	r6, r8
 800b746:	9a08      	ldr	r2, [sp, #32]
 800b748:	2101      	movs	r1, #1
 800b74a:	441a      	add	r2, r3
 800b74c:	4658      	mov	r0, fp
 800b74e:	4498      	add	r8, r3
 800b750:	9208      	str	r2, [sp, #32]
 800b752:	f000 fc6b 	bl	800c02c <__i2b>
 800b756:	4605      	mov	r5, r0
 800b758:	b15e      	cbz	r6, 800b772 <_dtoa_r+0x74a>
 800b75a:	9b08      	ldr	r3, [sp, #32]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	dd08      	ble.n	800b772 <_dtoa_r+0x74a>
 800b760:	42b3      	cmp	r3, r6
 800b762:	9a08      	ldr	r2, [sp, #32]
 800b764:	bfa8      	it	ge
 800b766:	4633      	movge	r3, r6
 800b768:	eba8 0803 	sub.w	r8, r8, r3
 800b76c:	1af6      	subs	r6, r6, r3
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	9308      	str	r3, [sp, #32]
 800b772:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b774:	b1f3      	cbz	r3, 800b7b4 <_dtoa_r+0x78c>
 800b776:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b778:	2b00      	cmp	r3, #0
 800b77a:	f000 80b7 	beq.w	800b8ec <_dtoa_r+0x8c4>
 800b77e:	b18c      	cbz	r4, 800b7a4 <_dtoa_r+0x77c>
 800b780:	4629      	mov	r1, r5
 800b782:	4622      	mov	r2, r4
 800b784:	4658      	mov	r0, fp
 800b786:	f000 fd11 	bl	800c1ac <__pow5mult>
 800b78a:	464a      	mov	r2, r9
 800b78c:	4601      	mov	r1, r0
 800b78e:	4605      	mov	r5, r0
 800b790:	4658      	mov	r0, fp
 800b792:	f000 fc61 	bl	800c058 <__multiply>
 800b796:	4649      	mov	r1, r9
 800b798:	9004      	str	r0, [sp, #16]
 800b79a:	4658      	mov	r0, fp
 800b79c:	f000 fb48 	bl	800be30 <_Bfree>
 800b7a0:	9b04      	ldr	r3, [sp, #16]
 800b7a2:	4699      	mov	r9, r3
 800b7a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7a6:	1b1a      	subs	r2, r3, r4
 800b7a8:	d004      	beq.n	800b7b4 <_dtoa_r+0x78c>
 800b7aa:	4649      	mov	r1, r9
 800b7ac:	4658      	mov	r0, fp
 800b7ae:	f000 fcfd 	bl	800c1ac <__pow5mult>
 800b7b2:	4681      	mov	r9, r0
 800b7b4:	2101      	movs	r1, #1
 800b7b6:	4658      	mov	r0, fp
 800b7b8:	f000 fc38 	bl	800c02c <__i2b>
 800b7bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7be:	4604      	mov	r4, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	f000 81cf 	beq.w	800bb64 <_dtoa_r+0xb3c>
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	4601      	mov	r1, r0
 800b7ca:	4658      	mov	r0, fp
 800b7cc:	f000 fcee 	bl	800c1ac <__pow5mult>
 800b7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	f300 8095 	bgt.w	800b904 <_dtoa_r+0x8dc>
 800b7da:	9b02      	ldr	r3, [sp, #8]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f040 8087 	bne.w	800b8f0 <_dtoa_r+0x8c8>
 800b7e2:	9b03      	ldr	r3, [sp, #12]
 800b7e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	f040 8089 	bne.w	800b900 <_dtoa_r+0x8d8>
 800b7ee:	9b03      	ldr	r3, [sp, #12]
 800b7f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7f4:	0d1b      	lsrs	r3, r3, #20
 800b7f6:	051b      	lsls	r3, r3, #20
 800b7f8:	b12b      	cbz	r3, 800b806 <_dtoa_r+0x7de>
 800b7fa:	9b08      	ldr	r3, [sp, #32]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	9308      	str	r3, [sp, #32]
 800b800:	f108 0801 	add.w	r8, r8, #1
 800b804:	2301      	movs	r3, #1
 800b806:	930a      	str	r3, [sp, #40]	@ 0x28
 800b808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	f000 81b0 	beq.w	800bb70 <_dtoa_r+0xb48>
 800b810:	6923      	ldr	r3, [r4, #16]
 800b812:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b816:	6918      	ldr	r0, [r3, #16]
 800b818:	f000 fbbc 	bl	800bf94 <__hi0bits>
 800b81c:	f1c0 0020 	rsb	r0, r0, #32
 800b820:	9b08      	ldr	r3, [sp, #32]
 800b822:	4418      	add	r0, r3
 800b824:	f010 001f 	ands.w	r0, r0, #31
 800b828:	d077      	beq.n	800b91a <_dtoa_r+0x8f2>
 800b82a:	f1c0 0320 	rsb	r3, r0, #32
 800b82e:	2b04      	cmp	r3, #4
 800b830:	dd6b      	ble.n	800b90a <_dtoa_r+0x8e2>
 800b832:	9b08      	ldr	r3, [sp, #32]
 800b834:	f1c0 001c 	rsb	r0, r0, #28
 800b838:	4403      	add	r3, r0
 800b83a:	4480      	add	r8, r0
 800b83c:	4406      	add	r6, r0
 800b83e:	9308      	str	r3, [sp, #32]
 800b840:	f1b8 0f00 	cmp.w	r8, #0
 800b844:	dd05      	ble.n	800b852 <_dtoa_r+0x82a>
 800b846:	4649      	mov	r1, r9
 800b848:	4642      	mov	r2, r8
 800b84a:	4658      	mov	r0, fp
 800b84c:	f000 fd08 	bl	800c260 <__lshift>
 800b850:	4681      	mov	r9, r0
 800b852:	9b08      	ldr	r3, [sp, #32]
 800b854:	2b00      	cmp	r3, #0
 800b856:	dd05      	ble.n	800b864 <_dtoa_r+0x83c>
 800b858:	4621      	mov	r1, r4
 800b85a:	461a      	mov	r2, r3
 800b85c:	4658      	mov	r0, fp
 800b85e:	f000 fcff 	bl	800c260 <__lshift>
 800b862:	4604      	mov	r4, r0
 800b864:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b866:	2b00      	cmp	r3, #0
 800b868:	d059      	beq.n	800b91e <_dtoa_r+0x8f6>
 800b86a:	4621      	mov	r1, r4
 800b86c:	4648      	mov	r0, r9
 800b86e:	f000 fd63 	bl	800c338 <__mcmp>
 800b872:	2800      	cmp	r0, #0
 800b874:	da53      	bge.n	800b91e <_dtoa_r+0x8f6>
 800b876:	1e7b      	subs	r3, r7, #1
 800b878:	9304      	str	r3, [sp, #16]
 800b87a:	4649      	mov	r1, r9
 800b87c:	2300      	movs	r3, #0
 800b87e:	220a      	movs	r2, #10
 800b880:	4658      	mov	r0, fp
 800b882:	f000 faf7 	bl	800be74 <__multadd>
 800b886:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b888:	4681      	mov	r9, r0
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	f000 8172 	beq.w	800bb74 <_dtoa_r+0xb4c>
 800b890:	2300      	movs	r3, #0
 800b892:	4629      	mov	r1, r5
 800b894:	220a      	movs	r2, #10
 800b896:	4658      	mov	r0, fp
 800b898:	f000 faec 	bl	800be74 <__multadd>
 800b89c:	9b00      	ldr	r3, [sp, #0]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	4605      	mov	r5, r0
 800b8a2:	dc67      	bgt.n	800b974 <_dtoa_r+0x94c>
 800b8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a6:	2b02      	cmp	r3, #2
 800b8a8:	dc41      	bgt.n	800b92e <_dtoa_r+0x906>
 800b8aa:	e063      	b.n	800b974 <_dtoa_r+0x94c>
 800b8ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b8ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8b2:	e746      	b.n	800b742 <_dtoa_r+0x71a>
 800b8b4:	9b07      	ldr	r3, [sp, #28]
 800b8b6:	1e5c      	subs	r4, r3, #1
 800b8b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ba:	42a3      	cmp	r3, r4
 800b8bc:	bfbf      	itttt	lt
 800b8be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b8c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b8c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b8c4:	1ae3      	sublt	r3, r4, r3
 800b8c6:	bfb4      	ite	lt
 800b8c8:	18d2      	addlt	r2, r2, r3
 800b8ca:	1b1c      	subge	r4, r3, r4
 800b8cc:	9b07      	ldr	r3, [sp, #28]
 800b8ce:	bfbc      	itt	lt
 800b8d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b8d2:	2400      	movlt	r4, #0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	bfb5      	itete	lt
 800b8d8:	eba8 0603 	sublt.w	r6, r8, r3
 800b8dc:	9b07      	ldrge	r3, [sp, #28]
 800b8de:	2300      	movlt	r3, #0
 800b8e0:	4646      	movge	r6, r8
 800b8e2:	e730      	b.n	800b746 <_dtoa_r+0x71e>
 800b8e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b8e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b8e8:	4646      	mov	r6, r8
 800b8ea:	e735      	b.n	800b758 <_dtoa_r+0x730>
 800b8ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8ee:	e75c      	b.n	800b7aa <_dtoa_r+0x782>
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	e788      	b.n	800b806 <_dtoa_r+0x7de>
 800b8f4:	3fe00000 	.word	0x3fe00000
 800b8f8:	40240000 	.word	0x40240000
 800b8fc:	40140000 	.word	0x40140000
 800b900:	9b02      	ldr	r3, [sp, #8]
 800b902:	e780      	b.n	800b806 <_dtoa_r+0x7de>
 800b904:	2300      	movs	r3, #0
 800b906:	930a      	str	r3, [sp, #40]	@ 0x28
 800b908:	e782      	b.n	800b810 <_dtoa_r+0x7e8>
 800b90a:	d099      	beq.n	800b840 <_dtoa_r+0x818>
 800b90c:	9a08      	ldr	r2, [sp, #32]
 800b90e:	331c      	adds	r3, #28
 800b910:	441a      	add	r2, r3
 800b912:	4498      	add	r8, r3
 800b914:	441e      	add	r6, r3
 800b916:	9208      	str	r2, [sp, #32]
 800b918:	e792      	b.n	800b840 <_dtoa_r+0x818>
 800b91a:	4603      	mov	r3, r0
 800b91c:	e7f6      	b.n	800b90c <_dtoa_r+0x8e4>
 800b91e:	9b07      	ldr	r3, [sp, #28]
 800b920:	9704      	str	r7, [sp, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	dc20      	bgt.n	800b968 <_dtoa_r+0x940>
 800b926:	9300      	str	r3, [sp, #0]
 800b928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b92a:	2b02      	cmp	r3, #2
 800b92c:	dd1e      	ble.n	800b96c <_dtoa_r+0x944>
 800b92e:	9b00      	ldr	r3, [sp, #0]
 800b930:	2b00      	cmp	r3, #0
 800b932:	f47f aec0 	bne.w	800b6b6 <_dtoa_r+0x68e>
 800b936:	4621      	mov	r1, r4
 800b938:	2205      	movs	r2, #5
 800b93a:	4658      	mov	r0, fp
 800b93c:	f000 fa9a 	bl	800be74 <__multadd>
 800b940:	4601      	mov	r1, r0
 800b942:	4604      	mov	r4, r0
 800b944:	4648      	mov	r0, r9
 800b946:	f000 fcf7 	bl	800c338 <__mcmp>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	f77f aeb3 	ble.w	800b6b6 <_dtoa_r+0x68e>
 800b950:	4656      	mov	r6, sl
 800b952:	2331      	movs	r3, #49	@ 0x31
 800b954:	f806 3b01 	strb.w	r3, [r6], #1
 800b958:	9b04      	ldr	r3, [sp, #16]
 800b95a:	3301      	adds	r3, #1
 800b95c:	9304      	str	r3, [sp, #16]
 800b95e:	e6ae      	b.n	800b6be <_dtoa_r+0x696>
 800b960:	9c07      	ldr	r4, [sp, #28]
 800b962:	9704      	str	r7, [sp, #16]
 800b964:	4625      	mov	r5, r4
 800b966:	e7f3      	b.n	800b950 <_dtoa_r+0x928>
 800b968:	9b07      	ldr	r3, [sp, #28]
 800b96a:	9300      	str	r3, [sp, #0]
 800b96c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f000 8104 	beq.w	800bb7c <_dtoa_r+0xb54>
 800b974:	2e00      	cmp	r6, #0
 800b976:	dd05      	ble.n	800b984 <_dtoa_r+0x95c>
 800b978:	4629      	mov	r1, r5
 800b97a:	4632      	mov	r2, r6
 800b97c:	4658      	mov	r0, fp
 800b97e:	f000 fc6f 	bl	800c260 <__lshift>
 800b982:	4605      	mov	r5, r0
 800b984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b986:	2b00      	cmp	r3, #0
 800b988:	d05a      	beq.n	800ba40 <_dtoa_r+0xa18>
 800b98a:	6869      	ldr	r1, [r5, #4]
 800b98c:	4658      	mov	r0, fp
 800b98e:	f000 fa0f 	bl	800bdb0 <_Balloc>
 800b992:	4606      	mov	r6, r0
 800b994:	b928      	cbnz	r0, 800b9a2 <_dtoa_r+0x97a>
 800b996:	4b84      	ldr	r3, [pc, #528]	@ (800bba8 <_dtoa_r+0xb80>)
 800b998:	4602      	mov	r2, r0
 800b99a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b99e:	f7ff bb5a 	b.w	800b056 <_dtoa_r+0x2e>
 800b9a2:	692a      	ldr	r2, [r5, #16]
 800b9a4:	3202      	adds	r2, #2
 800b9a6:	0092      	lsls	r2, r2, #2
 800b9a8:	f105 010c 	add.w	r1, r5, #12
 800b9ac:	300c      	adds	r0, #12
 800b9ae:	f002 f94b 	bl	800dc48 <memcpy>
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	4631      	mov	r1, r6
 800b9b6:	4658      	mov	r0, fp
 800b9b8:	f000 fc52 	bl	800c260 <__lshift>
 800b9bc:	f10a 0301 	add.w	r3, sl, #1
 800b9c0:	9307      	str	r3, [sp, #28]
 800b9c2:	9b00      	ldr	r3, [sp, #0]
 800b9c4:	4453      	add	r3, sl
 800b9c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9c8:	9b02      	ldr	r3, [sp, #8]
 800b9ca:	f003 0301 	and.w	r3, r3, #1
 800b9ce:	462f      	mov	r7, r5
 800b9d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9d2:	4605      	mov	r5, r0
 800b9d4:	9b07      	ldr	r3, [sp, #28]
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	4648      	mov	r0, r9
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	f7ff fa99 	bl	800af14 <quorem>
 800b9e2:	4639      	mov	r1, r7
 800b9e4:	9002      	str	r0, [sp, #8]
 800b9e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b9ea:	4648      	mov	r0, r9
 800b9ec:	f000 fca4 	bl	800c338 <__mcmp>
 800b9f0:	462a      	mov	r2, r5
 800b9f2:	9008      	str	r0, [sp, #32]
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	4658      	mov	r0, fp
 800b9f8:	f000 fcba 	bl	800c370 <__mdiff>
 800b9fc:	68c2      	ldr	r2, [r0, #12]
 800b9fe:	4606      	mov	r6, r0
 800ba00:	bb02      	cbnz	r2, 800ba44 <_dtoa_r+0xa1c>
 800ba02:	4601      	mov	r1, r0
 800ba04:	4648      	mov	r0, r9
 800ba06:	f000 fc97 	bl	800c338 <__mcmp>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	4658      	mov	r0, fp
 800ba10:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba12:	f000 fa0d 	bl	800be30 <_Bfree>
 800ba16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba1a:	9e07      	ldr	r6, [sp, #28]
 800ba1c:	ea43 0102 	orr.w	r1, r3, r2
 800ba20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba22:	4319      	orrs	r1, r3
 800ba24:	d110      	bne.n	800ba48 <_dtoa_r+0xa20>
 800ba26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba2a:	d029      	beq.n	800ba80 <_dtoa_r+0xa58>
 800ba2c:	9b08      	ldr	r3, [sp, #32]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	dd02      	ble.n	800ba38 <_dtoa_r+0xa10>
 800ba32:	9b02      	ldr	r3, [sp, #8]
 800ba34:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ba38:	9b00      	ldr	r3, [sp, #0]
 800ba3a:	f883 8000 	strb.w	r8, [r3]
 800ba3e:	e63f      	b.n	800b6c0 <_dtoa_r+0x698>
 800ba40:	4628      	mov	r0, r5
 800ba42:	e7bb      	b.n	800b9bc <_dtoa_r+0x994>
 800ba44:	2201      	movs	r2, #1
 800ba46:	e7e1      	b.n	800ba0c <_dtoa_r+0x9e4>
 800ba48:	9b08      	ldr	r3, [sp, #32]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	db04      	blt.n	800ba58 <_dtoa_r+0xa30>
 800ba4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba50:	430b      	orrs	r3, r1
 800ba52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba54:	430b      	orrs	r3, r1
 800ba56:	d120      	bne.n	800ba9a <_dtoa_r+0xa72>
 800ba58:	2a00      	cmp	r2, #0
 800ba5a:	dded      	ble.n	800ba38 <_dtoa_r+0xa10>
 800ba5c:	4649      	mov	r1, r9
 800ba5e:	2201      	movs	r2, #1
 800ba60:	4658      	mov	r0, fp
 800ba62:	f000 fbfd 	bl	800c260 <__lshift>
 800ba66:	4621      	mov	r1, r4
 800ba68:	4681      	mov	r9, r0
 800ba6a:	f000 fc65 	bl	800c338 <__mcmp>
 800ba6e:	2800      	cmp	r0, #0
 800ba70:	dc03      	bgt.n	800ba7a <_dtoa_r+0xa52>
 800ba72:	d1e1      	bne.n	800ba38 <_dtoa_r+0xa10>
 800ba74:	f018 0f01 	tst.w	r8, #1
 800ba78:	d0de      	beq.n	800ba38 <_dtoa_r+0xa10>
 800ba7a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba7e:	d1d8      	bne.n	800ba32 <_dtoa_r+0xa0a>
 800ba80:	9a00      	ldr	r2, [sp, #0]
 800ba82:	2339      	movs	r3, #57	@ 0x39
 800ba84:	7013      	strb	r3, [r2, #0]
 800ba86:	4633      	mov	r3, r6
 800ba88:	461e      	mov	r6, r3
 800ba8a:	3b01      	subs	r3, #1
 800ba8c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba90:	2a39      	cmp	r2, #57	@ 0x39
 800ba92:	d052      	beq.n	800bb3a <_dtoa_r+0xb12>
 800ba94:	3201      	adds	r2, #1
 800ba96:	701a      	strb	r2, [r3, #0]
 800ba98:	e612      	b.n	800b6c0 <_dtoa_r+0x698>
 800ba9a:	2a00      	cmp	r2, #0
 800ba9c:	dd07      	ble.n	800baae <_dtoa_r+0xa86>
 800ba9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800baa2:	d0ed      	beq.n	800ba80 <_dtoa_r+0xa58>
 800baa4:	9a00      	ldr	r2, [sp, #0]
 800baa6:	f108 0301 	add.w	r3, r8, #1
 800baaa:	7013      	strb	r3, [r2, #0]
 800baac:	e608      	b.n	800b6c0 <_dtoa_r+0x698>
 800baae:	9b07      	ldr	r3, [sp, #28]
 800bab0:	9a07      	ldr	r2, [sp, #28]
 800bab2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bab6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bab8:	4293      	cmp	r3, r2
 800baba:	d028      	beq.n	800bb0e <_dtoa_r+0xae6>
 800babc:	4649      	mov	r1, r9
 800babe:	2300      	movs	r3, #0
 800bac0:	220a      	movs	r2, #10
 800bac2:	4658      	mov	r0, fp
 800bac4:	f000 f9d6 	bl	800be74 <__multadd>
 800bac8:	42af      	cmp	r7, r5
 800baca:	4681      	mov	r9, r0
 800bacc:	f04f 0300 	mov.w	r3, #0
 800bad0:	f04f 020a 	mov.w	r2, #10
 800bad4:	4639      	mov	r1, r7
 800bad6:	4658      	mov	r0, fp
 800bad8:	d107      	bne.n	800baea <_dtoa_r+0xac2>
 800bada:	f000 f9cb 	bl	800be74 <__multadd>
 800bade:	4607      	mov	r7, r0
 800bae0:	4605      	mov	r5, r0
 800bae2:	9b07      	ldr	r3, [sp, #28]
 800bae4:	3301      	adds	r3, #1
 800bae6:	9307      	str	r3, [sp, #28]
 800bae8:	e774      	b.n	800b9d4 <_dtoa_r+0x9ac>
 800baea:	f000 f9c3 	bl	800be74 <__multadd>
 800baee:	4629      	mov	r1, r5
 800baf0:	4607      	mov	r7, r0
 800baf2:	2300      	movs	r3, #0
 800baf4:	220a      	movs	r2, #10
 800baf6:	4658      	mov	r0, fp
 800baf8:	f000 f9bc 	bl	800be74 <__multadd>
 800bafc:	4605      	mov	r5, r0
 800bafe:	e7f0      	b.n	800bae2 <_dtoa_r+0xaba>
 800bb00:	9b00      	ldr	r3, [sp, #0]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	bfcc      	ite	gt
 800bb06:	461e      	movgt	r6, r3
 800bb08:	2601      	movle	r6, #1
 800bb0a:	4456      	add	r6, sl
 800bb0c:	2700      	movs	r7, #0
 800bb0e:	4649      	mov	r1, r9
 800bb10:	2201      	movs	r2, #1
 800bb12:	4658      	mov	r0, fp
 800bb14:	f000 fba4 	bl	800c260 <__lshift>
 800bb18:	4621      	mov	r1, r4
 800bb1a:	4681      	mov	r9, r0
 800bb1c:	f000 fc0c 	bl	800c338 <__mcmp>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	dcb0      	bgt.n	800ba86 <_dtoa_r+0xa5e>
 800bb24:	d102      	bne.n	800bb2c <_dtoa_r+0xb04>
 800bb26:	f018 0f01 	tst.w	r8, #1
 800bb2a:	d1ac      	bne.n	800ba86 <_dtoa_r+0xa5e>
 800bb2c:	4633      	mov	r3, r6
 800bb2e:	461e      	mov	r6, r3
 800bb30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb34:	2a30      	cmp	r2, #48	@ 0x30
 800bb36:	d0fa      	beq.n	800bb2e <_dtoa_r+0xb06>
 800bb38:	e5c2      	b.n	800b6c0 <_dtoa_r+0x698>
 800bb3a:	459a      	cmp	sl, r3
 800bb3c:	d1a4      	bne.n	800ba88 <_dtoa_r+0xa60>
 800bb3e:	9b04      	ldr	r3, [sp, #16]
 800bb40:	3301      	adds	r3, #1
 800bb42:	9304      	str	r3, [sp, #16]
 800bb44:	2331      	movs	r3, #49	@ 0x31
 800bb46:	f88a 3000 	strb.w	r3, [sl]
 800bb4a:	e5b9      	b.n	800b6c0 <_dtoa_r+0x698>
 800bb4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bb4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bbac <_dtoa_r+0xb84>
 800bb52:	b11b      	cbz	r3, 800bb5c <_dtoa_r+0xb34>
 800bb54:	f10a 0308 	add.w	r3, sl, #8
 800bb58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bb5a:	6013      	str	r3, [r2, #0]
 800bb5c:	4650      	mov	r0, sl
 800bb5e:	b019      	add	sp, #100	@ 0x64
 800bb60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	f77f ae37 	ble.w	800b7da <_dtoa_r+0x7b2>
 800bb6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb70:	2001      	movs	r0, #1
 800bb72:	e655      	b.n	800b820 <_dtoa_r+0x7f8>
 800bb74:	9b00      	ldr	r3, [sp, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	f77f aed6 	ble.w	800b928 <_dtoa_r+0x900>
 800bb7c:	4656      	mov	r6, sl
 800bb7e:	4621      	mov	r1, r4
 800bb80:	4648      	mov	r0, r9
 800bb82:	f7ff f9c7 	bl	800af14 <quorem>
 800bb86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bb8a:	f806 8b01 	strb.w	r8, [r6], #1
 800bb8e:	9b00      	ldr	r3, [sp, #0]
 800bb90:	eba6 020a 	sub.w	r2, r6, sl
 800bb94:	4293      	cmp	r3, r2
 800bb96:	ddb3      	ble.n	800bb00 <_dtoa_r+0xad8>
 800bb98:	4649      	mov	r1, r9
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	220a      	movs	r2, #10
 800bb9e:	4658      	mov	r0, fp
 800bba0:	f000 f968 	bl	800be74 <__multadd>
 800bba4:	4681      	mov	r9, r0
 800bba6:	e7ea      	b.n	800bb7e <_dtoa_r+0xb56>
 800bba8:	0800e865 	.word	0x0800e865
 800bbac:	0800e7e9 	.word	0x0800e7e9

0800bbb0 <_free_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	4605      	mov	r5, r0
 800bbb4:	2900      	cmp	r1, #0
 800bbb6:	d041      	beq.n	800bc3c <_free_r+0x8c>
 800bbb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbbc:	1f0c      	subs	r4, r1, #4
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	bfb8      	it	lt
 800bbc2:	18e4      	addlt	r4, r4, r3
 800bbc4:	f000 f8e8 	bl	800bd98 <__malloc_lock>
 800bbc8:	4a1d      	ldr	r2, [pc, #116]	@ (800bc40 <_free_r+0x90>)
 800bbca:	6813      	ldr	r3, [r2, #0]
 800bbcc:	b933      	cbnz	r3, 800bbdc <_free_r+0x2c>
 800bbce:	6063      	str	r3, [r4, #4]
 800bbd0:	6014      	str	r4, [r2, #0]
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbd8:	f000 b8e4 	b.w	800bda4 <__malloc_unlock>
 800bbdc:	42a3      	cmp	r3, r4
 800bbde:	d908      	bls.n	800bbf2 <_free_r+0x42>
 800bbe0:	6820      	ldr	r0, [r4, #0]
 800bbe2:	1821      	adds	r1, r4, r0
 800bbe4:	428b      	cmp	r3, r1
 800bbe6:	bf01      	itttt	eq
 800bbe8:	6819      	ldreq	r1, [r3, #0]
 800bbea:	685b      	ldreq	r3, [r3, #4]
 800bbec:	1809      	addeq	r1, r1, r0
 800bbee:	6021      	streq	r1, [r4, #0]
 800bbf0:	e7ed      	b.n	800bbce <_free_r+0x1e>
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	b10b      	cbz	r3, 800bbfc <_free_r+0x4c>
 800bbf8:	42a3      	cmp	r3, r4
 800bbfa:	d9fa      	bls.n	800bbf2 <_free_r+0x42>
 800bbfc:	6811      	ldr	r1, [r2, #0]
 800bbfe:	1850      	adds	r0, r2, r1
 800bc00:	42a0      	cmp	r0, r4
 800bc02:	d10b      	bne.n	800bc1c <_free_r+0x6c>
 800bc04:	6820      	ldr	r0, [r4, #0]
 800bc06:	4401      	add	r1, r0
 800bc08:	1850      	adds	r0, r2, r1
 800bc0a:	4283      	cmp	r3, r0
 800bc0c:	6011      	str	r1, [r2, #0]
 800bc0e:	d1e0      	bne.n	800bbd2 <_free_r+0x22>
 800bc10:	6818      	ldr	r0, [r3, #0]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	6053      	str	r3, [r2, #4]
 800bc16:	4408      	add	r0, r1
 800bc18:	6010      	str	r0, [r2, #0]
 800bc1a:	e7da      	b.n	800bbd2 <_free_r+0x22>
 800bc1c:	d902      	bls.n	800bc24 <_free_r+0x74>
 800bc1e:	230c      	movs	r3, #12
 800bc20:	602b      	str	r3, [r5, #0]
 800bc22:	e7d6      	b.n	800bbd2 <_free_r+0x22>
 800bc24:	6820      	ldr	r0, [r4, #0]
 800bc26:	1821      	adds	r1, r4, r0
 800bc28:	428b      	cmp	r3, r1
 800bc2a:	bf04      	itt	eq
 800bc2c:	6819      	ldreq	r1, [r3, #0]
 800bc2e:	685b      	ldreq	r3, [r3, #4]
 800bc30:	6063      	str	r3, [r4, #4]
 800bc32:	bf04      	itt	eq
 800bc34:	1809      	addeq	r1, r1, r0
 800bc36:	6021      	streq	r1, [r4, #0]
 800bc38:	6054      	str	r4, [r2, #4]
 800bc3a:	e7ca      	b.n	800bbd2 <_free_r+0x22>
 800bc3c:	bd38      	pop	{r3, r4, r5, pc}
 800bc3e:	bf00      	nop
 800bc40:	20001948 	.word	0x20001948

0800bc44 <malloc>:
 800bc44:	4b02      	ldr	r3, [pc, #8]	@ (800bc50 <malloc+0xc>)
 800bc46:	4601      	mov	r1, r0
 800bc48:	6818      	ldr	r0, [r3, #0]
 800bc4a:	f000 b825 	b.w	800bc98 <_malloc_r>
 800bc4e:	bf00      	nop
 800bc50:	20000128 	.word	0x20000128

0800bc54 <sbrk_aligned>:
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	4e0f      	ldr	r6, [pc, #60]	@ (800bc94 <sbrk_aligned+0x40>)
 800bc58:	460c      	mov	r4, r1
 800bc5a:	6831      	ldr	r1, [r6, #0]
 800bc5c:	4605      	mov	r5, r0
 800bc5e:	b911      	cbnz	r1, 800bc66 <sbrk_aligned+0x12>
 800bc60:	f001 ffe2 	bl	800dc28 <_sbrk_r>
 800bc64:	6030      	str	r0, [r6, #0]
 800bc66:	4621      	mov	r1, r4
 800bc68:	4628      	mov	r0, r5
 800bc6a:	f001 ffdd 	bl	800dc28 <_sbrk_r>
 800bc6e:	1c43      	adds	r3, r0, #1
 800bc70:	d103      	bne.n	800bc7a <sbrk_aligned+0x26>
 800bc72:	f04f 34ff 	mov.w	r4, #4294967295
 800bc76:	4620      	mov	r0, r4
 800bc78:	bd70      	pop	{r4, r5, r6, pc}
 800bc7a:	1cc4      	adds	r4, r0, #3
 800bc7c:	f024 0403 	bic.w	r4, r4, #3
 800bc80:	42a0      	cmp	r0, r4
 800bc82:	d0f8      	beq.n	800bc76 <sbrk_aligned+0x22>
 800bc84:	1a21      	subs	r1, r4, r0
 800bc86:	4628      	mov	r0, r5
 800bc88:	f001 ffce 	bl	800dc28 <_sbrk_r>
 800bc8c:	3001      	adds	r0, #1
 800bc8e:	d1f2      	bne.n	800bc76 <sbrk_aligned+0x22>
 800bc90:	e7ef      	b.n	800bc72 <sbrk_aligned+0x1e>
 800bc92:	bf00      	nop
 800bc94:	20001944 	.word	0x20001944

0800bc98 <_malloc_r>:
 800bc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc9c:	1ccd      	adds	r5, r1, #3
 800bc9e:	f025 0503 	bic.w	r5, r5, #3
 800bca2:	3508      	adds	r5, #8
 800bca4:	2d0c      	cmp	r5, #12
 800bca6:	bf38      	it	cc
 800bca8:	250c      	movcc	r5, #12
 800bcaa:	2d00      	cmp	r5, #0
 800bcac:	4606      	mov	r6, r0
 800bcae:	db01      	blt.n	800bcb4 <_malloc_r+0x1c>
 800bcb0:	42a9      	cmp	r1, r5
 800bcb2:	d904      	bls.n	800bcbe <_malloc_r+0x26>
 800bcb4:	230c      	movs	r3, #12
 800bcb6:	6033      	str	r3, [r6, #0]
 800bcb8:	2000      	movs	r0, #0
 800bcba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd94 <_malloc_r+0xfc>
 800bcc2:	f000 f869 	bl	800bd98 <__malloc_lock>
 800bcc6:	f8d8 3000 	ldr.w	r3, [r8]
 800bcca:	461c      	mov	r4, r3
 800bccc:	bb44      	cbnz	r4, 800bd20 <_malloc_r+0x88>
 800bcce:	4629      	mov	r1, r5
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	f7ff ffbf 	bl	800bc54 <sbrk_aligned>
 800bcd6:	1c43      	adds	r3, r0, #1
 800bcd8:	4604      	mov	r4, r0
 800bcda:	d158      	bne.n	800bd8e <_malloc_r+0xf6>
 800bcdc:	f8d8 4000 	ldr.w	r4, [r8]
 800bce0:	4627      	mov	r7, r4
 800bce2:	2f00      	cmp	r7, #0
 800bce4:	d143      	bne.n	800bd6e <_malloc_r+0xd6>
 800bce6:	2c00      	cmp	r4, #0
 800bce8:	d04b      	beq.n	800bd82 <_malloc_r+0xea>
 800bcea:	6823      	ldr	r3, [r4, #0]
 800bcec:	4639      	mov	r1, r7
 800bcee:	4630      	mov	r0, r6
 800bcf0:	eb04 0903 	add.w	r9, r4, r3
 800bcf4:	f001 ff98 	bl	800dc28 <_sbrk_r>
 800bcf8:	4581      	cmp	r9, r0
 800bcfa:	d142      	bne.n	800bd82 <_malloc_r+0xea>
 800bcfc:	6821      	ldr	r1, [r4, #0]
 800bcfe:	1a6d      	subs	r5, r5, r1
 800bd00:	4629      	mov	r1, r5
 800bd02:	4630      	mov	r0, r6
 800bd04:	f7ff ffa6 	bl	800bc54 <sbrk_aligned>
 800bd08:	3001      	adds	r0, #1
 800bd0a:	d03a      	beq.n	800bd82 <_malloc_r+0xea>
 800bd0c:	6823      	ldr	r3, [r4, #0]
 800bd0e:	442b      	add	r3, r5
 800bd10:	6023      	str	r3, [r4, #0]
 800bd12:	f8d8 3000 	ldr.w	r3, [r8]
 800bd16:	685a      	ldr	r2, [r3, #4]
 800bd18:	bb62      	cbnz	r2, 800bd74 <_malloc_r+0xdc>
 800bd1a:	f8c8 7000 	str.w	r7, [r8]
 800bd1e:	e00f      	b.n	800bd40 <_malloc_r+0xa8>
 800bd20:	6822      	ldr	r2, [r4, #0]
 800bd22:	1b52      	subs	r2, r2, r5
 800bd24:	d420      	bmi.n	800bd68 <_malloc_r+0xd0>
 800bd26:	2a0b      	cmp	r2, #11
 800bd28:	d917      	bls.n	800bd5a <_malloc_r+0xc2>
 800bd2a:	1961      	adds	r1, r4, r5
 800bd2c:	42a3      	cmp	r3, r4
 800bd2e:	6025      	str	r5, [r4, #0]
 800bd30:	bf18      	it	ne
 800bd32:	6059      	strne	r1, [r3, #4]
 800bd34:	6863      	ldr	r3, [r4, #4]
 800bd36:	bf08      	it	eq
 800bd38:	f8c8 1000 	streq.w	r1, [r8]
 800bd3c:	5162      	str	r2, [r4, r5]
 800bd3e:	604b      	str	r3, [r1, #4]
 800bd40:	4630      	mov	r0, r6
 800bd42:	f000 f82f 	bl	800bda4 <__malloc_unlock>
 800bd46:	f104 000b 	add.w	r0, r4, #11
 800bd4a:	1d23      	adds	r3, r4, #4
 800bd4c:	f020 0007 	bic.w	r0, r0, #7
 800bd50:	1ac2      	subs	r2, r0, r3
 800bd52:	bf1c      	itt	ne
 800bd54:	1a1b      	subne	r3, r3, r0
 800bd56:	50a3      	strne	r3, [r4, r2]
 800bd58:	e7af      	b.n	800bcba <_malloc_r+0x22>
 800bd5a:	6862      	ldr	r2, [r4, #4]
 800bd5c:	42a3      	cmp	r3, r4
 800bd5e:	bf0c      	ite	eq
 800bd60:	f8c8 2000 	streq.w	r2, [r8]
 800bd64:	605a      	strne	r2, [r3, #4]
 800bd66:	e7eb      	b.n	800bd40 <_malloc_r+0xa8>
 800bd68:	4623      	mov	r3, r4
 800bd6a:	6864      	ldr	r4, [r4, #4]
 800bd6c:	e7ae      	b.n	800bccc <_malloc_r+0x34>
 800bd6e:	463c      	mov	r4, r7
 800bd70:	687f      	ldr	r7, [r7, #4]
 800bd72:	e7b6      	b.n	800bce2 <_malloc_r+0x4a>
 800bd74:	461a      	mov	r2, r3
 800bd76:	685b      	ldr	r3, [r3, #4]
 800bd78:	42a3      	cmp	r3, r4
 800bd7a:	d1fb      	bne.n	800bd74 <_malloc_r+0xdc>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	6053      	str	r3, [r2, #4]
 800bd80:	e7de      	b.n	800bd40 <_malloc_r+0xa8>
 800bd82:	230c      	movs	r3, #12
 800bd84:	6033      	str	r3, [r6, #0]
 800bd86:	4630      	mov	r0, r6
 800bd88:	f000 f80c 	bl	800bda4 <__malloc_unlock>
 800bd8c:	e794      	b.n	800bcb8 <_malloc_r+0x20>
 800bd8e:	6005      	str	r5, [r0, #0]
 800bd90:	e7d6      	b.n	800bd40 <_malloc_r+0xa8>
 800bd92:	bf00      	nop
 800bd94:	20001948 	.word	0x20001948

0800bd98 <__malloc_lock>:
 800bd98:	4801      	ldr	r0, [pc, #4]	@ (800bda0 <__malloc_lock+0x8>)
 800bd9a:	f7ff b8b2 	b.w	800af02 <__retarget_lock_acquire_recursive>
 800bd9e:	bf00      	nop
 800bda0:	20001940 	.word	0x20001940

0800bda4 <__malloc_unlock>:
 800bda4:	4801      	ldr	r0, [pc, #4]	@ (800bdac <__malloc_unlock+0x8>)
 800bda6:	f7ff b8ad 	b.w	800af04 <__retarget_lock_release_recursive>
 800bdaa:	bf00      	nop
 800bdac:	20001940 	.word	0x20001940

0800bdb0 <_Balloc>:
 800bdb0:	b570      	push	{r4, r5, r6, lr}
 800bdb2:	69c6      	ldr	r6, [r0, #28]
 800bdb4:	4604      	mov	r4, r0
 800bdb6:	460d      	mov	r5, r1
 800bdb8:	b976      	cbnz	r6, 800bdd8 <_Balloc+0x28>
 800bdba:	2010      	movs	r0, #16
 800bdbc:	f7ff ff42 	bl	800bc44 <malloc>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	61e0      	str	r0, [r4, #28]
 800bdc4:	b920      	cbnz	r0, 800bdd0 <_Balloc+0x20>
 800bdc6:	4b18      	ldr	r3, [pc, #96]	@ (800be28 <_Balloc+0x78>)
 800bdc8:	4818      	ldr	r0, [pc, #96]	@ (800be2c <_Balloc+0x7c>)
 800bdca:	216b      	movs	r1, #107	@ 0x6b
 800bdcc:	f001 ff54 	bl	800dc78 <__assert_func>
 800bdd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdd4:	6006      	str	r6, [r0, #0]
 800bdd6:	60c6      	str	r6, [r0, #12]
 800bdd8:	69e6      	ldr	r6, [r4, #28]
 800bdda:	68f3      	ldr	r3, [r6, #12]
 800bddc:	b183      	cbz	r3, 800be00 <_Balloc+0x50>
 800bdde:	69e3      	ldr	r3, [r4, #28]
 800bde0:	68db      	ldr	r3, [r3, #12]
 800bde2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bde6:	b9b8      	cbnz	r0, 800be18 <_Balloc+0x68>
 800bde8:	2101      	movs	r1, #1
 800bdea:	fa01 f605 	lsl.w	r6, r1, r5
 800bdee:	1d72      	adds	r2, r6, #5
 800bdf0:	0092      	lsls	r2, r2, #2
 800bdf2:	4620      	mov	r0, r4
 800bdf4:	f001 ff5e 	bl	800dcb4 <_calloc_r>
 800bdf8:	b160      	cbz	r0, 800be14 <_Balloc+0x64>
 800bdfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdfe:	e00e      	b.n	800be1e <_Balloc+0x6e>
 800be00:	2221      	movs	r2, #33	@ 0x21
 800be02:	2104      	movs	r1, #4
 800be04:	4620      	mov	r0, r4
 800be06:	f001 ff55 	bl	800dcb4 <_calloc_r>
 800be0a:	69e3      	ldr	r3, [r4, #28]
 800be0c:	60f0      	str	r0, [r6, #12]
 800be0e:	68db      	ldr	r3, [r3, #12]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d1e4      	bne.n	800bdde <_Balloc+0x2e>
 800be14:	2000      	movs	r0, #0
 800be16:	bd70      	pop	{r4, r5, r6, pc}
 800be18:	6802      	ldr	r2, [r0, #0]
 800be1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be1e:	2300      	movs	r3, #0
 800be20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be24:	e7f7      	b.n	800be16 <_Balloc+0x66>
 800be26:	bf00      	nop
 800be28:	0800e7f6 	.word	0x0800e7f6
 800be2c:	0800e876 	.word	0x0800e876

0800be30 <_Bfree>:
 800be30:	b570      	push	{r4, r5, r6, lr}
 800be32:	69c6      	ldr	r6, [r0, #28]
 800be34:	4605      	mov	r5, r0
 800be36:	460c      	mov	r4, r1
 800be38:	b976      	cbnz	r6, 800be58 <_Bfree+0x28>
 800be3a:	2010      	movs	r0, #16
 800be3c:	f7ff ff02 	bl	800bc44 <malloc>
 800be40:	4602      	mov	r2, r0
 800be42:	61e8      	str	r0, [r5, #28]
 800be44:	b920      	cbnz	r0, 800be50 <_Bfree+0x20>
 800be46:	4b09      	ldr	r3, [pc, #36]	@ (800be6c <_Bfree+0x3c>)
 800be48:	4809      	ldr	r0, [pc, #36]	@ (800be70 <_Bfree+0x40>)
 800be4a:	218f      	movs	r1, #143	@ 0x8f
 800be4c:	f001 ff14 	bl	800dc78 <__assert_func>
 800be50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be54:	6006      	str	r6, [r0, #0]
 800be56:	60c6      	str	r6, [r0, #12]
 800be58:	b13c      	cbz	r4, 800be6a <_Bfree+0x3a>
 800be5a:	69eb      	ldr	r3, [r5, #28]
 800be5c:	6862      	ldr	r2, [r4, #4]
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be64:	6021      	str	r1, [r4, #0]
 800be66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be6a:	bd70      	pop	{r4, r5, r6, pc}
 800be6c:	0800e7f6 	.word	0x0800e7f6
 800be70:	0800e876 	.word	0x0800e876

0800be74 <__multadd>:
 800be74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be78:	690d      	ldr	r5, [r1, #16]
 800be7a:	4607      	mov	r7, r0
 800be7c:	460c      	mov	r4, r1
 800be7e:	461e      	mov	r6, r3
 800be80:	f101 0c14 	add.w	ip, r1, #20
 800be84:	2000      	movs	r0, #0
 800be86:	f8dc 3000 	ldr.w	r3, [ip]
 800be8a:	b299      	uxth	r1, r3
 800be8c:	fb02 6101 	mla	r1, r2, r1, r6
 800be90:	0c1e      	lsrs	r6, r3, #16
 800be92:	0c0b      	lsrs	r3, r1, #16
 800be94:	fb02 3306 	mla	r3, r2, r6, r3
 800be98:	b289      	uxth	r1, r1
 800be9a:	3001      	adds	r0, #1
 800be9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bea0:	4285      	cmp	r5, r0
 800bea2:	f84c 1b04 	str.w	r1, [ip], #4
 800bea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800beaa:	dcec      	bgt.n	800be86 <__multadd+0x12>
 800beac:	b30e      	cbz	r6, 800bef2 <__multadd+0x7e>
 800beae:	68a3      	ldr	r3, [r4, #8]
 800beb0:	42ab      	cmp	r3, r5
 800beb2:	dc19      	bgt.n	800bee8 <__multadd+0x74>
 800beb4:	6861      	ldr	r1, [r4, #4]
 800beb6:	4638      	mov	r0, r7
 800beb8:	3101      	adds	r1, #1
 800beba:	f7ff ff79 	bl	800bdb0 <_Balloc>
 800bebe:	4680      	mov	r8, r0
 800bec0:	b928      	cbnz	r0, 800bece <__multadd+0x5a>
 800bec2:	4602      	mov	r2, r0
 800bec4:	4b0c      	ldr	r3, [pc, #48]	@ (800bef8 <__multadd+0x84>)
 800bec6:	480d      	ldr	r0, [pc, #52]	@ (800befc <__multadd+0x88>)
 800bec8:	21ba      	movs	r1, #186	@ 0xba
 800beca:	f001 fed5 	bl	800dc78 <__assert_func>
 800bece:	6922      	ldr	r2, [r4, #16]
 800bed0:	3202      	adds	r2, #2
 800bed2:	f104 010c 	add.w	r1, r4, #12
 800bed6:	0092      	lsls	r2, r2, #2
 800bed8:	300c      	adds	r0, #12
 800beda:	f001 feb5 	bl	800dc48 <memcpy>
 800bede:	4621      	mov	r1, r4
 800bee0:	4638      	mov	r0, r7
 800bee2:	f7ff ffa5 	bl	800be30 <_Bfree>
 800bee6:	4644      	mov	r4, r8
 800bee8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800beec:	3501      	adds	r5, #1
 800beee:	615e      	str	r6, [r3, #20]
 800bef0:	6125      	str	r5, [r4, #16]
 800bef2:	4620      	mov	r0, r4
 800bef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bef8:	0800e865 	.word	0x0800e865
 800befc:	0800e876 	.word	0x0800e876

0800bf00 <__s2b>:
 800bf00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf04:	460c      	mov	r4, r1
 800bf06:	4615      	mov	r5, r2
 800bf08:	461f      	mov	r7, r3
 800bf0a:	2209      	movs	r2, #9
 800bf0c:	3308      	adds	r3, #8
 800bf0e:	4606      	mov	r6, r0
 800bf10:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf14:	2100      	movs	r1, #0
 800bf16:	2201      	movs	r2, #1
 800bf18:	429a      	cmp	r2, r3
 800bf1a:	db09      	blt.n	800bf30 <__s2b+0x30>
 800bf1c:	4630      	mov	r0, r6
 800bf1e:	f7ff ff47 	bl	800bdb0 <_Balloc>
 800bf22:	b940      	cbnz	r0, 800bf36 <__s2b+0x36>
 800bf24:	4602      	mov	r2, r0
 800bf26:	4b19      	ldr	r3, [pc, #100]	@ (800bf8c <__s2b+0x8c>)
 800bf28:	4819      	ldr	r0, [pc, #100]	@ (800bf90 <__s2b+0x90>)
 800bf2a:	21d3      	movs	r1, #211	@ 0xd3
 800bf2c:	f001 fea4 	bl	800dc78 <__assert_func>
 800bf30:	0052      	lsls	r2, r2, #1
 800bf32:	3101      	adds	r1, #1
 800bf34:	e7f0      	b.n	800bf18 <__s2b+0x18>
 800bf36:	9b08      	ldr	r3, [sp, #32]
 800bf38:	6143      	str	r3, [r0, #20]
 800bf3a:	2d09      	cmp	r5, #9
 800bf3c:	f04f 0301 	mov.w	r3, #1
 800bf40:	6103      	str	r3, [r0, #16]
 800bf42:	dd16      	ble.n	800bf72 <__s2b+0x72>
 800bf44:	f104 0909 	add.w	r9, r4, #9
 800bf48:	46c8      	mov	r8, r9
 800bf4a:	442c      	add	r4, r5
 800bf4c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf50:	4601      	mov	r1, r0
 800bf52:	3b30      	subs	r3, #48	@ 0x30
 800bf54:	220a      	movs	r2, #10
 800bf56:	4630      	mov	r0, r6
 800bf58:	f7ff ff8c 	bl	800be74 <__multadd>
 800bf5c:	45a0      	cmp	r8, r4
 800bf5e:	d1f5      	bne.n	800bf4c <__s2b+0x4c>
 800bf60:	f1a5 0408 	sub.w	r4, r5, #8
 800bf64:	444c      	add	r4, r9
 800bf66:	1b2d      	subs	r5, r5, r4
 800bf68:	1963      	adds	r3, r4, r5
 800bf6a:	42bb      	cmp	r3, r7
 800bf6c:	db04      	blt.n	800bf78 <__s2b+0x78>
 800bf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf72:	340a      	adds	r4, #10
 800bf74:	2509      	movs	r5, #9
 800bf76:	e7f6      	b.n	800bf66 <__s2b+0x66>
 800bf78:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bf7c:	4601      	mov	r1, r0
 800bf7e:	3b30      	subs	r3, #48	@ 0x30
 800bf80:	220a      	movs	r2, #10
 800bf82:	4630      	mov	r0, r6
 800bf84:	f7ff ff76 	bl	800be74 <__multadd>
 800bf88:	e7ee      	b.n	800bf68 <__s2b+0x68>
 800bf8a:	bf00      	nop
 800bf8c:	0800e865 	.word	0x0800e865
 800bf90:	0800e876 	.word	0x0800e876

0800bf94 <__hi0bits>:
 800bf94:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf98:	4603      	mov	r3, r0
 800bf9a:	bf36      	itet	cc
 800bf9c:	0403      	lslcc	r3, r0, #16
 800bf9e:	2000      	movcs	r0, #0
 800bfa0:	2010      	movcc	r0, #16
 800bfa2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bfa6:	bf3c      	itt	cc
 800bfa8:	021b      	lslcc	r3, r3, #8
 800bfaa:	3008      	addcc	r0, #8
 800bfac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfb0:	bf3c      	itt	cc
 800bfb2:	011b      	lslcc	r3, r3, #4
 800bfb4:	3004      	addcc	r0, #4
 800bfb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfba:	bf3c      	itt	cc
 800bfbc:	009b      	lslcc	r3, r3, #2
 800bfbe:	3002      	addcc	r0, #2
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	db05      	blt.n	800bfd0 <__hi0bits+0x3c>
 800bfc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bfc8:	f100 0001 	add.w	r0, r0, #1
 800bfcc:	bf08      	it	eq
 800bfce:	2020      	moveq	r0, #32
 800bfd0:	4770      	bx	lr

0800bfd2 <__lo0bits>:
 800bfd2:	6803      	ldr	r3, [r0, #0]
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	f013 0007 	ands.w	r0, r3, #7
 800bfda:	d00b      	beq.n	800bff4 <__lo0bits+0x22>
 800bfdc:	07d9      	lsls	r1, r3, #31
 800bfde:	d421      	bmi.n	800c024 <__lo0bits+0x52>
 800bfe0:	0798      	lsls	r0, r3, #30
 800bfe2:	bf49      	itett	mi
 800bfe4:	085b      	lsrmi	r3, r3, #1
 800bfe6:	089b      	lsrpl	r3, r3, #2
 800bfe8:	2001      	movmi	r0, #1
 800bfea:	6013      	strmi	r3, [r2, #0]
 800bfec:	bf5c      	itt	pl
 800bfee:	6013      	strpl	r3, [r2, #0]
 800bff0:	2002      	movpl	r0, #2
 800bff2:	4770      	bx	lr
 800bff4:	b299      	uxth	r1, r3
 800bff6:	b909      	cbnz	r1, 800bffc <__lo0bits+0x2a>
 800bff8:	0c1b      	lsrs	r3, r3, #16
 800bffa:	2010      	movs	r0, #16
 800bffc:	b2d9      	uxtb	r1, r3
 800bffe:	b909      	cbnz	r1, 800c004 <__lo0bits+0x32>
 800c000:	3008      	adds	r0, #8
 800c002:	0a1b      	lsrs	r3, r3, #8
 800c004:	0719      	lsls	r1, r3, #28
 800c006:	bf04      	itt	eq
 800c008:	091b      	lsreq	r3, r3, #4
 800c00a:	3004      	addeq	r0, #4
 800c00c:	0799      	lsls	r1, r3, #30
 800c00e:	bf04      	itt	eq
 800c010:	089b      	lsreq	r3, r3, #2
 800c012:	3002      	addeq	r0, #2
 800c014:	07d9      	lsls	r1, r3, #31
 800c016:	d403      	bmi.n	800c020 <__lo0bits+0x4e>
 800c018:	085b      	lsrs	r3, r3, #1
 800c01a:	f100 0001 	add.w	r0, r0, #1
 800c01e:	d003      	beq.n	800c028 <__lo0bits+0x56>
 800c020:	6013      	str	r3, [r2, #0]
 800c022:	4770      	bx	lr
 800c024:	2000      	movs	r0, #0
 800c026:	4770      	bx	lr
 800c028:	2020      	movs	r0, #32
 800c02a:	4770      	bx	lr

0800c02c <__i2b>:
 800c02c:	b510      	push	{r4, lr}
 800c02e:	460c      	mov	r4, r1
 800c030:	2101      	movs	r1, #1
 800c032:	f7ff febd 	bl	800bdb0 <_Balloc>
 800c036:	4602      	mov	r2, r0
 800c038:	b928      	cbnz	r0, 800c046 <__i2b+0x1a>
 800c03a:	4b05      	ldr	r3, [pc, #20]	@ (800c050 <__i2b+0x24>)
 800c03c:	4805      	ldr	r0, [pc, #20]	@ (800c054 <__i2b+0x28>)
 800c03e:	f240 1145 	movw	r1, #325	@ 0x145
 800c042:	f001 fe19 	bl	800dc78 <__assert_func>
 800c046:	2301      	movs	r3, #1
 800c048:	6144      	str	r4, [r0, #20]
 800c04a:	6103      	str	r3, [r0, #16]
 800c04c:	bd10      	pop	{r4, pc}
 800c04e:	bf00      	nop
 800c050:	0800e865 	.word	0x0800e865
 800c054:	0800e876 	.word	0x0800e876

0800c058 <__multiply>:
 800c058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05c:	4614      	mov	r4, r2
 800c05e:	690a      	ldr	r2, [r1, #16]
 800c060:	6923      	ldr	r3, [r4, #16]
 800c062:	429a      	cmp	r2, r3
 800c064:	bfa8      	it	ge
 800c066:	4623      	movge	r3, r4
 800c068:	460f      	mov	r7, r1
 800c06a:	bfa4      	itt	ge
 800c06c:	460c      	movge	r4, r1
 800c06e:	461f      	movge	r7, r3
 800c070:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c074:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c078:	68a3      	ldr	r3, [r4, #8]
 800c07a:	6861      	ldr	r1, [r4, #4]
 800c07c:	eb0a 0609 	add.w	r6, sl, r9
 800c080:	42b3      	cmp	r3, r6
 800c082:	b085      	sub	sp, #20
 800c084:	bfb8      	it	lt
 800c086:	3101      	addlt	r1, #1
 800c088:	f7ff fe92 	bl	800bdb0 <_Balloc>
 800c08c:	b930      	cbnz	r0, 800c09c <__multiply+0x44>
 800c08e:	4602      	mov	r2, r0
 800c090:	4b44      	ldr	r3, [pc, #272]	@ (800c1a4 <__multiply+0x14c>)
 800c092:	4845      	ldr	r0, [pc, #276]	@ (800c1a8 <__multiply+0x150>)
 800c094:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c098:	f001 fdee 	bl	800dc78 <__assert_func>
 800c09c:	f100 0514 	add.w	r5, r0, #20
 800c0a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0a4:	462b      	mov	r3, r5
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	4543      	cmp	r3, r8
 800c0aa:	d321      	bcc.n	800c0f0 <__multiply+0x98>
 800c0ac:	f107 0114 	add.w	r1, r7, #20
 800c0b0:	f104 0214 	add.w	r2, r4, #20
 800c0b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c0b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c0bc:	9302      	str	r3, [sp, #8]
 800c0be:	1b13      	subs	r3, r2, r4
 800c0c0:	3b15      	subs	r3, #21
 800c0c2:	f023 0303 	bic.w	r3, r3, #3
 800c0c6:	3304      	adds	r3, #4
 800c0c8:	f104 0715 	add.w	r7, r4, #21
 800c0cc:	42ba      	cmp	r2, r7
 800c0ce:	bf38      	it	cc
 800c0d0:	2304      	movcc	r3, #4
 800c0d2:	9301      	str	r3, [sp, #4]
 800c0d4:	9b02      	ldr	r3, [sp, #8]
 800c0d6:	9103      	str	r1, [sp, #12]
 800c0d8:	428b      	cmp	r3, r1
 800c0da:	d80c      	bhi.n	800c0f6 <__multiply+0x9e>
 800c0dc:	2e00      	cmp	r6, #0
 800c0de:	dd03      	ble.n	800c0e8 <__multiply+0x90>
 800c0e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d05b      	beq.n	800c1a0 <__multiply+0x148>
 800c0e8:	6106      	str	r6, [r0, #16]
 800c0ea:	b005      	add	sp, #20
 800c0ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0f0:	f843 2b04 	str.w	r2, [r3], #4
 800c0f4:	e7d8      	b.n	800c0a8 <__multiply+0x50>
 800c0f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c0fa:	f1ba 0f00 	cmp.w	sl, #0
 800c0fe:	d024      	beq.n	800c14a <__multiply+0xf2>
 800c100:	f104 0e14 	add.w	lr, r4, #20
 800c104:	46a9      	mov	r9, r5
 800c106:	f04f 0c00 	mov.w	ip, #0
 800c10a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c10e:	f8d9 3000 	ldr.w	r3, [r9]
 800c112:	fa1f fb87 	uxth.w	fp, r7
 800c116:	b29b      	uxth	r3, r3
 800c118:	fb0a 330b 	mla	r3, sl, fp, r3
 800c11c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c120:	f8d9 7000 	ldr.w	r7, [r9]
 800c124:	4463      	add	r3, ip
 800c126:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c12a:	fb0a c70b 	mla	r7, sl, fp, ip
 800c12e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c132:	b29b      	uxth	r3, r3
 800c134:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c138:	4572      	cmp	r2, lr
 800c13a:	f849 3b04 	str.w	r3, [r9], #4
 800c13e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c142:	d8e2      	bhi.n	800c10a <__multiply+0xb2>
 800c144:	9b01      	ldr	r3, [sp, #4]
 800c146:	f845 c003 	str.w	ip, [r5, r3]
 800c14a:	9b03      	ldr	r3, [sp, #12]
 800c14c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c150:	3104      	adds	r1, #4
 800c152:	f1b9 0f00 	cmp.w	r9, #0
 800c156:	d021      	beq.n	800c19c <__multiply+0x144>
 800c158:	682b      	ldr	r3, [r5, #0]
 800c15a:	f104 0c14 	add.w	ip, r4, #20
 800c15e:	46ae      	mov	lr, r5
 800c160:	f04f 0a00 	mov.w	sl, #0
 800c164:	f8bc b000 	ldrh.w	fp, [ip]
 800c168:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c16c:	fb09 770b 	mla	r7, r9, fp, r7
 800c170:	4457      	add	r7, sl
 800c172:	b29b      	uxth	r3, r3
 800c174:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c178:	f84e 3b04 	str.w	r3, [lr], #4
 800c17c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c180:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c184:	f8be 3000 	ldrh.w	r3, [lr]
 800c188:	fb09 330a 	mla	r3, r9, sl, r3
 800c18c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c190:	4562      	cmp	r2, ip
 800c192:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c196:	d8e5      	bhi.n	800c164 <__multiply+0x10c>
 800c198:	9f01      	ldr	r7, [sp, #4]
 800c19a:	51eb      	str	r3, [r5, r7]
 800c19c:	3504      	adds	r5, #4
 800c19e:	e799      	b.n	800c0d4 <__multiply+0x7c>
 800c1a0:	3e01      	subs	r6, #1
 800c1a2:	e79b      	b.n	800c0dc <__multiply+0x84>
 800c1a4:	0800e865 	.word	0x0800e865
 800c1a8:	0800e876 	.word	0x0800e876

0800c1ac <__pow5mult>:
 800c1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1b0:	4615      	mov	r5, r2
 800c1b2:	f012 0203 	ands.w	r2, r2, #3
 800c1b6:	4607      	mov	r7, r0
 800c1b8:	460e      	mov	r6, r1
 800c1ba:	d007      	beq.n	800c1cc <__pow5mult+0x20>
 800c1bc:	4c25      	ldr	r4, [pc, #148]	@ (800c254 <__pow5mult+0xa8>)
 800c1be:	3a01      	subs	r2, #1
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1c6:	f7ff fe55 	bl	800be74 <__multadd>
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	10ad      	asrs	r5, r5, #2
 800c1ce:	d03d      	beq.n	800c24c <__pow5mult+0xa0>
 800c1d0:	69fc      	ldr	r4, [r7, #28]
 800c1d2:	b97c      	cbnz	r4, 800c1f4 <__pow5mult+0x48>
 800c1d4:	2010      	movs	r0, #16
 800c1d6:	f7ff fd35 	bl	800bc44 <malloc>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	61f8      	str	r0, [r7, #28]
 800c1de:	b928      	cbnz	r0, 800c1ec <__pow5mult+0x40>
 800c1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800c258 <__pow5mult+0xac>)
 800c1e2:	481e      	ldr	r0, [pc, #120]	@ (800c25c <__pow5mult+0xb0>)
 800c1e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c1e8:	f001 fd46 	bl	800dc78 <__assert_func>
 800c1ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1f0:	6004      	str	r4, [r0, #0]
 800c1f2:	60c4      	str	r4, [r0, #12]
 800c1f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c1f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1fc:	b94c      	cbnz	r4, 800c212 <__pow5mult+0x66>
 800c1fe:	f240 2171 	movw	r1, #625	@ 0x271
 800c202:	4638      	mov	r0, r7
 800c204:	f7ff ff12 	bl	800c02c <__i2b>
 800c208:	2300      	movs	r3, #0
 800c20a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c20e:	4604      	mov	r4, r0
 800c210:	6003      	str	r3, [r0, #0]
 800c212:	f04f 0900 	mov.w	r9, #0
 800c216:	07eb      	lsls	r3, r5, #31
 800c218:	d50a      	bpl.n	800c230 <__pow5mult+0x84>
 800c21a:	4631      	mov	r1, r6
 800c21c:	4622      	mov	r2, r4
 800c21e:	4638      	mov	r0, r7
 800c220:	f7ff ff1a 	bl	800c058 <__multiply>
 800c224:	4631      	mov	r1, r6
 800c226:	4680      	mov	r8, r0
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff fe01 	bl	800be30 <_Bfree>
 800c22e:	4646      	mov	r6, r8
 800c230:	106d      	asrs	r5, r5, #1
 800c232:	d00b      	beq.n	800c24c <__pow5mult+0xa0>
 800c234:	6820      	ldr	r0, [r4, #0]
 800c236:	b938      	cbnz	r0, 800c248 <__pow5mult+0x9c>
 800c238:	4622      	mov	r2, r4
 800c23a:	4621      	mov	r1, r4
 800c23c:	4638      	mov	r0, r7
 800c23e:	f7ff ff0b 	bl	800c058 <__multiply>
 800c242:	6020      	str	r0, [r4, #0]
 800c244:	f8c0 9000 	str.w	r9, [r0]
 800c248:	4604      	mov	r4, r0
 800c24a:	e7e4      	b.n	800c216 <__pow5mult+0x6a>
 800c24c:	4630      	mov	r0, r6
 800c24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c252:	bf00      	nop
 800c254:	0800e8d0 	.word	0x0800e8d0
 800c258:	0800e7f6 	.word	0x0800e7f6
 800c25c:	0800e876 	.word	0x0800e876

0800c260 <__lshift>:
 800c260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c264:	460c      	mov	r4, r1
 800c266:	6849      	ldr	r1, [r1, #4]
 800c268:	6923      	ldr	r3, [r4, #16]
 800c26a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c26e:	68a3      	ldr	r3, [r4, #8]
 800c270:	4607      	mov	r7, r0
 800c272:	4691      	mov	r9, r2
 800c274:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c278:	f108 0601 	add.w	r6, r8, #1
 800c27c:	42b3      	cmp	r3, r6
 800c27e:	db0b      	blt.n	800c298 <__lshift+0x38>
 800c280:	4638      	mov	r0, r7
 800c282:	f7ff fd95 	bl	800bdb0 <_Balloc>
 800c286:	4605      	mov	r5, r0
 800c288:	b948      	cbnz	r0, 800c29e <__lshift+0x3e>
 800c28a:	4602      	mov	r2, r0
 800c28c:	4b28      	ldr	r3, [pc, #160]	@ (800c330 <__lshift+0xd0>)
 800c28e:	4829      	ldr	r0, [pc, #164]	@ (800c334 <__lshift+0xd4>)
 800c290:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c294:	f001 fcf0 	bl	800dc78 <__assert_func>
 800c298:	3101      	adds	r1, #1
 800c29a:	005b      	lsls	r3, r3, #1
 800c29c:	e7ee      	b.n	800c27c <__lshift+0x1c>
 800c29e:	2300      	movs	r3, #0
 800c2a0:	f100 0114 	add.w	r1, r0, #20
 800c2a4:	f100 0210 	add.w	r2, r0, #16
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	4553      	cmp	r3, sl
 800c2ac:	db33      	blt.n	800c316 <__lshift+0xb6>
 800c2ae:	6920      	ldr	r0, [r4, #16]
 800c2b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2b4:	f104 0314 	add.w	r3, r4, #20
 800c2b8:	f019 091f 	ands.w	r9, r9, #31
 800c2bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2c4:	d02b      	beq.n	800c31e <__lshift+0xbe>
 800c2c6:	f1c9 0e20 	rsb	lr, r9, #32
 800c2ca:	468a      	mov	sl, r1
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	6818      	ldr	r0, [r3, #0]
 800c2d0:	fa00 f009 	lsl.w	r0, r0, r9
 800c2d4:	4310      	orrs	r0, r2
 800c2d6:	f84a 0b04 	str.w	r0, [sl], #4
 800c2da:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2de:	459c      	cmp	ip, r3
 800c2e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c2e4:	d8f3      	bhi.n	800c2ce <__lshift+0x6e>
 800c2e6:	ebac 0304 	sub.w	r3, ip, r4
 800c2ea:	3b15      	subs	r3, #21
 800c2ec:	f023 0303 	bic.w	r3, r3, #3
 800c2f0:	3304      	adds	r3, #4
 800c2f2:	f104 0015 	add.w	r0, r4, #21
 800c2f6:	4584      	cmp	ip, r0
 800c2f8:	bf38      	it	cc
 800c2fa:	2304      	movcc	r3, #4
 800c2fc:	50ca      	str	r2, [r1, r3]
 800c2fe:	b10a      	cbz	r2, 800c304 <__lshift+0xa4>
 800c300:	f108 0602 	add.w	r6, r8, #2
 800c304:	3e01      	subs	r6, #1
 800c306:	4638      	mov	r0, r7
 800c308:	612e      	str	r6, [r5, #16]
 800c30a:	4621      	mov	r1, r4
 800c30c:	f7ff fd90 	bl	800be30 <_Bfree>
 800c310:	4628      	mov	r0, r5
 800c312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c316:	f842 0f04 	str.w	r0, [r2, #4]!
 800c31a:	3301      	adds	r3, #1
 800c31c:	e7c5      	b.n	800c2aa <__lshift+0x4a>
 800c31e:	3904      	subs	r1, #4
 800c320:	f853 2b04 	ldr.w	r2, [r3], #4
 800c324:	f841 2f04 	str.w	r2, [r1, #4]!
 800c328:	459c      	cmp	ip, r3
 800c32a:	d8f9      	bhi.n	800c320 <__lshift+0xc0>
 800c32c:	e7ea      	b.n	800c304 <__lshift+0xa4>
 800c32e:	bf00      	nop
 800c330:	0800e865 	.word	0x0800e865
 800c334:	0800e876 	.word	0x0800e876

0800c338 <__mcmp>:
 800c338:	690a      	ldr	r2, [r1, #16]
 800c33a:	4603      	mov	r3, r0
 800c33c:	6900      	ldr	r0, [r0, #16]
 800c33e:	1a80      	subs	r0, r0, r2
 800c340:	b530      	push	{r4, r5, lr}
 800c342:	d10e      	bne.n	800c362 <__mcmp+0x2a>
 800c344:	3314      	adds	r3, #20
 800c346:	3114      	adds	r1, #20
 800c348:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c34c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c358:	4295      	cmp	r5, r2
 800c35a:	d003      	beq.n	800c364 <__mcmp+0x2c>
 800c35c:	d205      	bcs.n	800c36a <__mcmp+0x32>
 800c35e:	f04f 30ff 	mov.w	r0, #4294967295
 800c362:	bd30      	pop	{r4, r5, pc}
 800c364:	42a3      	cmp	r3, r4
 800c366:	d3f3      	bcc.n	800c350 <__mcmp+0x18>
 800c368:	e7fb      	b.n	800c362 <__mcmp+0x2a>
 800c36a:	2001      	movs	r0, #1
 800c36c:	e7f9      	b.n	800c362 <__mcmp+0x2a>
	...

0800c370 <__mdiff>:
 800c370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c374:	4689      	mov	r9, r1
 800c376:	4606      	mov	r6, r0
 800c378:	4611      	mov	r1, r2
 800c37a:	4648      	mov	r0, r9
 800c37c:	4614      	mov	r4, r2
 800c37e:	f7ff ffdb 	bl	800c338 <__mcmp>
 800c382:	1e05      	subs	r5, r0, #0
 800c384:	d112      	bne.n	800c3ac <__mdiff+0x3c>
 800c386:	4629      	mov	r1, r5
 800c388:	4630      	mov	r0, r6
 800c38a:	f7ff fd11 	bl	800bdb0 <_Balloc>
 800c38e:	4602      	mov	r2, r0
 800c390:	b928      	cbnz	r0, 800c39e <__mdiff+0x2e>
 800c392:	4b3f      	ldr	r3, [pc, #252]	@ (800c490 <__mdiff+0x120>)
 800c394:	f240 2137 	movw	r1, #567	@ 0x237
 800c398:	483e      	ldr	r0, [pc, #248]	@ (800c494 <__mdiff+0x124>)
 800c39a:	f001 fc6d 	bl	800dc78 <__assert_func>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3a4:	4610      	mov	r0, r2
 800c3a6:	b003      	add	sp, #12
 800c3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ac:	bfbc      	itt	lt
 800c3ae:	464b      	movlt	r3, r9
 800c3b0:	46a1      	movlt	r9, r4
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c3b8:	bfba      	itte	lt
 800c3ba:	461c      	movlt	r4, r3
 800c3bc:	2501      	movlt	r5, #1
 800c3be:	2500      	movge	r5, #0
 800c3c0:	f7ff fcf6 	bl	800bdb0 <_Balloc>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	b918      	cbnz	r0, 800c3d0 <__mdiff+0x60>
 800c3c8:	4b31      	ldr	r3, [pc, #196]	@ (800c490 <__mdiff+0x120>)
 800c3ca:	f240 2145 	movw	r1, #581	@ 0x245
 800c3ce:	e7e3      	b.n	800c398 <__mdiff+0x28>
 800c3d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c3d4:	6926      	ldr	r6, [r4, #16]
 800c3d6:	60c5      	str	r5, [r0, #12]
 800c3d8:	f109 0310 	add.w	r3, r9, #16
 800c3dc:	f109 0514 	add.w	r5, r9, #20
 800c3e0:	f104 0e14 	add.w	lr, r4, #20
 800c3e4:	f100 0b14 	add.w	fp, r0, #20
 800c3e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c3ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c3f0:	9301      	str	r3, [sp, #4]
 800c3f2:	46d9      	mov	r9, fp
 800c3f4:	f04f 0c00 	mov.w	ip, #0
 800c3f8:	9b01      	ldr	r3, [sp, #4]
 800c3fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c3fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c402:	9301      	str	r3, [sp, #4]
 800c404:	fa1f f38a 	uxth.w	r3, sl
 800c408:	4619      	mov	r1, r3
 800c40a:	b283      	uxth	r3, r0
 800c40c:	1acb      	subs	r3, r1, r3
 800c40e:	0c00      	lsrs	r0, r0, #16
 800c410:	4463      	add	r3, ip
 800c412:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c416:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c420:	4576      	cmp	r6, lr
 800c422:	f849 3b04 	str.w	r3, [r9], #4
 800c426:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c42a:	d8e5      	bhi.n	800c3f8 <__mdiff+0x88>
 800c42c:	1b33      	subs	r3, r6, r4
 800c42e:	3b15      	subs	r3, #21
 800c430:	f023 0303 	bic.w	r3, r3, #3
 800c434:	3415      	adds	r4, #21
 800c436:	3304      	adds	r3, #4
 800c438:	42a6      	cmp	r6, r4
 800c43a:	bf38      	it	cc
 800c43c:	2304      	movcc	r3, #4
 800c43e:	441d      	add	r5, r3
 800c440:	445b      	add	r3, fp
 800c442:	461e      	mov	r6, r3
 800c444:	462c      	mov	r4, r5
 800c446:	4544      	cmp	r4, r8
 800c448:	d30e      	bcc.n	800c468 <__mdiff+0xf8>
 800c44a:	f108 0103 	add.w	r1, r8, #3
 800c44e:	1b49      	subs	r1, r1, r5
 800c450:	f021 0103 	bic.w	r1, r1, #3
 800c454:	3d03      	subs	r5, #3
 800c456:	45a8      	cmp	r8, r5
 800c458:	bf38      	it	cc
 800c45a:	2100      	movcc	r1, #0
 800c45c:	440b      	add	r3, r1
 800c45e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c462:	b191      	cbz	r1, 800c48a <__mdiff+0x11a>
 800c464:	6117      	str	r7, [r2, #16]
 800c466:	e79d      	b.n	800c3a4 <__mdiff+0x34>
 800c468:	f854 1b04 	ldr.w	r1, [r4], #4
 800c46c:	46e6      	mov	lr, ip
 800c46e:	0c08      	lsrs	r0, r1, #16
 800c470:	fa1c fc81 	uxtah	ip, ip, r1
 800c474:	4471      	add	r1, lr
 800c476:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c47a:	b289      	uxth	r1, r1
 800c47c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c480:	f846 1b04 	str.w	r1, [r6], #4
 800c484:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c488:	e7dd      	b.n	800c446 <__mdiff+0xd6>
 800c48a:	3f01      	subs	r7, #1
 800c48c:	e7e7      	b.n	800c45e <__mdiff+0xee>
 800c48e:	bf00      	nop
 800c490:	0800e865 	.word	0x0800e865
 800c494:	0800e876 	.word	0x0800e876

0800c498 <__ulp>:
 800c498:	b082      	sub	sp, #8
 800c49a:	ed8d 0b00 	vstr	d0, [sp]
 800c49e:	9a01      	ldr	r2, [sp, #4]
 800c4a0:	4b0f      	ldr	r3, [pc, #60]	@ (800c4e0 <__ulp+0x48>)
 800c4a2:	4013      	ands	r3, r2
 800c4a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	dc08      	bgt.n	800c4be <__ulp+0x26>
 800c4ac:	425b      	negs	r3, r3
 800c4ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c4b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c4b6:	da04      	bge.n	800c4c2 <__ulp+0x2a>
 800c4b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c4bc:	4113      	asrs	r3, r2
 800c4be:	2200      	movs	r2, #0
 800c4c0:	e008      	b.n	800c4d4 <__ulp+0x3c>
 800c4c2:	f1a2 0314 	sub.w	r3, r2, #20
 800c4c6:	2b1e      	cmp	r3, #30
 800c4c8:	bfda      	itte	le
 800c4ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c4ce:	40da      	lsrle	r2, r3
 800c4d0:	2201      	movgt	r2, #1
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	4610      	mov	r0, r2
 800c4d8:	ec41 0b10 	vmov	d0, r0, r1
 800c4dc:	b002      	add	sp, #8
 800c4de:	4770      	bx	lr
 800c4e0:	7ff00000 	.word	0x7ff00000

0800c4e4 <__b2d>:
 800c4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4e8:	6906      	ldr	r6, [r0, #16]
 800c4ea:	f100 0814 	add.w	r8, r0, #20
 800c4ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c4f2:	1f37      	subs	r7, r6, #4
 800c4f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	f7ff fd4b 	bl	800bf94 <__hi0bits>
 800c4fe:	f1c0 0320 	rsb	r3, r0, #32
 800c502:	280a      	cmp	r0, #10
 800c504:	600b      	str	r3, [r1, #0]
 800c506:	491b      	ldr	r1, [pc, #108]	@ (800c574 <__b2d+0x90>)
 800c508:	dc15      	bgt.n	800c536 <__b2d+0x52>
 800c50a:	f1c0 0c0b 	rsb	ip, r0, #11
 800c50e:	fa22 f30c 	lsr.w	r3, r2, ip
 800c512:	45b8      	cmp	r8, r7
 800c514:	ea43 0501 	orr.w	r5, r3, r1
 800c518:	bf34      	ite	cc
 800c51a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c51e:	2300      	movcs	r3, #0
 800c520:	3015      	adds	r0, #21
 800c522:	fa02 f000 	lsl.w	r0, r2, r0
 800c526:	fa23 f30c 	lsr.w	r3, r3, ip
 800c52a:	4303      	orrs	r3, r0
 800c52c:	461c      	mov	r4, r3
 800c52e:	ec45 4b10 	vmov	d0, r4, r5
 800c532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c536:	45b8      	cmp	r8, r7
 800c538:	bf3a      	itte	cc
 800c53a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c53e:	f1a6 0708 	subcc.w	r7, r6, #8
 800c542:	2300      	movcs	r3, #0
 800c544:	380b      	subs	r0, #11
 800c546:	d012      	beq.n	800c56e <__b2d+0x8a>
 800c548:	f1c0 0120 	rsb	r1, r0, #32
 800c54c:	fa23 f401 	lsr.w	r4, r3, r1
 800c550:	4082      	lsls	r2, r0
 800c552:	4322      	orrs	r2, r4
 800c554:	4547      	cmp	r7, r8
 800c556:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c55a:	bf8c      	ite	hi
 800c55c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c560:	2200      	movls	r2, #0
 800c562:	4083      	lsls	r3, r0
 800c564:	40ca      	lsrs	r2, r1
 800c566:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c56a:	4313      	orrs	r3, r2
 800c56c:	e7de      	b.n	800c52c <__b2d+0x48>
 800c56e:	ea42 0501 	orr.w	r5, r2, r1
 800c572:	e7db      	b.n	800c52c <__b2d+0x48>
 800c574:	3ff00000 	.word	0x3ff00000

0800c578 <__d2b>:
 800c578:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c57c:	460f      	mov	r7, r1
 800c57e:	2101      	movs	r1, #1
 800c580:	ec59 8b10 	vmov	r8, r9, d0
 800c584:	4616      	mov	r6, r2
 800c586:	f7ff fc13 	bl	800bdb0 <_Balloc>
 800c58a:	4604      	mov	r4, r0
 800c58c:	b930      	cbnz	r0, 800c59c <__d2b+0x24>
 800c58e:	4602      	mov	r2, r0
 800c590:	4b23      	ldr	r3, [pc, #140]	@ (800c620 <__d2b+0xa8>)
 800c592:	4824      	ldr	r0, [pc, #144]	@ (800c624 <__d2b+0xac>)
 800c594:	f240 310f 	movw	r1, #783	@ 0x30f
 800c598:	f001 fb6e 	bl	800dc78 <__assert_func>
 800c59c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5a4:	b10d      	cbz	r5, 800c5aa <__d2b+0x32>
 800c5a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c5aa:	9301      	str	r3, [sp, #4]
 800c5ac:	f1b8 0300 	subs.w	r3, r8, #0
 800c5b0:	d023      	beq.n	800c5fa <__d2b+0x82>
 800c5b2:	4668      	mov	r0, sp
 800c5b4:	9300      	str	r3, [sp, #0]
 800c5b6:	f7ff fd0c 	bl	800bfd2 <__lo0bits>
 800c5ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5be:	b1d0      	cbz	r0, 800c5f6 <__d2b+0x7e>
 800c5c0:	f1c0 0320 	rsb	r3, r0, #32
 800c5c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c5c8:	430b      	orrs	r3, r1
 800c5ca:	40c2      	lsrs	r2, r0
 800c5cc:	6163      	str	r3, [r4, #20]
 800c5ce:	9201      	str	r2, [sp, #4]
 800c5d0:	9b01      	ldr	r3, [sp, #4]
 800c5d2:	61a3      	str	r3, [r4, #24]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	bf0c      	ite	eq
 800c5d8:	2201      	moveq	r2, #1
 800c5da:	2202      	movne	r2, #2
 800c5dc:	6122      	str	r2, [r4, #16]
 800c5de:	b1a5      	cbz	r5, 800c60a <__d2b+0x92>
 800c5e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5e4:	4405      	add	r5, r0
 800c5e6:	603d      	str	r5, [r7, #0]
 800c5e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c5ec:	6030      	str	r0, [r6, #0]
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	b003      	add	sp, #12
 800c5f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5f6:	6161      	str	r1, [r4, #20]
 800c5f8:	e7ea      	b.n	800c5d0 <__d2b+0x58>
 800c5fa:	a801      	add	r0, sp, #4
 800c5fc:	f7ff fce9 	bl	800bfd2 <__lo0bits>
 800c600:	9b01      	ldr	r3, [sp, #4]
 800c602:	6163      	str	r3, [r4, #20]
 800c604:	3020      	adds	r0, #32
 800c606:	2201      	movs	r2, #1
 800c608:	e7e8      	b.n	800c5dc <__d2b+0x64>
 800c60a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c60e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c612:	6038      	str	r0, [r7, #0]
 800c614:	6918      	ldr	r0, [r3, #16]
 800c616:	f7ff fcbd 	bl	800bf94 <__hi0bits>
 800c61a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c61e:	e7e5      	b.n	800c5ec <__d2b+0x74>
 800c620:	0800e865 	.word	0x0800e865
 800c624:	0800e876 	.word	0x0800e876

0800c628 <__ratio>:
 800c628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62c:	b085      	sub	sp, #20
 800c62e:	e9cd 1000 	strd	r1, r0, [sp]
 800c632:	a902      	add	r1, sp, #8
 800c634:	f7ff ff56 	bl	800c4e4 <__b2d>
 800c638:	9800      	ldr	r0, [sp, #0]
 800c63a:	a903      	add	r1, sp, #12
 800c63c:	ec55 4b10 	vmov	r4, r5, d0
 800c640:	f7ff ff50 	bl	800c4e4 <__b2d>
 800c644:	9b01      	ldr	r3, [sp, #4]
 800c646:	6919      	ldr	r1, [r3, #16]
 800c648:	9b00      	ldr	r3, [sp, #0]
 800c64a:	691b      	ldr	r3, [r3, #16]
 800c64c:	1ac9      	subs	r1, r1, r3
 800c64e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c652:	1a9b      	subs	r3, r3, r2
 800c654:	ec5b ab10 	vmov	sl, fp, d0
 800c658:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	bfce      	itee	gt
 800c660:	462a      	movgt	r2, r5
 800c662:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c666:	465a      	movle	r2, fp
 800c668:	462f      	mov	r7, r5
 800c66a:	46d9      	mov	r9, fp
 800c66c:	bfcc      	ite	gt
 800c66e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c672:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c676:	464b      	mov	r3, r9
 800c678:	4652      	mov	r2, sl
 800c67a:	4620      	mov	r0, r4
 800c67c:	4639      	mov	r1, r7
 800c67e:	f7f4 f8ed 	bl	800085c <__aeabi_ddiv>
 800c682:	ec41 0b10 	vmov	d0, r0, r1
 800c686:	b005      	add	sp, #20
 800c688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c68c <__copybits>:
 800c68c:	3901      	subs	r1, #1
 800c68e:	b570      	push	{r4, r5, r6, lr}
 800c690:	1149      	asrs	r1, r1, #5
 800c692:	6914      	ldr	r4, [r2, #16]
 800c694:	3101      	adds	r1, #1
 800c696:	f102 0314 	add.w	r3, r2, #20
 800c69a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c69e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c6a2:	1f05      	subs	r5, r0, #4
 800c6a4:	42a3      	cmp	r3, r4
 800c6a6:	d30c      	bcc.n	800c6c2 <__copybits+0x36>
 800c6a8:	1aa3      	subs	r3, r4, r2
 800c6aa:	3b11      	subs	r3, #17
 800c6ac:	f023 0303 	bic.w	r3, r3, #3
 800c6b0:	3211      	adds	r2, #17
 800c6b2:	42a2      	cmp	r2, r4
 800c6b4:	bf88      	it	hi
 800c6b6:	2300      	movhi	r3, #0
 800c6b8:	4418      	add	r0, r3
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	4288      	cmp	r0, r1
 800c6be:	d305      	bcc.n	800c6cc <__copybits+0x40>
 800c6c0:	bd70      	pop	{r4, r5, r6, pc}
 800c6c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800c6c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800c6ca:	e7eb      	b.n	800c6a4 <__copybits+0x18>
 800c6cc:	f840 3b04 	str.w	r3, [r0], #4
 800c6d0:	e7f4      	b.n	800c6bc <__copybits+0x30>

0800c6d2 <__any_on>:
 800c6d2:	f100 0214 	add.w	r2, r0, #20
 800c6d6:	6900      	ldr	r0, [r0, #16]
 800c6d8:	114b      	asrs	r3, r1, #5
 800c6da:	4298      	cmp	r0, r3
 800c6dc:	b510      	push	{r4, lr}
 800c6de:	db11      	blt.n	800c704 <__any_on+0x32>
 800c6e0:	dd0a      	ble.n	800c6f8 <__any_on+0x26>
 800c6e2:	f011 011f 	ands.w	r1, r1, #31
 800c6e6:	d007      	beq.n	800c6f8 <__any_on+0x26>
 800c6e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c6ec:	fa24 f001 	lsr.w	r0, r4, r1
 800c6f0:	fa00 f101 	lsl.w	r1, r0, r1
 800c6f4:	428c      	cmp	r4, r1
 800c6f6:	d10b      	bne.n	800c710 <__any_on+0x3e>
 800c6f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d803      	bhi.n	800c708 <__any_on+0x36>
 800c700:	2000      	movs	r0, #0
 800c702:	bd10      	pop	{r4, pc}
 800c704:	4603      	mov	r3, r0
 800c706:	e7f7      	b.n	800c6f8 <__any_on+0x26>
 800c708:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c70c:	2900      	cmp	r1, #0
 800c70e:	d0f5      	beq.n	800c6fc <__any_on+0x2a>
 800c710:	2001      	movs	r0, #1
 800c712:	e7f6      	b.n	800c702 <__any_on+0x30>

0800c714 <sulp>:
 800c714:	b570      	push	{r4, r5, r6, lr}
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	ec45 4b10 	vmov	d0, r4, r5
 800c71e:	4616      	mov	r6, r2
 800c720:	f7ff feba 	bl	800c498 <__ulp>
 800c724:	ec51 0b10 	vmov	r0, r1, d0
 800c728:	b17e      	cbz	r6, 800c74a <sulp+0x36>
 800c72a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c72e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c732:	2b00      	cmp	r3, #0
 800c734:	dd09      	ble.n	800c74a <sulp+0x36>
 800c736:	051b      	lsls	r3, r3, #20
 800c738:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c73c:	2400      	movs	r4, #0
 800c73e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c742:	4622      	mov	r2, r4
 800c744:	462b      	mov	r3, r5
 800c746:	f7f3 ff5f 	bl	8000608 <__aeabi_dmul>
 800c74a:	ec41 0b10 	vmov	d0, r0, r1
 800c74e:	bd70      	pop	{r4, r5, r6, pc}

0800c750 <_strtod_l>:
 800c750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c754:	b09f      	sub	sp, #124	@ 0x7c
 800c756:	460c      	mov	r4, r1
 800c758:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c75a:	2200      	movs	r2, #0
 800c75c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c75e:	9005      	str	r0, [sp, #20]
 800c760:	f04f 0a00 	mov.w	sl, #0
 800c764:	f04f 0b00 	mov.w	fp, #0
 800c768:	460a      	mov	r2, r1
 800c76a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c76c:	7811      	ldrb	r1, [r2, #0]
 800c76e:	292b      	cmp	r1, #43	@ 0x2b
 800c770:	d04a      	beq.n	800c808 <_strtod_l+0xb8>
 800c772:	d838      	bhi.n	800c7e6 <_strtod_l+0x96>
 800c774:	290d      	cmp	r1, #13
 800c776:	d832      	bhi.n	800c7de <_strtod_l+0x8e>
 800c778:	2908      	cmp	r1, #8
 800c77a:	d832      	bhi.n	800c7e2 <_strtod_l+0x92>
 800c77c:	2900      	cmp	r1, #0
 800c77e:	d03b      	beq.n	800c7f8 <_strtod_l+0xa8>
 800c780:	2200      	movs	r2, #0
 800c782:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c784:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c786:	782a      	ldrb	r2, [r5, #0]
 800c788:	2a30      	cmp	r2, #48	@ 0x30
 800c78a:	f040 80b3 	bne.w	800c8f4 <_strtod_l+0x1a4>
 800c78e:	786a      	ldrb	r2, [r5, #1]
 800c790:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c794:	2a58      	cmp	r2, #88	@ 0x58
 800c796:	d16e      	bne.n	800c876 <_strtod_l+0x126>
 800c798:	9302      	str	r3, [sp, #8]
 800c79a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c79c:	9301      	str	r3, [sp, #4]
 800c79e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c7a0:	9300      	str	r3, [sp, #0]
 800c7a2:	4a8e      	ldr	r2, [pc, #568]	@ (800c9dc <_strtod_l+0x28c>)
 800c7a4:	9805      	ldr	r0, [sp, #20]
 800c7a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c7a8:	a919      	add	r1, sp, #100	@ 0x64
 800c7aa:	f001 faff 	bl	800ddac <__gethex>
 800c7ae:	f010 060f 	ands.w	r6, r0, #15
 800c7b2:	4604      	mov	r4, r0
 800c7b4:	d005      	beq.n	800c7c2 <_strtod_l+0x72>
 800c7b6:	2e06      	cmp	r6, #6
 800c7b8:	d128      	bne.n	800c80c <_strtod_l+0xbc>
 800c7ba:	3501      	adds	r5, #1
 800c7bc:	2300      	movs	r3, #0
 800c7be:	9519      	str	r5, [sp, #100]	@ 0x64
 800c7c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	f040 858e 	bne.w	800d2e6 <_strtod_l+0xb96>
 800c7ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7cc:	b1cb      	cbz	r3, 800c802 <_strtod_l+0xb2>
 800c7ce:	4652      	mov	r2, sl
 800c7d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c7d4:	ec43 2b10 	vmov	d0, r2, r3
 800c7d8:	b01f      	add	sp, #124	@ 0x7c
 800c7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7de:	2920      	cmp	r1, #32
 800c7e0:	d1ce      	bne.n	800c780 <_strtod_l+0x30>
 800c7e2:	3201      	adds	r2, #1
 800c7e4:	e7c1      	b.n	800c76a <_strtod_l+0x1a>
 800c7e6:	292d      	cmp	r1, #45	@ 0x2d
 800c7e8:	d1ca      	bne.n	800c780 <_strtod_l+0x30>
 800c7ea:	2101      	movs	r1, #1
 800c7ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c7ee:	1c51      	adds	r1, r2, #1
 800c7f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7f2:	7852      	ldrb	r2, [r2, #1]
 800c7f4:	2a00      	cmp	r2, #0
 800c7f6:	d1c5      	bne.n	800c784 <_strtod_l+0x34>
 800c7f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7fa:	9419      	str	r4, [sp, #100]	@ 0x64
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f040 8570 	bne.w	800d2e2 <_strtod_l+0xb92>
 800c802:	4652      	mov	r2, sl
 800c804:	465b      	mov	r3, fp
 800c806:	e7e5      	b.n	800c7d4 <_strtod_l+0x84>
 800c808:	2100      	movs	r1, #0
 800c80a:	e7ef      	b.n	800c7ec <_strtod_l+0x9c>
 800c80c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c80e:	b13a      	cbz	r2, 800c820 <_strtod_l+0xd0>
 800c810:	2135      	movs	r1, #53	@ 0x35
 800c812:	a81c      	add	r0, sp, #112	@ 0x70
 800c814:	f7ff ff3a 	bl	800c68c <__copybits>
 800c818:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c81a:	9805      	ldr	r0, [sp, #20]
 800c81c:	f7ff fb08 	bl	800be30 <_Bfree>
 800c820:	3e01      	subs	r6, #1
 800c822:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c824:	2e04      	cmp	r6, #4
 800c826:	d806      	bhi.n	800c836 <_strtod_l+0xe6>
 800c828:	e8df f006 	tbb	[pc, r6]
 800c82c:	201d0314 	.word	0x201d0314
 800c830:	14          	.byte	0x14
 800c831:	00          	.byte	0x00
 800c832:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c836:	05e1      	lsls	r1, r4, #23
 800c838:	bf48      	it	mi
 800c83a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c83e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c842:	0d1b      	lsrs	r3, r3, #20
 800c844:	051b      	lsls	r3, r3, #20
 800c846:	2b00      	cmp	r3, #0
 800c848:	d1bb      	bne.n	800c7c2 <_strtod_l+0x72>
 800c84a:	f7fe fb2f 	bl	800aeac <__errno>
 800c84e:	2322      	movs	r3, #34	@ 0x22
 800c850:	6003      	str	r3, [r0, #0]
 800c852:	e7b6      	b.n	800c7c2 <_strtod_l+0x72>
 800c854:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c858:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c85c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c860:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c864:	e7e7      	b.n	800c836 <_strtod_l+0xe6>
 800c866:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c9e4 <_strtod_l+0x294>
 800c86a:	e7e4      	b.n	800c836 <_strtod_l+0xe6>
 800c86c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c870:	f04f 3aff 	mov.w	sl, #4294967295
 800c874:	e7df      	b.n	800c836 <_strtod_l+0xe6>
 800c876:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c878:	1c5a      	adds	r2, r3, #1
 800c87a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c87c:	785b      	ldrb	r3, [r3, #1]
 800c87e:	2b30      	cmp	r3, #48	@ 0x30
 800c880:	d0f9      	beq.n	800c876 <_strtod_l+0x126>
 800c882:	2b00      	cmp	r3, #0
 800c884:	d09d      	beq.n	800c7c2 <_strtod_l+0x72>
 800c886:	2301      	movs	r3, #1
 800c888:	9309      	str	r3, [sp, #36]	@ 0x24
 800c88a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c88c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c88e:	2300      	movs	r3, #0
 800c890:	9308      	str	r3, [sp, #32]
 800c892:	930a      	str	r3, [sp, #40]	@ 0x28
 800c894:	461f      	mov	r7, r3
 800c896:	220a      	movs	r2, #10
 800c898:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c89a:	7805      	ldrb	r5, [r0, #0]
 800c89c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c8a0:	b2d9      	uxtb	r1, r3
 800c8a2:	2909      	cmp	r1, #9
 800c8a4:	d928      	bls.n	800c8f8 <_strtod_l+0x1a8>
 800c8a6:	494e      	ldr	r1, [pc, #312]	@ (800c9e0 <_strtod_l+0x290>)
 800c8a8:	2201      	movs	r2, #1
 800c8aa:	f001 f9ab 	bl	800dc04 <strncmp>
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	d032      	beq.n	800c918 <_strtod_l+0x1c8>
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	462a      	mov	r2, r5
 800c8b6:	4681      	mov	r9, r0
 800c8b8:	463d      	mov	r5, r7
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	2a65      	cmp	r2, #101	@ 0x65
 800c8be:	d001      	beq.n	800c8c4 <_strtod_l+0x174>
 800c8c0:	2a45      	cmp	r2, #69	@ 0x45
 800c8c2:	d114      	bne.n	800c8ee <_strtod_l+0x19e>
 800c8c4:	b91d      	cbnz	r5, 800c8ce <_strtod_l+0x17e>
 800c8c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8c8:	4302      	orrs	r2, r0
 800c8ca:	d095      	beq.n	800c7f8 <_strtod_l+0xa8>
 800c8cc:	2500      	movs	r5, #0
 800c8ce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c8d0:	1c62      	adds	r2, r4, #1
 800c8d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8d4:	7862      	ldrb	r2, [r4, #1]
 800c8d6:	2a2b      	cmp	r2, #43	@ 0x2b
 800c8d8:	d077      	beq.n	800c9ca <_strtod_l+0x27a>
 800c8da:	2a2d      	cmp	r2, #45	@ 0x2d
 800c8dc:	d07b      	beq.n	800c9d6 <_strtod_l+0x286>
 800c8de:	f04f 0c00 	mov.w	ip, #0
 800c8e2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c8e6:	2909      	cmp	r1, #9
 800c8e8:	f240 8082 	bls.w	800c9f0 <_strtod_l+0x2a0>
 800c8ec:	9419      	str	r4, [sp, #100]	@ 0x64
 800c8ee:	f04f 0800 	mov.w	r8, #0
 800c8f2:	e0a2      	b.n	800ca3a <_strtod_l+0x2ea>
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	e7c7      	b.n	800c888 <_strtod_l+0x138>
 800c8f8:	2f08      	cmp	r7, #8
 800c8fa:	bfd5      	itete	le
 800c8fc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c8fe:	9908      	ldrgt	r1, [sp, #32]
 800c900:	fb02 3301 	mlale	r3, r2, r1, r3
 800c904:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c908:	f100 0001 	add.w	r0, r0, #1
 800c90c:	bfd4      	ite	le
 800c90e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c910:	9308      	strgt	r3, [sp, #32]
 800c912:	3701      	adds	r7, #1
 800c914:	9019      	str	r0, [sp, #100]	@ 0x64
 800c916:	e7bf      	b.n	800c898 <_strtod_l+0x148>
 800c918:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c91a:	1c5a      	adds	r2, r3, #1
 800c91c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c91e:	785a      	ldrb	r2, [r3, #1]
 800c920:	b37f      	cbz	r7, 800c982 <_strtod_l+0x232>
 800c922:	4681      	mov	r9, r0
 800c924:	463d      	mov	r5, r7
 800c926:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c92a:	2b09      	cmp	r3, #9
 800c92c:	d912      	bls.n	800c954 <_strtod_l+0x204>
 800c92e:	2301      	movs	r3, #1
 800c930:	e7c4      	b.n	800c8bc <_strtod_l+0x16c>
 800c932:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c934:	1c5a      	adds	r2, r3, #1
 800c936:	9219      	str	r2, [sp, #100]	@ 0x64
 800c938:	785a      	ldrb	r2, [r3, #1]
 800c93a:	3001      	adds	r0, #1
 800c93c:	2a30      	cmp	r2, #48	@ 0x30
 800c93e:	d0f8      	beq.n	800c932 <_strtod_l+0x1e2>
 800c940:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c944:	2b08      	cmp	r3, #8
 800c946:	f200 84d3 	bhi.w	800d2f0 <_strtod_l+0xba0>
 800c94a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c94c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c94e:	4681      	mov	r9, r0
 800c950:	2000      	movs	r0, #0
 800c952:	4605      	mov	r5, r0
 800c954:	3a30      	subs	r2, #48	@ 0x30
 800c956:	f100 0301 	add.w	r3, r0, #1
 800c95a:	d02a      	beq.n	800c9b2 <_strtod_l+0x262>
 800c95c:	4499      	add	r9, r3
 800c95e:	eb00 0c05 	add.w	ip, r0, r5
 800c962:	462b      	mov	r3, r5
 800c964:	210a      	movs	r1, #10
 800c966:	4563      	cmp	r3, ip
 800c968:	d10d      	bne.n	800c986 <_strtod_l+0x236>
 800c96a:	1c69      	adds	r1, r5, #1
 800c96c:	4401      	add	r1, r0
 800c96e:	4428      	add	r0, r5
 800c970:	2808      	cmp	r0, #8
 800c972:	dc16      	bgt.n	800c9a2 <_strtod_l+0x252>
 800c974:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c976:	230a      	movs	r3, #10
 800c978:	fb03 2300 	mla	r3, r3, r0, r2
 800c97c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c97e:	2300      	movs	r3, #0
 800c980:	e018      	b.n	800c9b4 <_strtod_l+0x264>
 800c982:	4638      	mov	r0, r7
 800c984:	e7da      	b.n	800c93c <_strtod_l+0x1ec>
 800c986:	2b08      	cmp	r3, #8
 800c988:	f103 0301 	add.w	r3, r3, #1
 800c98c:	dc03      	bgt.n	800c996 <_strtod_l+0x246>
 800c98e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c990:	434e      	muls	r6, r1
 800c992:	960a      	str	r6, [sp, #40]	@ 0x28
 800c994:	e7e7      	b.n	800c966 <_strtod_l+0x216>
 800c996:	2b10      	cmp	r3, #16
 800c998:	bfde      	ittt	le
 800c99a:	9e08      	ldrle	r6, [sp, #32]
 800c99c:	434e      	mulle	r6, r1
 800c99e:	9608      	strle	r6, [sp, #32]
 800c9a0:	e7e1      	b.n	800c966 <_strtod_l+0x216>
 800c9a2:	280f      	cmp	r0, #15
 800c9a4:	dceb      	bgt.n	800c97e <_strtod_l+0x22e>
 800c9a6:	9808      	ldr	r0, [sp, #32]
 800c9a8:	230a      	movs	r3, #10
 800c9aa:	fb03 2300 	mla	r3, r3, r0, r2
 800c9ae:	9308      	str	r3, [sp, #32]
 800c9b0:	e7e5      	b.n	800c97e <_strtod_l+0x22e>
 800c9b2:	4629      	mov	r1, r5
 800c9b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9b6:	1c50      	adds	r0, r2, #1
 800c9b8:	9019      	str	r0, [sp, #100]	@ 0x64
 800c9ba:	7852      	ldrb	r2, [r2, #1]
 800c9bc:	4618      	mov	r0, r3
 800c9be:	460d      	mov	r5, r1
 800c9c0:	e7b1      	b.n	800c926 <_strtod_l+0x1d6>
 800c9c2:	f04f 0900 	mov.w	r9, #0
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e77d      	b.n	800c8c6 <_strtod_l+0x176>
 800c9ca:	f04f 0c00 	mov.w	ip, #0
 800c9ce:	1ca2      	adds	r2, r4, #2
 800c9d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c9d2:	78a2      	ldrb	r2, [r4, #2]
 800c9d4:	e785      	b.n	800c8e2 <_strtod_l+0x192>
 800c9d6:	f04f 0c01 	mov.w	ip, #1
 800c9da:	e7f8      	b.n	800c9ce <_strtod_l+0x27e>
 800c9dc:	0800e9e8 	.word	0x0800e9e8
 800c9e0:	0800e9d0 	.word	0x0800e9d0
 800c9e4:	7ff00000 	.word	0x7ff00000
 800c9e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9ea:	1c51      	adds	r1, r2, #1
 800c9ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800c9ee:	7852      	ldrb	r2, [r2, #1]
 800c9f0:	2a30      	cmp	r2, #48	@ 0x30
 800c9f2:	d0f9      	beq.n	800c9e8 <_strtod_l+0x298>
 800c9f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c9f8:	2908      	cmp	r1, #8
 800c9fa:	f63f af78 	bhi.w	800c8ee <_strtod_l+0x19e>
 800c9fe:	3a30      	subs	r2, #48	@ 0x30
 800ca00:	920e      	str	r2, [sp, #56]	@ 0x38
 800ca02:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ca04:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ca06:	f04f 080a 	mov.w	r8, #10
 800ca0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ca0c:	1c56      	adds	r6, r2, #1
 800ca0e:	9619      	str	r6, [sp, #100]	@ 0x64
 800ca10:	7852      	ldrb	r2, [r2, #1]
 800ca12:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ca16:	f1be 0f09 	cmp.w	lr, #9
 800ca1a:	d939      	bls.n	800ca90 <_strtod_l+0x340>
 800ca1c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ca1e:	1a76      	subs	r6, r6, r1
 800ca20:	2e08      	cmp	r6, #8
 800ca22:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ca26:	dc03      	bgt.n	800ca30 <_strtod_l+0x2e0>
 800ca28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ca2a:	4588      	cmp	r8, r1
 800ca2c:	bfa8      	it	ge
 800ca2e:	4688      	movge	r8, r1
 800ca30:	f1bc 0f00 	cmp.w	ip, #0
 800ca34:	d001      	beq.n	800ca3a <_strtod_l+0x2ea>
 800ca36:	f1c8 0800 	rsb	r8, r8, #0
 800ca3a:	2d00      	cmp	r5, #0
 800ca3c:	d14e      	bne.n	800cadc <_strtod_l+0x38c>
 800ca3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca40:	4308      	orrs	r0, r1
 800ca42:	f47f aebe 	bne.w	800c7c2 <_strtod_l+0x72>
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f47f aed6 	bne.w	800c7f8 <_strtod_l+0xa8>
 800ca4c:	2a69      	cmp	r2, #105	@ 0x69
 800ca4e:	d028      	beq.n	800caa2 <_strtod_l+0x352>
 800ca50:	dc25      	bgt.n	800ca9e <_strtod_l+0x34e>
 800ca52:	2a49      	cmp	r2, #73	@ 0x49
 800ca54:	d025      	beq.n	800caa2 <_strtod_l+0x352>
 800ca56:	2a4e      	cmp	r2, #78	@ 0x4e
 800ca58:	f47f aece 	bne.w	800c7f8 <_strtod_l+0xa8>
 800ca5c:	499b      	ldr	r1, [pc, #620]	@ (800cccc <_strtod_l+0x57c>)
 800ca5e:	a819      	add	r0, sp, #100	@ 0x64
 800ca60:	f001 fbc6 	bl	800e1f0 <__match>
 800ca64:	2800      	cmp	r0, #0
 800ca66:	f43f aec7 	beq.w	800c7f8 <_strtod_l+0xa8>
 800ca6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	2b28      	cmp	r3, #40	@ 0x28
 800ca70:	d12e      	bne.n	800cad0 <_strtod_l+0x380>
 800ca72:	4997      	ldr	r1, [pc, #604]	@ (800ccd0 <_strtod_l+0x580>)
 800ca74:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca76:	a819      	add	r0, sp, #100	@ 0x64
 800ca78:	f001 fbce 	bl	800e218 <__hexnan>
 800ca7c:	2805      	cmp	r0, #5
 800ca7e:	d127      	bne.n	800cad0 <_strtod_l+0x380>
 800ca80:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca82:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ca86:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ca8a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ca8e:	e698      	b.n	800c7c2 <_strtod_l+0x72>
 800ca90:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ca92:	fb08 2101 	mla	r1, r8, r1, r2
 800ca96:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ca9a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ca9c:	e7b5      	b.n	800ca0a <_strtod_l+0x2ba>
 800ca9e:	2a6e      	cmp	r2, #110	@ 0x6e
 800caa0:	e7da      	b.n	800ca58 <_strtod_l+0x308>
 800caa2:	498c      	ldr	r1, [pc, #560]	@ (800ccd4 <_strtod_l+0x584>)
 800caa4:	a819      	add	r0, sp, #100	@ 0x64
 800caa6:	f001 fba3 	bl	800e1f0 <__match>
 800caaa:	2800      	cmp	r0, #0
 800caac:	f43f aea4 	beq.w	800c7f8 <_strtod_l+0xa8>
 800cab0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cab2:	4989      	ldr	r1, [pc, #548]	@ (800ccd8 <_strtod_l+0x588>)
 800cab4:	3b01      	subs	r3, #1
 800cab6:	a819      	add	r0, sp, #100	@ 0x64
 800cab8:	9319      	str	r3, [sp, #100]	@ 0x64
 800caba:	f001 fb99 	bl	800e1f0 <__match>
 800cabe:	b910      	cbnz	r0, 800cac6 <_strtod_l+0x376>
 800cac0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cac2:	3301      	adds	r3, #1
 800cac4:	9319      	str	r3, [sp, #100]	@ 0x64
 800cac6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800cce8 <_strtod_l+0x598>
 800caca:	f04f 0a00 	mov.w	sl, #0
 800cace:	e678      	b.n	800c7c2 <_strtod_l+0x72>
 800cad0:	4882      	ldr	r0, [pc, #520]	@ (800ccdc <_strtod_l+0x58c>)
 800cad2:	f001 f8c9 	bl	800dc68 <nan>
 800cad6:	ec5b ab10 	vmov	sl, fp, d0
 800cada:	e672      	b.n	800c7c2 <_strtod_l+0x72>
 800cadc:	eba8 0309 	sub.w	r3, r8, r9
 800cae0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cae2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cae4:	2f00      	cmp	r7, #0
 800cae6:	bf08      	it	eq
 800cae8:	462f      	moveq	r7, r5
 800caea:	2d10      	cmp	r5, #16
 800caec:	462c      	mov	r4, r5
 800caee:	bfa8      	it	ge
 800caf0:	2410      	movge	r4, #16
 800caf2:	f7f3 fd0f 	bl	8000514 <__aeabi_ui2d>
 800caf6:	2d09      	cmp	r5, #9
 800caf8:	4682      	mov	sl, r0
 800cafa:	468b      	mov	fp, r1
 800cafc:	dc13      	bgt.n	800cb26 <_strtod_l+0x3d6>
 800cafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	f43f ae5e 	beq.w	800c7c2 <_strtod_l+0x72>
 800cb06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb08:	dd78      	ble.n	800cbfc <_strtod_l+0x4ac>
 800cb0a:	2b16      	cmp	r3, #22
 800cb0c:	dc5f      	bgt.n	800cbce <_strtod_l+0x47e>
 800cb0e:	4974      	ldr	r1, [pc, #464]	@ (800cce0 <_strtod_l+0x590>)
 800cb10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb18:	4652      	mov	r2, sl
 800cb1a:	465b      	mov	r3, fp
 800cb1c:	f7f3 fd74 	bl	8000608 <__aeabi_dmul>
 800cb20:	4682      	mov	sl, r0
 800cb22:	468b      	mov	fp, r1
 800cb24:	e64d      	b.n	800c7c2 <_strtod_l+0x72>
 800cb26:	4b6e      	ldr	r3, [pc, #440]	@ (800cce0 <_strtod_l+0x590>)
 800cb28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cb30:	f7f3 fd6a 	bl	8000608 <__aeabi_dmul>
 800cb34:	4682      	mov	sl, r0
 800cb36:	9808      	ldr	r0, [sp, #32]
 800cb38:	468b      	mov	fp, r1
 800cb3a:	f7f3 fceb 	bl	8000514 <__aeabi_ui2d>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	4650      	mov	r0, sl
 800cb44:	4659      	mov	r1, fp
 800cb46:	f7f3 fba9 	bl	800029c <__adddf3>
 800cb4a:	2d0f      	cmp	r5, #15
 800cb4c:	4682      	mov	sl, r0
 800cb4e:	468b      	mov	fp, r1
 800cb50:	ddd5      	ble.n	800cafe <_strtod_l+0x3ae>
 800cb52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb54:	1b2c      	subs	r4, r5, r4
 800cb56:	441c      	add	r4, r3
 800cb58:	2c00      	cmp	r4, #0
 800cb5a:	f340 8096 	ble.w	800cc8a <_strtod_l+0x53a>
 800cb5e:	f014 030f 	ands.w	r3, r4, #15
 800cb62:	d00a      	beq.n	800cb7a <_strtod_l+0x42a>
 800cb64:	495e      	ldr	r1, [pc, #376]	@ (800cce0 <_strtod_l+0x590>)
 800cb66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb6a:	4652      	mov	r2, sl
 800cb6c:	465b      	mov	r3, fp
 800cb6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb72:	f7f3 fd49 	bl	8000608 <__aeabi_dmul>
 800cb76:	4682      	mov	sl, r0
 800cb78:	468b      	mov	fp, r1
 800cb7a:	f034 040f 	bics.w	r4, r4, #15
 800cb7e:	d073      	beq.n	800cc68 <_strtod_l+0x518>
 800cb80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cb84:	dd48      	ble.n	800cc18 <_strtod_l+0x4c8>
 800cb86:	2400      	movs	r4, #0
 800cb88:	46a0      	mov	r8, r4
 800cb8a:	940a      	str	r4, [sp, #40]	@ 0x28
 800cb8c:	46a1      	mov	r9, r4
 800cb8e:	9a05      	ldr	r2, [sp, #20]
 800cb90:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cce8 <_strtod_l+0x598>
 800cb94:	2322      	movs	r3, #34	@ 0x22
 800cb96:	6013      	str	r3, [r2, #0]
 800cb98:	f04f 0a00 	mov.w	sl, #0
 800cb9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	f43f ae0f 	beq.w	800c7c2 <_strtod_l+0x72>
 800cba4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cba6:	9805      	ldr	r0, [sp, #20]
 800cba8:	f7ff f942 	bl	800be30 <_Bfree>
 800cbac:	9805      	ldr	r0, [sp, #20]
 800cbae:	4649      	mov	r1, r9
 800cbb0:	f7ff f93e 	bl	800be30 <_Bfree>
 800cbb4:	9805      	ldr	r0, [sp, #20]
 800cbb6:	4641      	mov	r1, r8
 800cbb8:	f7ff f93a 	bl	800be30 <_Bfree>
 800cbbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cbbe:	9805      	ldr	r0, [sp, #20]
 800cbc0:	f7ff f936 	bl	800be30 <_Bfree>
 800cbc4:	9805      	ldr	r0, [sp, #20]
 800cbc6:	4621      	mov	r1, r4
 800cbc8:	f7ff f932 	bl	800be30 <_Bfree>
 800cbcc:	e5f9      	b.n	800c7c2 <_strtod_l+0x72>
 800cbce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	dbbc      	blt.n	800cb52 <_strtod_l+0x402>
 800cbd8:	4c41      	ldr	r4, [pc, #260]	@ (800cce0 <_strtod_l+0x590>)
 800cbda:	f1c5 050f 	rsb	r5, r5, #15
 800cbde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cbe2:	4652      	mov	r2, sl
 800cbe4:	465b      	mov	r3, fp
 800cbe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbea:	f7f3 fd0d 	bl	8000608 <__aeabi_dmul>
 800cbee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbf0:	1b5d      	subs	r5, r3, r5
 800cbf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cbf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cbfa:	e78f      	b.n	800cb1c <_strtod_l+0x3cc>
 800cbfc:	3316      	adds	r3, #22
 800cbfe:	dba8      	blt.n	800cb52 <_strtod_l+0x402>
 800cc00:	4b37      	ldr	r3, [pc, #220]	@ (800cce0 <_strtod_l+0x590>)
 800cc02:	eba9 0808 	sub.w	r8, r9, r8
 800cc06:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cc0a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cc0e:	4650      	mov	r0, sl
 800cc10:	4659      	mov	r1, fp
 800cc12:	f7f3 fe23 	bl	800085c <__aeabi_ddiv>
 800cc16:	e783      	b.n	800cb20 <_strtod_l+0x3d0>
 800cc18:	4b32      	ldr	r3, [pc, #200]	@ (800cce4 <_strtod_l+0x594>)
 800cc1a:	9308      	str	r3, [sp, #32]
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	1124      	asrs	r4, r4, #4
 800cc20:	4650      	mov	r0, sl
 800cc22:	4659      	mov	r1, fp
 800cc24:	461e      	mov	r6, r3
 800cc26:	2c01      	cmp	r4, #1
 800cc28:	dc21      	bgt.n	800cc6e <_strtod_l+0x51e>
 800cc2a:	b10b      	cbz	r3, 800cc30 <_strtod_l+0x4e0>
 800cc2c:	4682      	mov	sl, r0
 800cc2e:	468b      	mov	fp, r1
 800cc30:	492c      	ldr	r1, [pc, #176]	@ (800cce4 <_strtod_l+0x594>)
 800cc32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cc36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cc3a:	4652      	mov	r2, sl
 800cc3c:	465b      	mov	r3, fp
 800cc3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc42:	f7f3 fce1 	bl	8000608 <__aeabi_dmul>
 800cc46:	4b28      	ldr	r3, [pc, #160]	@ (800cce8 <_strtod_l+0x598>)
 800cc48:	460a      	mov	r2, r1
 800cc4a:	400b      	ands	r3, r1
 800cc4c:	4927      	ldr	r1, [pc, #156]	@ (800ccec <_strtod_l+0x59c>)
 800cc4e:	428b      	cmp	r3, r1
 800cc50:	4682      	mov	sl, r0
 800cc52:	d898      	bhi.n	800cb86 <_strtod_l+0x436>
 800cc54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cc58:	428b      	cmp	r3, r1
 800cc5a:	bf86      	itte	hi
 800cc5c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ccf0 <_strtod_l+0x5a0>
 800cc60:	f04f 3aff 	movhi.w	sl, #4294967295
 800cc64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cc68:	2300      	movs	r3, #0
 800cc6a:	9308      	str	r3, [sp, #32]
 800cc6c:	e07a      	b.n	800cd64 <_strtod_l+0x614>
 800cc6e:	07e2      	lsls	r2, r4, #31
 800cc70:	d505      	bpl.n	800cc7e <_strtod_l+0x52e>
 800cc72:	9b08      	ldr	r3, [sp, #32]
 800cc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc78:	f7f3 fcc6 	bl	8000608 <__aeabi_dmul>
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	9a08      	ldr	r2, [sp, #32]
 800cc80:	3208      	adds	r2, #8
 800cc82:	3601      	adds	r6, #1
 800cc84:	1064      	asrs	r4, r4, #1
 800cc86:	9208      	str	r2, [sp, #32]
 800cc88:	e7cd      	b.n	800cc26 <_strtod_l+0x4d6>
 800cc8a:	d0ed      	beq.n	800cc68 <_strtod_l+0x518>
 800cc8c:	4264      	negs	r4, r4
 800cc8e:	f014 020f 	ands.w	r2, r4, #15
 800cc92:	d00a      	beq.n	800ccaa <_strtod_l+0x55a>
 800cc94:	4b12      	ldr	r3, [pc, #72]	@ (800cce0 <_strtod_l+0x590>)
 800cc96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc9a:	4650      	mov	r0, sl
 800cc9c:	4659      	mov	r1, fp
 800cc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca2:	f7f3 fddb 	bl	800085c <__aeabi_ddiv>
 800cca6:	4682      	mov	sl, r0
 800cca8:	468b      	mov	fp, r1
 800ccaa:	1124      	asrs	r4, r4, #4
 800ccac:	d0dc      	beq.n	800cc68 <_strtod_l+0x518>
 800ccae:	2c1f      	cmp	r4, #31
 800ccb0:	dd20      	ble.n	800ccf4 <_strtod_l+0x5a4>
 800ccb2:	2400      	movs	r4, #0
 800ccb4:	46a0      	mov	r8, r4
 800ccb6:	940a      	str	r4, [sp, #40]	@ 0x28
 800ccb8:	46a1      	mov	r9, r4
 800ccba:	9a05      	ldr	r2, [sp, #20]
 800ccbc:	2322      	movs	r3, #34	@ 0x22
 800ccbe:	f04f 0a00 	mov.w	sl, #0
 800ccc2:	f04f 0b00 	mov.w	fp, #0
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	e768      	b.n	800cb9c <_strtod_l+0x44c>
 800ccca:	bf00      	nop
 800cccc:	0800e7bd 	.word	0x0800e7bd
 800ccd0:	0800e9d4 	.word	0x0800e9d4
 800ccd4:	0800e7b5 	.word	0x0800e7b5
 800ccd8:	0800e7ec 	.word	0x0800e7ec
 800ccdc:	0800eb7d 	.word	0x0800eb7d
 800cce0:	0800e908 	.word	0x0800e908
 800cce4:	0800e8e0 	.word	0x0800e8e0
 800cce8:	7ff00000 	.word	0x7ff00000
 800ccec:	7ca00000 	.word	0x7ca00000
 800ccf0:	7fefffff 	.word	0x7fefffff
 800ccf4:	f014 0310 	ands.w	r3, r4, #16
 800ccf8:	bf18      	it	ne
 800ccfa:	236a      	movne	r3, #106	@ 0x6a
 800ccfc:	4ea9      	ldr	r6, [pc, #676]	@ (800cfa4 <_strtod_l+0x854>)
 800ccfe:	9308      	str	r3, [sp, #32]
 800cd00:	4650      	mov	r0, sl
 800cd02:	4659      	mov	r1, fp
 800cd04:	2300      	movs	r3, #0
 800cd06:	07e2      	lsls	r2, r4, #31
 800cd08:	d504      	bpl.n	800cd14 <_strtod_l+0x5c4>
 800cd0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cd0e:	f7f3 fc7b 	bl	8000608 <__aeabi_dmul>
 800cd12:	2301      	movs	r3, #1
 800cd14:	1064      	asrs	r4, r4, #1
 800cd16:	f106 0608 	add.w	r6, r6, #8
 800cd1a:	d1f4      	bne.n	800cd06 <_strtod_l+0x5b6>
 800cd1c:	b10b      	cbz	r3, 800cd22 <_strtod_l+0x5d2>
 800cd1e:	4682      	mov	sl, r0
 800cd20:	468b      	mov	fp, r1
 800cd22:	9b08      	ldr	r3, [sp, #32]
 800cd24:	b1b3      	cbz	r3, 800cd54 <_strtod_l+0x604>
 800cd26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cd2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	4659      	mov	r1, fp
 800cd32:	dd0f      	ble.n	800cd54 <_strtod_l+0x604>
 800cd34:	2b1f      	cmp	r3, #31
 800cd36:	dd55      	ble.n	800cde4 <_strtod_l+0x694>
 800cd38:	2b34      	cmp	r3, #52	@ 0x34
 800cd3a:	bfde      	ittt	le
 800cd3c:	f04f 33ff 	movle.w	r3, #4294967295
 800cd40:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cd44:	4093      	lslle	r3, r2
 800cd46:	f04f 0a00 	mov.w	sl, #0
 800cd4a:	bfcc      	ite	gt
 800cd4c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cd50:	ea03 0b01 	andle.w	fp, r3, r1
 800cd54:	2200      	movs	r2, #0
 800cd56:	2300      	movs	r3, #0
 800cd58:	4650      	mov	r0, sl
 800cd5a:	4659      	mov	r1, fp
 800cd5c:	f7f3 febc 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd60:	2800      	cmp	r0, #0
 800cd62:	d1a6      	bne.n	800ccb2 <_strtod_l+0x562>
 800cd64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cd6a:	9805      	ldr	r0, [sp, #20]
 800cd6c:	462b      	mov	r3, r5
 800cd6e:	463a      	mov	r2, r7
 800cd70:	f7ff f8c6 	bl	800bf00 <__s2b>
 800cd74:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd76:	2800      	cmp	r0, #0
 800cd78:	f43f af05 	beq.w	800cb86 <_strtod_l+0x436>
 800cd7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd7e:	2a00      	cmp	r2, #0
 800cd80:	eba9 0308 	sub.w	r3, r9, r8
 800cd84:	bfa8      	it	ge
 800cd86:	2300      	movge	r3, #0
 800cd88:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd8a:	2400      	movs	r4, #0
 800cd8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cd90:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd92:	46a0      	mov	r8, r4
 800cd94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd96:	9805      	ldr	r0, [sp, #20]
 800cd98:	6859      	ldr	r1, [r3, #4]
 800cd9a:	f7ff f809 	bl	800bdb0 <_Balloc>
 800cd9e:	4681      	mov	r9, r0
 800cda0:	2800      	cmp	r0, #0
 800cda2:	f43f aef4 	beq.w	800cb8e <_strtod_l+0x43e>
 800cda6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cda8:	691a      	ldr	r2, [r3, #16]
 800cdaa:	3202      	adds	r2, #2
 800cdac:	f103 010c 	add.w	r1, r3, #12
 800cdb0:	0092      	lsls	r2, r2, #2
 800cdb2:	300c      	adds	r0, #12
 800cdb4:	f000 ff48 	bl	800dc48 <memcpy>
 800cdb8:	ec4b ab10 	vmov	d0, sl, fp
 800cdbc:	9805      	ldr	r0, [sp, #20]
 800cdbe:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdc0:	a91b      	add	r1, sp, #108	@ 0x6c
 800cdc2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cdc6:	f7ff fbd7 	bl	800c578 <__d2b>
 800cdca:	901a      	str	r0, [sp, #104]	@ 0x68
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	f43f aede 	beq.w	800cb8e <_strtod_l+0x43e>
 800cdd2:	9805      	ldr	r0, [sp, #20]
 800cdd4:	2101      	movs	r1, #1
 800cdd6:	f7ff f929 	bl	800c02c <__i2b>
 800cdda:	4680      	mov	r8, r0
 800cddc:	b948      	cbnz	r0, 800cdf2 <_strtod_l+0x6a2>
 800cdde:	f04f 0800 	mov.w	r8, #0
 800cde2:	e6d4      	b.n	800cb8e <_strtod_l+0x43e>
 800cde4:	f04f 32ff 	mov.w	r2, #4294967295
 800cde8:	fa02 f303 	lsl.w	r3, r2, r3
 800cdec:	ea03 0a0a 	and.w	sl, r3, sl
 800cdf0:	e7b0      	b.n	800cd54 <_strtod_l+0x604>
 800cdf2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cdf4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cdf6:	2d00      	cmp	r5, #0
 800cdf8:	bfab      	itete	ge
 800cdfa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cdfc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cdfe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ce00:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ce02:	bfac      	ite	ge
 800ce04:	18ef      	addge	r7, r5, r3
 800ce06:	1b5e      	sublt	r6, r3, r5
 800ce08:	9b08      	ldr	r3, [sp, #32]
 800ce0a:	1aed      	subs	r5, r5, r3
 800ce0c:	4415      	add	r5, r2
 800ce0e:	4b66      	ldr	r3, [pc, #408]	@ (800cfa8 <_strtod_l+0x858>)
 800ce10:	3d01      	subs	r5, #1
 800ce12:	429d      	cmp	r5, r3
 800ce14:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ce18:	da50      	bge.n	800cebc <_strtod_l+0x76c>
 800ce1a:	1b5b      	subs	r3, r3, r5
 800ce1c:	2b1f      	cmp	r3, #31
 800ce1e:	eba2 0203 	sub.w	r2, r2, r3
 800ce22:	f04f 0101 	mov.w	r1, #1
 800ce26:	dc3d      	bgt.n	800cea4 <_strtod_l+0x754>
 800ce28:	fa01 f303 	lsl.w	r3, r1, r3
 800ce2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce2e:	2300      	movs	r3, #0
 800ce30:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce32:	18bd      	adds	r5, r7, r2
 800ce34:	9b08      	ldr	r3, [sp, #32]
 800ce36:	42af      	cmp	r7, r5
 800ce38:	4416      	add	r6, r2
 800ce3a:	441e      	add	r6, r3
 800ce3c:	463b      	mov	r3, r7
 800ce3e:	bfa8      	it	ge
 800ce40:	462b      	movge	r3, r5
 800ce42:	42b3      	cmp	r3, r6
 800ce44:	bfa8      	it	ge
 800ce46:	4633      	movge	r3, r6
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	bfc2      	ittt	gt
 800ce4c:	1aed      	subgt	r5, r5, r3
 800ce4e:	1af6      	subgt	r6, r6, r3
 800ce50:	1aff      	subgt	r7, r7, r3
 800ce52:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	dd16      	ble.n	800ce86 <_strtod_l+0x736>
 800ce58:	4641      	mov	r1, r8
 800ce5a:	9805      	ldr	r0, [sp, #20]
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	f7ff f9a5 	bl	800c1ac <__pow5mult>
 800ce62:	4680      	mov	r8, r0
 800ce64:	2800      	cmp	r0, #0
 800ce66:	d0ba      	beq.n	800cdde <_strtod_l+0x68e>
 800ce68:	4601      	mov	r1, r0
 800ce6a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ce6c:	9805      	ldr	r0, [sp, #20]
 800ce6e:	f7ff f8f3 	bl	800c058 <__multiply>
 800ce72:	900e      	str	r0, [sp, #56]	@ 0x38
 800ce74:	2800      	cmp	r0, #0
 800ce76:	f43f ae8a 	beq.w	800cb8e <_strtod_l+0x43e>
 800ce7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce7c:	9805      	ldr	r0, [sp, #20]
 800ce7e:	f7fe ffd7 	bl	800be30 <_Bfree>
 800ce82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce84:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce86:	2d00      	cmp	r5, #0
 800ce88:	dc1d      	bgt.n	800cec6 <_strtod_l+0x776>
 800ce8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	dd23      	ble.n	800ced8 <_strtod_l+0x788>
 800ce90:	4649      	mov	r1, r9
 800ce92:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ce94:	9805      	ldr	r0, [sp, #20]
 800ce96:	f7ff f989 	bl	800c1ac <__pow5mult>
 800ce9a:	4681      	mov	r9, r0
 800ce9c:	b9e0      	cbnz	r0, 800ced8 <_strtod_l+0x788>
 800ce9e:	f04f 0900 	mov.w	r9, #0
 800cea2:	e674      	b.n	800cb8e <_strtod_l+0x43e>
 800cea4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cea8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ceac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ceb0:	35e2      	adds	r5, #226	@ 0xe2
 800ceb2:	fa01 f305 	lsl.w	r3, r1, r5
 800ceb6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ceb8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ceba:	e7ba      	b.n	800ce32 <_strtod_l+0x6e2>
 800cebc:	2300      	movs	r3, #0
 800cebe:	9310      	str	r3, [sp, #64]	@ 0x40
 800cec0:	2301      	movs	r3, #1
 800cec2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cec4:	e7b5      	b.n	800ce32 <_strtod_l+0x6e2>
 800cec6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cec8:	9805      	ldr	r0, [sp, #20]
 800ceca:	462a      	mov	r2, r5
 800cecc:	f7ff f9c8 	bl	800c260 <__lshift>
 800ced0:	901a      	str	r0, [sp, #104]	@ 0x68
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d1d9      	bne.n	800ce8a <_strtod_l+0x73a>
 800ced6:	e65a      	b.n	800cb8e <_strtod_l+0x43e>
 800ced8:	2e00      	cmp	r6, #0
 800ceda:	dd07      	ble.n	800ceec <_strtod_l+0x79c>
 800cedc:	4649      	mov	r1, r9
 800cede:	9805      	ldr	r0, [sp, #20]
 800cee0:	4632      	mov	r2, r6
 800cee2:	f7ff f9bd 	bl	800c260 <__lshift>
 800cee6:	4681      	mov	r9, r0
 800cee8:	2800      	cmp	r0, #0
 800ceea:	d0d8      	beq.n	800ce9e <_strtod_l+0x74e>
 800ceec:	2f00      	cmp	r7, #0
 800ceee:	dd08      	ble.n	800cf02 <_strtod_l+0x7b2>
 800cef0:	4641      	mov	r1, r8
 800cef2:	9805      	ldr	r0, [sp, #20]
 800cef4:	463a      	mov	r2, r7
 800cef6:	f7ff f9b3 	bl	800c260 <__lshift>
 800cefa:	4680      	mov	r8, r0
 800cefc:	2800      	cmp	r0, #0
 800cefe:	f43f ae46 	beq.w	800cb8e <_strtod_l+0x43e>
 800cf02:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf04:	9805      	ldr	r0, [sp, #20]
 800cf06:	464a      	mov	r2, r9
 800cf08:	f7ff fa32 	bl	800c370 <__mdiff>
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	f43f ae3d 	beq.w	800cb8e <_strtod_l+0x43e>
 800cf14:	68c3      	ldr	r3, [r0, #12]
 800cf16:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf18:	2300      	movs	r3, #0
 800cf1a:	60c3      	str	r3, [r0, #12]
 800cf1c:	4641      	mov	r1, r8
 800cf1e:	f7ff fa0b 	bl	800c338 <__mcmp>
 800cf22:	2800      	cmp	r0, #0
 800cf24:	da46      	bge.n	800cfb4 <_strtod_l+0x864>
 800cf26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf28:	ea53 030a 	orrs.w	r3, r3, sl
 800cf2c:	d16c      	bne.n	800d008 <_strtod_l+0x8b8>
 800cf2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d168      	bne.n	800d008 <_strtod_l+0x8b8>
 800cf36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf3a:	0d1b      	lsrs	r3, r3, #20
 800cf3c:	051b      	lsls	r3, r3, #20
 800cf3e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf42:	d961      	bls.n	800d008 <_strtod_l+0x8b8>
 800cf44:	6963      	ldr	r3, [r4, #20]
 800cf46:	b913      	cbnz	r3, 800cf4e <_strtod_l+0x7fe>
 800cf48:	6923      	ldr	r3, [r4, #16]
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	dd5c      	ble.n	800d008 <_strtod_l+0x8b8>
 800cf4e:	4621      	mov	r1, r4
 800cf50:	2201      	movs	r2, #1
 800cf52:	9805      	ldr	r0, [sp, #20]
 800cf54:	f7ff f984 	bl	800c260 <__lshift>
 800cf58:	4641      	mov	r1, r8
 800cf5a:	4604      	mov	r4, r0
 800cf5c:	f7ff f9ec 	bl	800c338 <__mcmp>
 800cf60:	2800      	cmp	r0, #0
 800cf62:	dd51      	ble.n	800d008 <_strtod_l+0x8b8>
 800cf64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf68:	9a08      	ldr	r2, [sp, #32]
 800cf6a:	0d1b      	lsrs	r3, r3, #20
 800cf6c:	051b      	lsls	r3, r3, #20
 800cf6e:	2a00      	cmp	r2, #0
 800cf70:	d06b      	beq.n	800d04a <_strtod_l+0x8fa>
 800cf72:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf76:	d868      	bhi.n	800d04a <_strtod_l+0x8fa>
 800cf78:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cf7c:	f67f ae9d 	bls.w	800ccba <_strtod_l+0x56a>
 800cf80:	4b0a      	ldr	r3, [pc, #40]	@ (800cfac <_strtod_l+0x85c>)
 800cf82:	4650      	mov	r0, sl
 800cf84:	4659      	mov	r1, fp
 800cf86:	2200      	movs	r2, #0
 800cf88:	f7f3 fb3e 	bl	8000608 <__aeabi_dmul>
 800cf8c:	4b08      	ldr	r3, [pc, #32]	@ (800cfb0 <_strtod_l+0x860>)
 800cf8e:	400b      	ands	r3, r1
 800cf90:	4682      	mov	sl, r0
 800cf92:	468b      	mov	fp, r1
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	f47f ae05 	bne.w	800cba4 <_strtod_l+0x454>
 800cf9a:	9a05      	ldr	r2, [sp, #20]
 800cf9c:	2322      	movs	r3, #34	@ 0x22
 800cf9e:	6013      	str	r3, [r2, #0]
 800cfa0:	e600      	b.n	800cba4 <_strtod_l+0x454>
 800cfa2:	bf00      	nop
 800cfa4:	0800ea00 	.word	0x0800ea00
 800cfa8:	fffffc02 	.word	0xfffffc02
 800cfac:	39500000 	.word	0x39500000
 800cfb0:	7ff00000 	.word	0x7ff00000
 800cfb4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800cfb8:	d165      	bne.n	800d086 <_strtod_l+0x936>
 800cfba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cfbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cfc0:	b35a      	cbz	r2, 800d01a <_strtod_l+0x8ca>
 800cfc2:	4a9f      	ldr	r2, [pc, #636]	@ (800d240 <_strtod_l+0xaf0>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d12b      	bne.n	800d020 <_strtod_l+0x8d0>
 800cfc8:	9b08      	ldr	r3, [sp, #32]
 800cfca:	4651      	mov	r1, sl
 800cfcc:	b303      	cbz	r3, 800d010 <_strtod_l+0x8c0>
 800cfce:	4b9d      	ldr	r3, [pc, #628]	@ (800d244 <_strtod_l+0xaf4>)
 800cfd0:	465a      	mov	r2, fp
 800cfd2:	4013      	ands	r3, r2
 800cfd4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cfd8:	f04f 32ff 	mov.w	r2, #4294967295
 800cfdc:	d81b      	bhi.n	800d016 <_strtod_l+0x8c6>
 800cfde:	0d1b      	lsrs	r3, r3, #20
 800cfe0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cfe4:	fa02 f303 	lsl.w	r3, r2, r3
 800cfe8:	4299      	cmp	r1, r3
 800cfea:	d119      	bne.n	800d020 <_strtod_l+0x8d0>
 800cfec:	4b96      	ldr	r3, [pc, #600]	@ (800d248 <_strtod_l+0xaf8>)
 800cfee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d102      	bne.n	800cffa <_strtod_l+0x8aa>
 800cff4:	3101      	adds	r1, #1
 800cff6:	f43f adca 	beq.w	800cb8e <_strtod_l+0x43e>
 800cffa:	4b92      	ldr	r3, [pc, #584]	@ (800d244 <_strtod_l+0xaf4>)
 800cffc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cffe:	401a      	ands	r2, r3
 800d000:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d004:	f04f 0a00 	mov.w	sl, #0
 800d008:	9b08      	ldr	r3, [sp, #32]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d1b8      	bne.n	800cf80 <_strtod_l+0x830>
 800d00e:	e5c9      	b.n	800cba4 <_strtod_l+0x454>
 800d010:	f04f 33ff 	mov.w	r3, #4294967295
 800d014:	e7e8      	b.n	800cfe8 <_strtod_l+0x898>
 800d016:	4613      	mov	r3, r2
 800d018:	e7e6      	b.n	800cfe8 <_strtod_l+0x898>
 800d01a:	ea53 030a 	orrs.w	r3, r3, sl
 800d01e:	d0a1      	beq.n	800cf64 <_strtod_l+0x814>
 800d020:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d022:	b1db      	cbz	r3, 800d05c <_strtod_l+0x90c>
 800d024:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d026:	4213      	tst	r3, r2
 800d028:	d0ee      	beq.n	800d008 <_strtod_l+0x8b8>
 800d02a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d02c:	9a08      	ldr	r2, [sp, #32]
 800d02e:	4650      	mov	r0, sl
 800d030:	4659      	mov	r1, fp
 800d032:	b1bb      	cbz	r3, 800d064 <_strtod_l+0x914>
 800d034:	f7ff fb6e 	bl	800c714 <sulp>
 800d038:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d03c:	ec53 2b10 	vmov	r2, r3, d0
 800d040:	f7f3 f92c 	bl	800029c <__adddf3>
 800d044:	4682      	mov	sl, r0
 800d046:	468b      	mov	fp, r1
 800d048:	e7de      	b.n	800d008 <_strtod_l+0x8b8>
 800d04a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d04e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d052:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d056:	f04f 3aff 	mov.w	sl, #4294967295
 800d05a:	e7d5      	b.n	800d008 <_strtod_l+0x8b8>
 800d05c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d05e:	ea13 0f0a 	tst.w	r3, sl
 800d062:	e7e1      	b.n	800d028 <_strtod_l+0x8d8>
 800d064:	f7ff fb56 	bl	800c714 <sulp>
 800d068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d06c:	ec53 2b10 	vmov	r2, r3, d0
 800d070:	f7f3 f912 	bl	8000298 <__aeabi_dsub>
 800d074:	2200      	movs	r2, #0
 800d076:	2300      	movs	r3, #0
 800d078:	4682      	mov	sl, r0
 800d07a:	468b      	mov	fp, r1
 800d07c:	f7f3 fd2c 	bl	8000ad8 <__aeabi_dcmpeq>
 800d080:	2800      	cmp	r0, #0
 800d082:	d0c1      	beq.n	800d008 <_strtod_l+0x8b8>
 800d084:	e619      	b.n	800ccba <_strtod_l+0x56a>
 800d086:	4641      	mov	r1, r8
 800d088:	4620      	mov	r0, r4
 800d08a:	f7ff facd 	bl	800c628 <__ratio>
 800d08e:	ec57 6b10 	vmov	r6, r7, d0
 800d092:	2200      	movs	r2, #0
 800d094:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d098:	4630      	mov	r0, r6
 800d09a:	4639      	mov	r1, r7
 800d09c:	f7f3 fd30 	bl	8000b00 <__aeabi_dcmple>
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	d06f      	beq.n	800d184 <_strtod_l+0xa34>
 800d0a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d17a      	bne.n	800d1a0 <_strtod_l+0xa50>
 800d0aa:	f1ba 0f00 	cmp.w	sl, #0
 800d0ae:	d158      	bne.n	800d162 <_strtod_l+0xa12>
 800d0b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d15a      	bne.n	800d170 <_strtod_l+0xa20>
 800d0ba:	4b64      	ldr	r3, [pc, #400]	@ (800d24c <_strtod_l+0xafc>)
 800d0bc:	2200      	movs	r2, #0
 800d0be:	4630      	mov	r0, r6
 800d0c0:	4639      	mov	r1, r7
 800d0c2:	f7f3 fd13 	bl	8000aec <__aeabi_dcmplt>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	d159      	bne.n	800d17e <_strtod_l+0xa2e>
 800d0ca:	4630      	mov	r0, r6
 800d0cc:	4639      	mov	r1, r7
 800d0ce:	4b60      	ldr	r3, [pc, #384]	@ (800d250 <_strtod_l+0xb00>)
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f7f3 fa99 	bl	8000608 <__aeabi_dmul>
 800d0d6:	4606      	mov	r6, r0
 800d0d8:	460f      	mov	r7, r1
 800d0da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d0de:	9606      	str	r6, [sp, #24]
 800d0e0:	9307      	str	r3, [sp, #28]
 800d0e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0e6:	4d57      	ldr	r5, [pc, #348]	@ (800d244 <_strtod_l+0xaf4>)
 800d0e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d0ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0ee:	401d      	ands	r5, r3
 800d0f0:	4b58      	ldr	r3, [pc, #352]	@ (800d254 <_strtod_l+0xb04>)
 800d0f2:	429d      	cmp	r5, r3
 800d0f4:	f040 80b2 	bne.w	800d25c <_strtod_l+0xb0c>
 800d0f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d0fe:	ec4b ab10 	vmov	d0, sl, fp
 800d102:	f7ff f9c9 	bl	800c498 <__ulp>
 800d106:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d10a:	ec51 0b10 	vmov	r0, r1, d0
 800d10e:	f7f3 fa7b 	bl	8000608 <__aeabi_dmul>
 800d112:	4652      	mov	r2, sl
 800d114:	465b      	mov	r3, fp
 800d116:	f7f3 f8c1 	bl	800029c <__adddf3>
 800d11a:	460b      	mov	r3, r1
 800d11c:	4949      	ldr	r1, [pc, #292]	@ (800d244 <_strtod_l+0xaf4>)
 800d11e:	4a4e      	ldr	r2, [pc, #312]	@ (800d258 <_strtod_l+0xb08>)
 800d120:	4019      	ands	r1, r3
 800d122:	4291      	cmp	r1, r2
 800d124:	4682      	mov	sl, r0
 800d126:	d942      	bls.n	800d1ae <_strtod_l+0xa5e>
 800d128:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d12a:	4b47      	ldr	r3, [pc, #284]	@ (800d248 <_strtod_l+0xaf8>)
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d103      	bne.n	800d138 <_strtod_l+0x9e8>
 800d130:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d132:	3301      	adds	r3, #1
 800d134:	f43f ad2b 	beq.w	800cb8e <_strtod_l+0x43e>
 800d138:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d248 <_strtod_l+0xaf8>
 800d13c:	f04f 3aff 	mov.w	sl, #4294967295
 800d140:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d142:	9805      	ldr	r0, [sp, #20]
 800d144:	f7fe fe74 	bl	800be30 <_Bfree>
 800d148:	9805      	ldr	r0, [sp, #20]
 800d14a:	4649      	mov	r1, r9
 800d14c:	f7fe fe70 	bl	800be30 <_Bfree>
 800d150:	9805      	ldr	r0, [sp, #20]
 800d152:	4641      	mov	r1, r8
 800d154:	f7fe fe6c 	bl	800be30 <_Bfree>
 800d158:	9805      	ldr	r0, [sp, #20]
 800d15a:	4621      	mov	r1, r4
 800d15c:	f7fe fe68 	bl	800be30 <_Bfree>
 800d160:	e618      	b.n	800cd94 <_strtod_l+0x644>
 800d162:	f1ba 0f01 	cmp.w	sl, #1
 800d166:	d103      	bne.n	800d170 <_strtod_l+0xa20>
 800d168:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	f43f ada5 	beq.w	800ccba <_strtod_l+0x56a>
 800d170:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d220 <_strtod_l+0xad0>
 800d174:	4f35      	ldr	r7, [pc, #212]	@ (800d24c <_strtod_l+0xafc>)
 800d176:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d17a:	2600      	movs	r6, #0
 800d17c:	e7b1      	b.n	800d0e2 <_strtod_l+0x992>
 800d17e:	4f34      	ldr	r7, [pc, #208]	@ (800d250 <_strtod_l+0xb00>)
 800d180:	2600      	movs	r6, #0
 800d182:	e7aa      	b.n	800d0da <_strtod_l+0x98a>
 800d184:	4b32      	ldr	r3, [pc, #200]	@ (800d250 <_strtod_l+0xb00>)
 800d186:	4630      	mov	r0, r6
 800d188:	4639      	mov	r1, r7
 800d18a:	2200      	movs	r2, #0
 800d18c:	f7f3 fa3c 	bl	8000608 <__aeabi_dmul>
 800d190:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d192:	4606      	mov	r6, r0
 800d194:	460f      	mov	r7, r1
 800d196:	2b00      	cmp	r3, #0
 800d198:	d09f      	beq.n	800d0da <_strtod_l+0x98a>
 800d19a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d19e:	e7a0      	b.n	800d0e2 <_strtod_l+0x992>
 800d1a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d228 <_strtod_l+0xad8>
 800d1a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d1a8:	ec57 6b17 	vmov	r6, r7, d7
 800d1ac:	e799      	b.n	800d0e2 <_strtod_l+0x992>
 800d1ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d1b2:	9b08      	ldr	r3, [sp, #32]
 800d1b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1c1      	bne.n	800d140 <_strtod_l+0x9f0>
 800d1bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1c0:	0d1b      	lsrs	r3, r3, #20
 800d1c2:	051b      	lsls	r3, r3, #20
 800d1c4:	429d      	cmp	r5, r3
 800d1c6:	d1bb      	bne.n	800d140 <_strtod_l+0x9f0>
 800d1c8:	4630      	mov	r0, r6
 800d1ca:	4639      	mov	r1, r7
 800d1cc:	f7f3 fd7c 	bl	8000cc8 <__aeabi_d2lz>
 800d1d0:	f7f3 f9ec 	bl	80005ac <__aeabi_l2d>
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	460b      	mov	r3, r1
 800d1d8:	4630      	mov	r0, r6
 800d1da:	4639      	mov	r1, r7
 800d1dc:	f7f3 f85c 	bl	8000298 <__aeabi_dsub>
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d1e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d1ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1ee:	ea46 060a 	orr.w	r6, r6, sl
 800d1f2:	431e      	orrs	r6, r3
 800d1f4:	d06f      	beq.n	800d2d6 <_strtod_l+0xb86>
 800d1f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800d230 <_strtod_l+0xae0>)
 800d1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fc:	f7f3 fc76 	bl	8000aec <__aeabi_dcmplt>
 800d200:	2800      	cmp	r0, #0
 800d202:	f47f accf 	bne.w	800cba4 <_strtod_l+0x454>
 800d206:	a30c      	add	r3, pc, #48	@ (adr r3, 800d238 <_strtod_l+0xae8>)
 800d208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d210:	f7f3 fc8a 	bl	8000b28 <__aeabi_dcmpgt>
 800d214:	2800      	cmp	r0, #0
 800d216:	d093      	beq.n	800d140 <_strtod_l+0x9f0>
 800d218:	e4c4      	b.n	800cba4 <_strtod_l+0x454>
 800d21a:	bf00      	nop
 800d21c:	f3af 8000 	nop.w
 800d220:	00000000 	.word	0x00000000
 800d224:	bff00000 	.word	0xbff00000
 800d228:	00000000 	.word	0x00000000
 800d22c:	3ff00000 	.word	0x3ff00000
 800d230:	94a03595 	.word	0x94a03595
 800d234:	3fdfffff 	.word	0x3fdfffff
 800d238:	35afe535 	.word	0x35afe535
 800d23c:	3fe00000 	.word	0x3fe00000
 800d240:	000fffff 	.word	0x000fffff
 800d244:	7ff00000 	.word	0x7ff00000
 800d248:	7fefffff 	.word	0x7fefffff
 800d24c:	3ff00000 	.word	0x3ff00000
 800d250:	3fe00000 	.word	0x3fe00000
 800d254:	7fe00000 	.word	0x7fe00000
 800d258:	7c9fffff 	.word	0x7c9fffff
 800d25c:	9b08      	ldr	r3, [sp, #32]
 800d25e:	b323      	cbz	r3, 800d2aa <_strtod_l+0xb5a>
 800d260:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d264:	d821      	bhi.n	800d2aa <_strtod_l+0xb5a>
 800d266:	a328      	add	r3, pc, #160	@ (adr r3, 800d308 <_strtod_l+0xbb8>)
 800d268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d26c:	4630      	mov	r0, r6
 800d26e:	4639      	mov	r1, r7
 800d270:	f7f3 fc46 	bl	8000b00 <__aeabi_dcmple>
 800d274:	b1a0      	cbz	r0, 800d2a0 <_strtod_l+0xb50>
 800d276:	4639      	mov	r1, r7
 800d278:	4630      	mov	r0, r6
 800d27a:	f7f3 fc9d 	bl	8000bb8 <__aeabi_d2uiz>
 800d27e:	2801      	cmp	r0, #1
 800d280:	bf38      	it	cc
 800d282:	2001      	movcc	r0, #1
 800d284:	f7f3 f946 	bl	8000514 <__aeabi_ui2d>
 800d288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d28a:	4606      	mov	r6, r0
 800d28c:	460f      	mov	r7, r1
 800d28e:	b9fb      	cbnz	r3, 800d2d0 <_strtod_l+0xb80>
 800d290:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d294:	9014      	str	r0, [sp, #80]	@ 0x50
 800d296:	9315      	str	r3, [sp, #84]	@ 0x54
 800d298:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d29c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d2a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d2a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d2a6:	1b5b      	subs	r3, r3, r5
 800d2a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800d2aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d2ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d2b2:	f7ff f8f1 	bl	800c498 <__ulp>
 800d2b6:	4650      	mov	r0, sl
 800d2b8:	ec53 2b10 	vmov	r2, r3, d0
 800d2bc:	4659      	mov	r1, fp
 800d2be:	f7f3 f9a3 	bl	8000608 <__aeabi_dmul>
 800d2c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d2c6:	f7f2 ffe9 	bl	800029c <__adddf3>
 800d2ca:	4682      	mov	sl, r0
 800d2cc:	468b      	mov	fp, r1
 800d2ce:	e770      	b.n	800d1b2 <_strtod_l+0xa62>
 800d2d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d2d4:	e7e0      	b.n	800d298 <_strtod_l+0xb48>
 800d2d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800d310 <_strtod_l+0xbc0>)
 800d2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2dc:	f7f3 fc06 	bl	8000aec <__aeabi_dcmplt>
 800d2e0:	e798      	b.n	800d214 <_strtod_l+0xac4>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d2e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2ea:	6013      	str	r3, [r2, #0]
 800d2ec:	f7ff ba6d 	b.w	800c7ca <_strtod_l+0x7a>
 800d2f0:	2a65      	cmp	r2, #101	@ 0x65
 800d2f2:	f43f ab66 	beq.w	800c9c2 <_strtod_l+0x272>
 800d2f6:	2a45      	cmp	r2, #69	@ 0x45
 800d2f8:	f43f ab63 	beq.w	800c9c2 <_strtod_l+0x272>
 800d2fc:	2301      	movs	r3, #1
 800d2fe:	f7ff bb9e 	b.w	800ca3e <_strtod_l+0x2ee>
 800d302:	bf00      	nop
 800d304:	f3af 8000 	nop.w
 800d308:	ffc00000 	.word	0xffc00000
 800d30c:	41dfffff 	.word	0x41dfffff
 800d310:	94a03595 	.word	0x94a03595
 800d314:	3fcfffff 	.word	0x3fcfffff

0800d318 <_strtod_r>:
 800d318:	4b01      	ldr	r3, [pc, #4]	@ (800d320 <_strtod_r+0x8>)
 800d31a:	f7ff ba19 	b.w	800c750 <_strtod_l>
 800d31e:	bf00      	nop
 800d320:	20000178 	.word	0x20000178

0800d324 <_strtol_l.constprop.0>:
 800d324:	2b24      	cmp	r3, #36	@ 0x24
 800d326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d32a:	4686      	mov	lr, r0
 800d32c:	4690      	mov	r8, r2
 800d32e:	d801      	bhi.n	800d334 <_strtol_l.constprop.0+0x10>
 800d330:	2b01      	cmp	r3, #1
 800d332:	d106      	bne.n	800d342 <_strtol_l.constprop.0+0x1e>
 800d334:	f7fd fdba 	bl	800aeac <__errno>
 800d338:	2316      	movs	r3, #22
 800d33a:	6003      	str	r3, [r0, #0]
 800d33c:	2000      	movs	r0, #0
 800d33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d342:	4834      	ldr	r0, [pc, #208]	@ (800d414 <_strtol_l.constprop.0+0xf0>)
 800d344:	460d      	mov	r5, r1
 800d346:	462a      	mov	r2, r5
 800d348:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d34c:	5d06      	ldrb	r6, [r0, r4]
 800d34e:	f016 0608 	ands.w	r6, r6, #8
 800d352:	d1f8      	bne.n	800d346 <_strtol_l.constprop.0+0x22>
 800d354:	2c2d      	cmp	r4, #45	@ 0x2d
 800d356:	d12d      	bne.n	800d3b4 <_strtol_l.constprop.0+0x90>
 800d358:	782c      	ldrb	r4, [r5, #0]
 800d35a:	2601      	movs	r6, #1
 800d35c:	1c95      	adds	r5, r2, #2
 800d35e:	f033 0210 	bics.w	r2, r3, #16
 800d362:	d109      	bne.n	800d378 <_strtol_l.constprop.0+0x54>
 800d364:	2c30      	cmp	r4, #48	@ 0x30
 800d366:	d12a      	bne.n	800d3be <_strtol_l.constprop.0+0x9a>
 800d368:	782a      	ldrb	r2, [r5, #0]
 800d36a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d36e:	2a58      	cmp	r2, #88	@ 0x58
 800d370:	d125      	bne.n	800d3be <_strtol_l.constprop.0+0x9a>
 800d372:	786c      	ldrb	r4, [r5, #1]
 800d374:	2310      	movs	r3, #16
 800d376:	3502      	adds	r5, #2
 800d378:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d37c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d380:	2200      	movs	r2, #0
 800d382:	fbbc f9f3 	udiv	r9, ip, r3
 800d386:	4610      	mov	r0, r2
 800d388:	fb03 ca19 	mls	sl, r3, r9, ip
 800d38c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d390:	2f09      	cmp	r7, #9
 800d392:	d81b      	bhi.n	800d3cc <_strtol_l.constprop.0+0xa8>
 800d394:	463c      	mov	r4, r7
 800d396:	42a3      	cmp	r3, r4
 800d398:	dd27      	ble.n	800d3ea <_strtol_l.constprop.0+0xc6>
 800d39a:	1c57      	adds	r7, r2, #1
 800d39c:	d007      	beq.n	800d3ae <_strtol_l.constprop.0+0x8a>
 800d39e:	4581      	cmp	r9, r0
 800d3a0:	d320      	bcc.n	800d3e4 <_strtol_l.constprop.0+0xc0>
 800d3a2:	d101      	bne.n	800d3a8 <_strtol_l.constprop.0+0x84>
 800d3a4:	45a2      	cmp	sl, r4
 800d3a6:	db1d      	blt.n	800d3e4 <_strtol_l.constprop.0+0xc0>
 800d3a8:	fb00 4003 	mla	r0, r0, r3, r4
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3b2:	e7eb      	b.n	800d38c <_strtol_l.constprop.0+0x68>
 800d3b4:	2c2b      	cmp	r4, #43	@ 0x2b
 800d3b6:	bf04      	itt	eq
 800d3b8:	782c      	ldrbeq	r4, [r5, #0]
 800d3ba:	1c95      	addeq	r5, r2, #2
 800d3bc:	e7cf      	b.n	800d35e <_strtol_l.constprop.0+0x3a>
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d1da      	bne.n	800d378 <_strtol_l.constprop.0+0x54>
 800d3c2:	2c30      	cmp	r4, #48	@ 0x30
 800d3c4:	bf0c      	ite	eq
 800d3c6:	2308      	moveq	r3, #8
 800d3c8:	230a      	movne	r3, #10
 800d3ca:	e7d5      	b.n	800d378 <_strtol_l.constprop.0+0x54>
 800d3cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d3d0:	2f19      	cmp	r7, #25
 800d3d2:	d801      	bhi.n	800d3d8 <_strtol_l.constprop.0+0xb4>
 800d3d4:	3c37      	subs	r4, #55	@ 0x37
 800d3d6:	e7de      	b.n	800d396 <_strtol_l.constprop.0+0x72>
 800d3d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d3dc:	2f19      	cmp	r7, #25
 800d3de:	d804      	bhi.n	800d3ea <_strtol_l.constprop.0+0xc6>
 800d3e0:	3c57      	subs	r4, #87	@ 0x57
 800d3e2:	e7d8      	b.n	800d396 <_strtol_l.constprop.0+0x72>
 800d3e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3e8:	e7e1      	b.n	800d3ae <_strtol_l.constprop.0+0x8a>
 800d3ea:	1c53      	adds	r3, r2, #1
 800d3ec:	d108      	bne.n	800d400 <_strtol_l.constprop.0+0xdc>
 800d3ee:	2322      	movs	r3, #34	@ 0x22
 800d3f0:	f8ce 3000 	str.w	r3, [lr]
 800d3f4:	4660      	mov	r0, ip
 800d3f6:	f1b8 0f00 	cmp.w	r8, #0
 800d3fa:	d0a0      	beq.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d3fc:	1e69      	subs	r1, r5, #1
 800d3fe:	e006      	b.n	800d40e <_strtol_l.constprop.0+0xea>
 800d400:	b106      	cbz	r6, 800d404 <_strtol_l.constprop.0+0xe0>
 800d402:	4240      	negs	r0, r0
 800d404:	f1b8 0f00 	cmp.w	r8, #0
 800d408:	d099      	beq.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	d1f6      	bne.n	800d3fc <_strtol_l.constprop.0+0xd8>
 800d40e:	f8c8 1000 	str.w	r1, [r8]
 800d412:	e794      	b.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d414:	0800ea29 	.word	0x0800ea29

0800d418 <_strtol_r>:
 800d418:	f7ff bf84 	b.w	800d324 <_strtol_l.constprop.0>

0800d41c <__ssputs_r>:
 800d41c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d420:	688e      	ldr	r6, [r1, #8]
 800d422:	461f      	mov	r7, r3
 800d424:	42be      	cmp	r6, r7
 800d426:	680b      	ldr	r3, [r1, #0]
 800d428:	4682      	mov	sl, r0
 800d42a:	460c      	mov	r4, r1
 800d42c:	4690      	mov	r8, r2
 800d42e:	d82d      	bhi.n	800d48c <__ssputs_r+0x70>
 800d430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d434:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d438:	d026      	beq.n	800d488 <__ssputs_r+0x6c>
 800d43a:	6965      	ldr	r5, [r4, #20]
 800d43c:	6909      	ldr	r1, [r1, #16]
 800d43e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d442:	eba3 0901 	sub.w	r9, r3, r1
 800d446:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d44a:	1c7b      	adds	r3, r7, #1
 800d44c:	444b      	add	r3, r9
 800d44e:	106d      	asrs	r5, r5, #1
 800d450:	429d      	cmp	r5, r3
 800d452:	bf38      	it	cc
 800d454:	461d      	movcc	r5, r3
 800d456:	0553      	lsls	r3, r2, #21
 800d458:	d527      	bpl.n	800d4aa <__ssputs_r+0x8e>
 800d45a:	4629      	mov	r1, r5
 800d45c:	f7fe fc1c 	bl	800bc98 <_malloc_r>
 800d460:	4606      	mov	r6, r0
 800d462:	b360      	cbz	r0, 800d4be <__ssputs_r+0xa2>
 800d464:	6921      	ldr	r1, [r4, #16]
 800d466:	464a      	mov	r2, r9
 800d468:	f000 fbee 	bl	800dc48 <memcpy>
 800d46c:	89a3      	ldrh	r3, [r4, #12]
 800d46e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d476:	81a3      	strh	r3, [r4, #12]
 800d478:	6126      	str	r6, [r4, #16]
 800d47a:	6165      	str	r5, [r4, #20]
 800d47c:	444e      	add	r6, r9
 800d47e:	eba5 0509 	sub.w	r5, r5, r9
 800d482:	6026      	str	r6, [r4, #0]
 800d484:	60a5      	str	r5, [r4, #8]
 800d486:	463e      	mov	r6, r7
 800d488:	42be      	cmp	r6, r7
 800d48a:	d900      	bls.n	800d48e <__ssputs_r+0x72>
 800d48c:	463e      	mov	r6, r7
 800d48e:	6820      	ldr	r0, [r4, #0]
 800d490:	4632      	mov	r2, r6
 800d492:	4641      	mov	r1, r8
 800d494:	f000 fb9c 	bl	800dbd0 <memmove>
 800d498:	68a3      	ldr	r3, [r4, #8]
 800d49a:	1b9b      	subs	r3, r3, r6
 800d49c:	60a3      	str	r3, [r4, #8]
 800d49e:	6823      	ldr	r3, [r4, #0]
 800d4a0:	4433      	add	r3, r6
 800d4a2:	6023      	str	r3, [r4, #0]
 800d4a4:	2000      	movs	r0, #0
 800d4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4aa:	462a      	mov	r2, r5
 800d4ac:	f000 ff61 	bl	800e372 <_realloc_r>
 800d4b0:	4606      	mov	r6, r0
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	d1e0      	bne.n	800d478 <__ssputs_r+0x5c>
 800d4b6:	6921      	ldr	r1, [r4, #16]
 800d4b8:	4650      	mov	r0, sl
 800d4ba:	f7fe fb79 	bl	800bbb0 <_free_r>
 800d4be:	230c      	movs	r3, #12
 800d4c0:	f8ca 3000 	str.w	r3, [sl]
 800d4c4:	89a3      	ldrh	r3, [r4, #12]
 800d4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ca:	81a3      	strh	r3, [r4, #12]
 800d4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d0:	e7e9      	b.n	800d4a6 <__ssputs_r+0x8a>
	...

0800d4d4 <_svfiprintf_r>:
 800d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d8:	4698      	mov	r8, r3
 800d4da:	898b      	ldrh	r3, [r1, #12]
 800d4dc:	061b      	lsls	r3, r3, #24
 800d4de:	b09d      	sub	sp, #116	@ 0x74
 800d4e0:	4607      	mov	r7, r0
 800d4e2:	460d      	mov	r5, r1
 800d4e4:	4614      	mov	r4, r2
 800d4e6:	d510      	bpl.n	800d50a <_svfiprintf_r+0x36>
 800d4e8:	690b      	ldr	r3, [r1, #16]
 800d4ea:	b973      	cbnz	r3, 800d50a <_svfiprintf_r+0x36>
 800d4ec:	2140      	movs	r1, #64	@ 0x40
 800d4ee:	f7fe fbd3 	bl	800bc98 <_malloc_r>
 800d4f2:	6028      	str	r0, [r5, #0]
 800d4f4:	6128      	str	r0, [r5, #16]
 800d4f6:	b930      	cbnz	r0, 800d506 <_svfiprintf_r+0x32>
 800d4f8:	230c      	movs	r3, #12
 800d4fa:	603b      	str	r3, [r7, #0]
 800d4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d500:	b01d      	add	sp, #116	@ 0x74
 800d502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d506:	2340      	movs	r3, #64	@ 0x40
 800d508:	616b      	str	r3, [r5, #20]
 800d50a:	2300      	movs	r3, #0
 800d50c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d50e:	2320      	movs	r3, #32
 800d510:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d514:	f8cd 800c 	str.w	r8, [sp, #12]
 800d518:	2330      	movs	r3, #48	@ 0x30
 800d51a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6b8 <_svfiprintf_r+0x1e4>
 800d51e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d522:	f04f 0901 	mov.w	r9, #1
 800d526:	4623      	mov	r3, r4
 800d528:	469a      	mov	sl, r3
 800d52a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d52e:	b10a      	cbz	r2, 800d534 <_svfiprintf_r+0x60>
 800d530:	2a25      	cmp	r2, #37	@ 0x25
 800d532:	d1f9      	bne.n	800d528 <_svfiprintf_r+0x54>
 800d534:	ebba 0b04 	subs.w	fp, sl, r4
 800d538:	d00b      	beq.n	800d552 <_svfiprintf_r+0x7e>
 800d53a:	465b      	mov	r3, fp
 800d53c:	4622      	mov	r2, r4
 800d53e:	4629      	mov	r1, r5
 800d540:	4638      	mov	r0, r7
 800d542:	f7ff ff6b 	bl	800d41c <__ssputs_r>
 800d546:	3001      	adds	r0, #1
 800d548:	f000 80a7 	beq.w	800d69a <_svfiprintf_r+0x1c6>
 800d54c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d54e:	445a      	add	r2, fp
 800d550:	9209      	str	r2, [sp, #36]	@ 0x24
 800d552:	f89a 3000 	ldrb.w	r3, [sl]
 800d556:	2b00      	cmp	r3, #0
 800d558:	f000 809f 	beq.w	800d69a <_svfiprintf_r+0x1c6>
 800d55c:	2300      	movs	r3, #0
 800d55e:	f04f 32ff 	mov.w	r2, #4294967295
 800d562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d566:	f10a 0a01 	add.w	sl, sl, #1
 800d56a:	9304      	str	r3, [sp, #16]
 800d56c:	9307      	str	r3, [sp, #28]
 800d56e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d572:	931a      	str	r3, [sp, #104]	@ 0x68
 800d574:	4654      	mov	r4, sl
 800d576:	2205      	movs	r2, #5
 800d578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d57c:	484e      	ldr	r0, [pc, #312]	@ (800d6b8 <_svfiprintf_r+0x1e4>)
 800d57e:	f7f2 fe2f 	bl	80001e0 <memchr>
 800d582:	9a04      	ldr	r2, [sp, #16]
 800d584:	b9d8      	cbnz	r0, 800d5be <_svfiprintf_r+0xea>
 800d586:	06d0      	lsls	r0, r2, #27
 800d588:	bf44      	itt	mi
 800d58a:	2320      	movmi	r3, #32
 800d58c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d590:	0711      	lsls	r1, r2, #28
 800d592:	bf44      	itt	mi
 800d594:	232b      	movmi	r3, #43	@ 0x2b
 800d596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d59a:	f89a 3000 	ldrb.w	r3, [sl]
 800d59e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5a0:	d015      	beq.n	800d5ce <_svfiprintf_r+0xfa>
 800d5a2:	9a07      	ldr	r2, [sp, #28]
 800d5a4:	4654      	mov	r4, sl
 800d5a6:	2000      	movs	r0, #0
 800d5a8:	f04f 0c0a 	mov.w	ip, #10
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5b2:	3b30      	subs	r3, #48	@ 0x30
 800d5b4:	2b09      	cmp	r3, #9
 800d5b6:	d94b      	bls.n	800d650 <_svfiprintf_r+0x17c>
 800d5b8:	b1b0      	cbz	r0, 800d5e8 <_svfiprintf_r+0x114>
 800d5ba:	9207      	str	r2, [sp, #28]
 800d5bc:	e014      	b.n	800d5e8 <_svfiprintf_r+0x114>
 800d5be:	eba0 0308 	sub.w	r3, r0, r8
 800d5c2:	fa09 f303 	lsl.w	r3, r9, r3
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	9304      	str	r3, [sp, #16]
 800d5ca:	46a2      	mov	sl, r4
 800d5cc:	e7d2      	b.n	800d574 <_svfiprintf_r+0xa0>
 800d5ce:	9b03      	ldr	r3, [sp, #12]
 800d5d0:	1d19      	adds	r1, r3, #4
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	9103      	str	r1, [sp, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	bfbb      	ittet	lt
 800d5da:	425b      	neglt	r3, r3
 800d5dc:	f042 0202 	orrlt.w	r2, r2, #2
 800d5e0:	9307      	strge	r3, [sp, #28]
 800d5e2:	9307      	strlt	r3, [sp, #28]
 800d5e4:	bfb8      	it	lt
 800d5e6:	9204      	strlt	r2, [sp, #16]
 800d5e8:	7823      	ldrb	r3, [r4, #0]
 800d5ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5ec:	d10a      	bne.n	800d604 <_svfiprintf_r+0x130>
 800d5ee:	7863      	ldrb	r3, [r4, #1]
 800d5f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5f2:	d132      	bne.n	800d65a <_svfiprintf_r+0x186>
 800d5f4:	9b03      	ldr	r3, [sp, #12]
 800d5f6:	1d1a      	adds	r2, r3, #4
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	9203      	str	r2, [sp, #12]
 800d5fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d600:	3402      	adds	r4, #2
 800d602:	9305      	str	r3, [sp, #20]
 800d604:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6c8 <_svfiprintf_r+0x1f4>
 800d608:	7821      	ldrb	r1, [r4, #0]
 800d60a:	2203      	movs	r2, #3
 800d60c:	4650      	mov	r0, sl
 800d60e:	f7f2 fde7 	bl	80001e0 <memchr>
 800d612:	b138      	cbz	r0, 800d624 <_svfiprintf_r+0x150>
 800d614:	9b04      	ldr	r3, [sp, #16]
 800d616:	eba0 000a 	sub.w	r0, r0, sl
 800d61a:	2240      	movs	r2, #64	@ 0x40
 800d61c:	4082      	lsls	r2, r0
 800d61e:	4313      	orrs	r3, r2
 800d620:	3401      	adds	r4, #1
 800d622:	9304      	str	r3, [sp, #16]
 800d624:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d628:	4824      	ldr	r0, [pc, #144]	@ (800d6bc <_svfiprintf_r+0x1e8>)
 800d62a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d62e:	2206      	movs	r2, #6
 800d630:	f7f2 fdd6 	bl	80001e0 <memchr>
 800d634:	2800      	cmp	r0, #0
 800d636:	d036      	beq.n	800d6a6 <_svfiprintf_r+0x1d2>
 800d638:	4b21      	ldr	r3, [pc, #132]	@ (800d6c0 <_svfiprintf_r+0x1ec>)
 800d63a:	bb1b      	cbnz	r3, 800d684 <_svfiprintf_r+0x1b0>
 800d63c:	9b03      	ldr	r3, [sp, #12]
 800d63e:	3307      	adds	r3, #7
 800d640:	f023 0307 	bic.w	r3, r3, #7
 800d644:	3308      	adds	r3, #8
 800d646:	9303      	str	r3, [sp, #12]
 800d648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d64a:	4433      	add	r3, r6
 800d64c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d64e:	e76a      	b.n	800d526 <_svfiprintf_r+0x52>
 800d650:	fb0c 3202 	mla	r2, ip, r2, r3
 800d654:	460c      	mov	r4, r1
 800d656:	2001      	movs	r0, #1
 800d658:	e7a8      	b.n	800d5ac <_svfiprintf_r+0xd8>
 800d65a:	2300      	movs	r3, #0
 800d65c:	3401      	adds	r4, #1
 800d65e:	9305      	str	r3, [sp, #20]
 800d660:	4619      	mov	r1, r3
 800d662:	f04f 0c0a 	mov.w	ip, #10
 800d666:	4620      	mov	r0, r4
 800d668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d66c:	3a30      	subs	r2, #48	@ 0x30
 800d66e:	2a09      	cmp	r2, #9
 800d670:	d903      	bls.n	800d67a <_svfiprintf_r+0x1a6>
 800d672:	2b00      	cmp	r3, #0
 800d674:	d0c6      	beq.n	800d604 <_svfiprintf_r+0x130>
 800d676:	9105      	str	r1, [sp, #20]
 800d678:	e7c4      	b.n	800d604 <_svfiprintf_r+0x130>
 800d67a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d67e:	4604      	mov	r4, r0
 800d680:	2301      	movs	r3, #1
 800d682:	e7f0      	b.n	800d666 <_svfiprintf_r+0x192>
 800d684:	ab03      	add	r3, sp, #12
 800d686:	9300      	str	r3, [sp, #0]
 800d688:	462a      	mov	r2, r5
 800d68a:	4b0e      	ldr	r3, [pc, #56]	@ (800d6c4 <_svfiprintf_r+0x1f0>)
 800d68c:	a904      	add	r1, sp, #16
 800d68e:	4638      	mov	r0, r7
 800d690:	f7fc fcb6 	bl	800a000 <_printf_float>
 800d694:	1c42      	adds	r2, r0, #1
 800d696:	4606      	mov	r6, r0
 800d698:	d1d6      	bne.n	800d648 <_svfiprintf_r+0x174>
 800d69a:	89ab      	ldrh	r3, [r5, #12]
 800d69c:	065b      	lsls	r3, r3, #25
 800d69e:	f53f af2d 	bmi.w	800d4fc <_svfiprintf_r+0x28>
 800d6a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6a4:	e72c      	b.n	800d500 <_svfiprintf_r+0x2c>
 800d6a6:	ab03      	add	r3, sp, #12
 800d6a8:	9300      	str	r3, [sp, #0]
 800d6aa:	462a      	mov	r2, r5
 800d6ac:	4b05      	ldr	r3, [pc, #20]	@ (800d6c4 <_svfiprintf_r+0x1f0>)
 800d6ae:	a904      	add	r1, sp, #16
 800d6b0:	4638      	mov	r0, r7
 800d6b2:	f7fc ff3d 	bl	800a530 <_printf_i>
 800d6b6:	e7ed      	b.n	800d694 <_svfiprintf_r+0x1c0>
 800d6b8:	0800eb29 	.word	0x0800eb29
 800d6bc:	0800eb33 	.word	0x0800eb33
 800d6c0:	0800a001 	.word	0x0800a001
 800d6c4:	0800d41d 	.word	0x0800d41d
 800d6c8:	0800eb2f 	.word	0x0800eb2f

0800d6cc <__sfputc_r>:
 800d6cc:	6893      	ldr	r3, [r2, #8]
 800d6ce:	3b01      	subs	r3, #1
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	b410      	push	{r4}
 800d6d4:	6093      	str	r3, [r2, #8]
 800d6d6:	da08      	bge.n	800d6ea <__sfputc_r+0x1e>
 800d6d8:	6994      	ldr	r4, [r2, #24]
 800d6da:	42a3      	cmp	r3, r4
 800d6dc:	db01      	blt.n	800d6e2 <__sfputc_r+0x16>
 800d6de:	290a      	cmp	r1, #10
 800d6e0:	d103      	bne.n	800d6ea <__sfputc_r+0x1e>
 800d6e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6e6:	f000 b9df 	b.w	800daa8 <__swbuf_r>
 800d6ea:	6813      	ldr	r3, [r2, #0]
 800d6ec:	1c58      	adds	r0, r3, #1
 800d6ee:	6010      	str	r0, [r2, #0]
 800d6f0:	7019      	strb	r1, [r3, #0]
 800d6f2:	4608      	mov	r0, r1
 800d6f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6f8:	4770      	bx	lr

0800d6fa <__sfputs_r>:
 800d6fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6fc:	4606      	mov	r6, r0
 800d6fe:	460f      	mov	r7, r1
 800d700:	4614      	mov	r4, r2
 800d702:	18d5      	adds	r5, r2, r3
 800d704:	42ac      	cmp	r4, r5
 800d706:	d101      	bne.n	800d70c <__sfputs_r+0x12>
 800d708:	2000      	movs	r0, #0
 800d70a:	e007      	b.n	800d71c <__sfputs_r+0x22>
 800d70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d710:	463a      	mov	r2, r7
 800d712:	4630      	mov	r0, r6
 800d714:	f7ff ffda 	bl	800d6cc <__sfputc_r>
 800d718:	1c43      	adds	r3, r0, #1
 800d71a:	d1f3      	bne.n	800d704 <__sfputs_r+0xa>
 800d71c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d720 <_vfiprintf_r>:
 800d720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d724:	460d      	mov	r5, r1
 800d726:	b09d      	sub	sp, #116	@ 0x74
 800d728:	4614      	mov	r4, r2
 800d72a:	4698      	mov	r8, r3
 800d72c:	4606      	mov	r6, r0
 800d72e:	b118      	cbz	r0, 800d738 <_vfiprintf_r+0x18>
 800d730:	6a03      	ldr	r3, [r0, #32]
 800d732:	b90b      	cbnz	r3, 800d738 <_vfiprintf_r+0x18>
 800d734:	f7fd fabc 	bl	800acb0 <__sinit>
 800d738:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d73a:	07d9      	lsls	r1, r3, #31
 800d73c:	d405      	bmi.n	800d74a <_vfiprintf_r+0x2a>
 800d73e:	89ab      	ldrh	r3, [r5, #12]
 800d740:	059a      	lsls	r2, r3, #22
 800d742:	d402      	bmi.n	800d74a <_vfiprintf_r+0x2a>
 800d744:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d746:	f7fd fbdc 	bl	800af02 <__retarget_lock_acquire_recursive>
 800d74a:	89ab      	ldrh	r3, [r5, #12]
 800d74c:	071b      	lsls	r3, r3, #28
 800d74e:	d501      	bpl.n	800d754 <_vfiprintf_r+0x34>
 800d750:	692b      	ldr	r3, [r5, #16]
 800d752:	b99b      	cbnz	r3, 800d77c <_vfiprintf_r+0x5c>
 800d754:	4629      	mov	r1, r5
 800d756:	4630      	mov	r0, r6
 800d758:	f000 f9e4 	bl	800db24 <__swsetup_r>
 800d75c:	b170      	cbz	r0, 800d77c <_vfiprintf_r+0x5c>
 800d75e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d760:	07dc      	lsls	r4, r3, #31
 800d762:	d504      	bpl.n	800d76e <_vfiprintf_r+0x4e>
 800d764:	f04f 30ff 	mov.w	r0, #4294967295
 800d768:	b01d      	add	sp, #116	@ 0x74
 800d76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d76e:	89ab      	ldrh	r3, [r5, #12]
 800d770:	0598      	lsls	r0, r3, #22
 800d772:	d4f7      	bmi.n	800d764 <_vfiprintf_r+0x44>
 800d774:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d776:	f7fd fbc5 	bl	800af04 <__retarget_lock_release_recursive>
 800d77a:	e7f3      	b.n	800d764 <_vfiprintf_r+0x44>
 800d77c:	2300      	movs	r3, #0
 800d77e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d780:	2320      	movs	r3, #32
 800d782:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d786:	f8cd 800c 	str.w	r8, [sp, #12]
 800d78a:	2330      	movs	r3, #48	@ 0x30
 800d78c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d93c <_vfiprintf_r+0x21c>
 800d790:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d794:	f04f 0901 	mov.w	r9, #1
 800d798:	4623      	mov	r3, r4
 800d79a:	469a      	mov	sl, r3
 800d79c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7a0:	b10a      	cbz	r2, 800d7a6 <_vfiprintf_r+0x86>
 800d7a2:	2a25      	cmp	r2, #37	@ 0x25
 800d7a4:	d1f9      	bne.n	800d79a <_vfiprintf_r+0x7a>
 800d7a6:	ebba 0b04 	subs.w	fp, sl, r4
 800d7aa:	d00b      	beq.n	800d7c4 <_vfiprintf_r+0xa4>
 800d7ac:	465b      	mov	r3, fp
 800d7ae:	4622      	mov	r2, r4
 800d7b0:	4629      	mov	r1, r5
 800d7b2:	4630      	mov	r0, r6
 800d7b4:	f7ff ffa1 	bl	800d6fa <__sfputs_r>
 800d7b8:	3001      	adds	r0, #1
 800d7ba:	f000 80a7 	beq.w	800d90c <_vfiprintf_r+0x1ec>
 800d7be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7c0:	445a      	add	r2, fp
 800d7c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 809f 	beq.w	800d90c <_vfiprintf_r+0x1ec>
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d7d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7d8:	f10a 0a01 	add.w	sl, sl, #1
 800d7dc:	9304      	str	r3, [sp, #16]
 800d7de:	9307      	str	r3, [sp, #28]
 800d7e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7e6:	4654      	mov	r4, sl
 800d7e8:	2205      	movs	r2, #5
 800d7ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ee:	4853      	ldr	r0, [pc, #332]	@ (800d93c <_vfiprintf_r+0x21c>)
 800d7f0:	f7f2 fcf6 	bl	80001e0 <memchr>
 800d7f4:	9a04      	ldr	r2, [sp, #16]
 800d7f6:	b9d8      	cbnz	r0, 800d830 <_vfiprintf_r+0x110>
 800d7f8:	06d1      	lsls	r1, r2, #27
 800d7fa:	bf44      	itt	mi
 800d7fc:	2320      	movmi	r3, #32
 800d7fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d802:	0713      	lsls	r3, r2, #28
 800d804:	bf44      	itt	mi
 800d806:	232b      	movmi	r3, #43	@ 0x2b
 800d808:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d80c:	f89a 3000 	ldrb.w	r3, [sl]
 800d810:	2b2a      	cmp	r3, #42	@ 0x2a
 800d812:	d015      	beq.n	800d840 <_vfiprintf_r+0x120>
 800d814:	9a07      	ldr	r2, [sp, #28]
 800d816:	4654      	mov	r4, sl
 800d818:	2000      	movs	r0, #0
 800d81a:	f04f 0c0a 	mov.w	ip, #10
 800d81e:	4621      	mov	r1, r4
 800d820:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d824:	3b30      	subs	r3, #48	@ 0x30
 800d826:	2b09      	cmp	r3, #9
 800d828:	d94b      	bls.n	800d8c2 <_vfiprintf_r+0x1a2>
 800d82a:	b1b0      	cbz	r0, 800d85a <_vfiprintf_r+0x13a>
 800d82c:	9207      	str	r2, [sp, #28]
 800d82e:	e014      	b.n	800d85a <_vfiprintf_r+0x13a>
 800d830:	eba0 0308 	sub.w	r3, r0, r8
 800d834:	fa09 f303 	lsl.w	r3, r9, r3
 800d838:	4313      	orrs	r3, r2
 800d83a:	9304      	str	r3, [sp, #16]
 800d83c:	46a2      	mov	sl, r4
 800d83e:	e7d2      	b.n	800d7e6 <_vfiprintf_r+0xc6>
 800d840:	9b03      	ldr	r3, [sp, #12]
 800d842:	1d19      	adds	r1, r3, #4
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	9103      	str	r1, [sp, #12]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	bfbb      	ittet	lt
 800d84c:	425b      	neglt	r3, r3
 800d84e:	f042 0202 	orrlt.w	r2, r2, #2
 800d852:	9307      	strge	r3, [sp, #28]
 800d854:	9307      	strlt	r3, [sp, #28]
 800d856:	bfb8      	it	lt
 800d858:	9204      	strlt	r2, [sp, #16]
 800d85a:	7823      	ldrb	r3, [r4, #0]
 800d85c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d85e:	d10a      	bne.n	800d876 <_vfiprintf_r+0x156>
 800d860:	7863      	ldrb	r3, [r4, #1]
 800d862:	2b2a      	cmp	r3, #42	@ 0x2a
 800d864:	d132      	bne.n	800d8cc <_vfiprintf_r+0x1ac>
 800d866:	9b03      	ldr	r3, [sp, #12]
 800d868:	1d1a      	adds	r2, r3, #4
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	9203      	str	r2, [sp, #12]
 800d86e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d872:	3402      	adds	r4, #2
 800d874:	9305      	str	r3, [sp, #20]
 800d876:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d94c <_vfiprintf_r+0x22c>
 800d87a:	7821      	ldrb	r1, [r4, #0]
 800d87c:	2203      	movs	r2, #3
 800d87e:	4650      	mov	r0, sl
 800d880:	f7f2 fcae 	bl	80001e0 <memchr>
 800d884:	b138      	cbz	r0, 800d896 <_vfiprintf_r+0x176>
 800d886:	9b04      	ldr	r3, [sp, #16]
 800d888:	eba0 000a 	sub.w	r0, r0, sl
 800d88c:	2240      	movs	r2, #64	@ 0x40
 800d88e:	4082      	lsls	r2, r0
 800d890:	4313      	orrs	r3, r2
 800d892:	3401      	adds	r4, #1
 800d894:	9304      	str	r3, [sp, #16]
 800d896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d89a:	4829      	ldr	r0, [pc, #164]	@ (800d940 <_vfiprintf_r+0x220>)
 800d89c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d8a0:	2206      	movs	r2, #6
 800d8a2:	f7f2 fc9d 	bl	80001e0 <memchr>
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d03f      	beq.n	800d92a <_vfiprintf_r+0x20a>
 800d8aa:	4b26      	ldr	r3, [pc, #152]	@ (800d944 <_vfiprintf_r+0x224>)
 800d8ac:	bb1b      	cbnz	r3, 800d8f6 <_vfiprintf_r+0x1d6>
 800d8ae:	9b03      	ldr	r3, [sp, #12]
 800d8b0:	3307      	adds	r3, #7
 800d8b2:	f023 0307 	bic.w	r3, r3, #7
 800d8b6:	3308      	adds	r3, #8
 800d8b8:	9303      	str	r3, [sp, #12]
 800d8ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8bc:	443b      	add	r3, r7
 800d8be:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8c0:	e76a      	b.n	800d798 <_vfiprintf_r+0x78>
 800d8c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8c6:	460c      	mov	r4, r1
 800d8c8:	2001      	movs	r0, #1
 800d8ca:	e7a8      	b.n	800d81e <_vfiprintf_r+0xfe>
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	3401      	adds	r4, #1
 800d8d0:	9305      	str	r3, [sp, #20]
 800d8d2:	4619      	mov	r1, r3
 800d8d4:	f04f 0c0a 	mov.w	ip, #10
 800d8d8:	4620      	mov	r0, r4
 800d8da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8de:	3a30      	subs	r2, #48	@ 0x30
 800d8e0:	2a09      	cmp	r2, #9
 800d8e2:	d903      	bls.n	800d8ec <_vfiprintf_r+0x1cc>
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d0c6      	beq.n	800d876 <_vfiprintf_r+0x156>
 800d8e8:	9105      	str	r1, [sp, #20]
 800d8ea:	e7c4      	b.n	800d876 <_vfiprintf_r+0x156>
 800d8ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	2301      	movs	r3, #1
 800d8f4:	e7f0      	b.n	800d8d8 <_vfiprintf_r+0x1b8>
 800d8f6:	ab03      	add	r3, sp, #12
 800d8f8:	9300      	str	r3, [sp, #0]
 800d8fa:	462a      	mov	r2, r5
 800d8fc:	4b12      	ldr	r3, [pc, #72]	@ (800d948 <_vfiprintf_r+0x228>)
 800d8fe:	a904      	add	r1, sp, #16
 800d900:	4630      	mov	r0, r6
 800d902:	f7fc fb7d 	bl	800a000 <_printf_float>
 800d906:	4607      	mov	r7, r0
 800d908:	1c78      	adds	r0, r7, #1
 800d90a:	d1d6      	bne.n	800d8ba <_vfiprintf_r+0x19a>
 800d90c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d90e:	07d9      	lsls	r1, r3, #31
 800d910:	d405      	bmi.n	800d91e <_vfiprintf_r+0x1fe>
 800d912:	89ab      	ldrh	r3, [r5, #12]
 800d914:	059a      	lsls	r2, r3, #22
 800d916:	d402      	bmi.n	800d91e <_vfiprintf_r+0x1fe>
 800d918:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d91a:	f7fd faf3 	bl	800af04 <__retarget_lock_release_recursive>
 800d91e:	89ab      	ldrh	r3, [r5, #12]
 800d920:	065b      	lsls	r3, r3, #25
 800d922:	f53f af1f 	bmi.w	800d764 <_vfiprintf_r+0x44>
 800d926:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d928:	e71e      	b.n	800d768 <_vfiprintf_r+0x48>
 800d92a:	ab03      	add	r3, sp, #12
 800d92c:	9300      	str	r3, [sp, #0]
 800d92e:	462a      	mov	r2, r5
 800d930:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <_vfiprintf_r+0x228>)
 800d932:	a904      	add	r1, sp, #16
 800d934:	4630      	mov	r0, r6
 800d936:	f7fc fdfb 	bl	800a530 <_printf_i>
 800d93a:	e7e4      	b.n	800d906 <_vfiprintf_r+0x1e6>
 800d93c:	0800eb29 	.word	0x0800eb29
 800d940:	0800eb33 	.word	0x0800eb33
 800d944:	0800a001 	.word	0x0800a001
 800d948:	0800d6fb 	.word	0x0800d6fb
 800d94c:	0800eb2f 	.word	0x0800eb2f

0800d950 <__sflush_r>:
 800d950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d958:	0716      	lsls	r6, r2, #28
 800d95a:	4605      	mov	r5, r0
 800d95c:	460c      	mov	r4, r1
 800d95e:	d454      	bmi.n	800da0a <__sflush_r+0xba>
 800d960:	684b      	ldr	r3, [r1, #4]
 800d962:	2b00      	cmp	r3, #0
 800d964:	dc02      	bgt.n	800d96c <__sflush_r+0x1c>
 800d966:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d968:	2b00      	cmp	r3, #0
 800d96a:	dd48      	ble.n	800d9fe <__sflush_r+0xae>
 800d96c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d96e:	2e00      	cmp	r6, #0
 800d970:	d045      	beq.n	800d9fe <__sflush_r+0xae>
 800d972:	2300      	movs	r3, #0
 800d974:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d978:	682f      	ldr	r7, [r5, #0]
 800d97a:	6a21      	ldr	r1, [r4, #32]
 800d97c:	602b      	str	r3, [r5, #0]
 800d97e:	d030      	beq.n	800d9e2 <__sflush_r+0x92>
 800d980:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d982:	89a3      	ldrh	r3, [r4, #12]
 800d984:	0759      	lsls	r1, r3, #29
 800d986:	d505      	bpl.n	800d994 <__sflush_r+0x44>
 800d988:	6863      	ldr	r3, [r4, #4]
 800d98a:	1ad2      	subs	r2, r2, r3
 800d98c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d98e:	b10b      	cbz	r3, 800d994 <__sflush_r+0x44>
 800d990:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d992:	1ad2      	subs	r2, r2, r3
 800d994:	2300      	movs	r3, #0
 800d996:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d998:	6a21      	ldr	r1, [r4, #32]
 800d99a:	4628      	mov	r0, r5
 800d99c:	47b0      	blx	r6
 800d99e:	1c43      	adds	r3, r0, #1
 800d9a0:	89a3      	ldrh	r3, [r4, #12]
 800d9a2:	d106      	bne.n	800d9b2 <__sflush_r+0x62>
 800d9a4:	6829      	ldr	r1, [r5, #0]
 800d9a6:	291d      	cmp	r1, #29
 800d9a8:	d82b      	bhi.n	800da02 <__sflush_r+0xb2>
 800d9aa:	4a2a      	ldr	r2, [pc, #168]	@ (800da54 <__sflush_r+0x104>)
 800d9ac:	410a      	asrs	r2, r1
 800d9ae:	07d6      	lsls	r6, r2, #31
 800d9b0:	d427      	bmi.n	800da02 <__sflush_r+0xb2>
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	6062      	str	r2, [r4, #4]
 800d9b6:	04d9      	lsls	r1, r3, #19
 800d9b8:	6922      	ldr	r2, [r4, #16]
 800d9ba:	6022      	str	r2, [r4, #0]
 800d9bc:	d504      	bpl.n	800d9c8 <__sflush_r+0x78>
 800d9be:	1c42      	adds	r2, r0, #1
 800d9c0:	d101      	bne.n	800d9c6 <__sflush_r+0x76>
 800d9c2:	682b      	ldr	r3, [r5, #0]
 800d9c4:	b903      	cbnz	r3, 800d9c8 <__sflush_r+0x78>
 800d9c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9ca:	602f      	str	r7, [r5, #0]
 800d9cc:	b1b9      	cbz	r1, 800d9fe <__sflush_r+0xae>
 800d9ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9d2:	4299      	cmp	r1, r3
 800d9d4:	d002      	beq.n	800d9dc <__sflush_r+0x8c>
 800d9d6:	4628      	mov	r0, r5
 800d9d8:	f7fe f8ea 	bl	800bbb0 <_free_r>
 800d9dc:	2300      	movs	r3, #0
 800d9de:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9e0:	e00d      	b.n	800d9fe <__sflush_r+0xae>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	47b0      	blx	r6
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	1c50      	adds	r0, r2, #1
 800d9ec:	d1c9      	bne.n	800d982 <__sflush_r+0x32>
 800d9ee:	682b      	ldr	r3, [r5, #0]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d0c6      	beq.n	800d982 <__sflush_r+0x32>
 800d9f4:	2b1d      	cmp	r3, #29
 800d9f6:	d001      	beq.n	800d9fc <__sflush_r+0xac>
 800d9f8:	2b16      	cmp	r3, #22
 800d9fa:	d11e      	bne.n	800da3a <__sflush_r+0xea>
 800d9fc:	602f      	str	r7, [r5, #0]
 800d9fe:	2000      	movs	r0, #0
 800da00:	e022      	b.n	800da48 <__sflush_r+0xf8>
 800da02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da06:	b21b      	sxth	r3, r3
 800da08:	e01b      	b.n	800da42 <__sflush_r+0xf2>
 800da0a:	690f      	ldr	r7, [r1, #16]
 800da0c:	2f00      	cmp	r7, #0
 800da0e:	d0f6      	beq.n	800d9fe <__sflush_r+0xae>
 800da10:	0793      	lsls	r3, r2, #30
 800da12:	680e      	ldr	r6, [r1, #0]
 800da14:	bf08      	it	eq
 800da16:	694b      	ldreq	r3, [r1, #20]
 800da18:	600f      	str	r7, [r1, #0]
 800da1a:	bf18      	it	ne
 800da1c:	2300      	movne	r3, #0
 800da1e:	eba6 0807 	sub.w	r8, r6, r7
 800da22:	608b      	str	r3, [r1, #8]
 800da24:	f1b8 0f00 	cmp.w	r8, #0
 800da28:	dde9      	ble.n	800d9fe <__sflush_r+0xae>
 800da2a:	6a21      	ldr	r1, [r4, #32]
 800da2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da2e:	4643      	mov	r3, r8
 800da30:	463a      	mov	r2, r7
 800da32:	4628      	mov	r0, r5
 800da34:	47b0      	blx	r6
 800da36:	2800      	cmp	r0, #0
 800da38:	dc08      	bgt.n	800da4c <__sflush_r+0xfc>
 800da3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da42:	81a3      	strh	r3, [r4, #12]
 800da44:	f04f 30ff 	mov.w	r0, #4294967295
 800da48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da4c:	4407      	add	r7, r0
 800da4e:	eba8 0800 	sub.w	r8, r8, r0
 800da52:	e7e7      	b.n	800da24 <__sflush_r+0xd4>
 800da54:	dfbffffe 	.word	0xdfbffffe

0800da58 <_fflush_r>:
 800da58:	b538      	push	{r3, r4, r5, lr}
 800da5a:	690b      	ldr	r3, [r1, #16]
 800da5c:	4605      	mov	r5, r0
 800da5e:	460c      	mov	r4, r1
 800da60:	b913      	cbnz	r3, 800da68 <_fflush_r+0x10>
 800da62:	2500      	movs	r5, #0
 800da64:	4628      	mov	r0, r5
 800da66:	bd38      	pop	{r3, r4, r5, pc}
 800da68:	b118      	cbz	r0, 800da72 <_fflush_r+0x1a>
 800da6a:	6a03      	ldr	r3, [r0, #32]
 800da6c:	b90b      	cbnz	r3, 800da72 <_fflush_r+0x1a>
 800da6e:	f7fd f91f 	bl	800acb0 <__sinit>
 800da72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d0f3      	beq.n	800da62 <_fflush_r+0xa>
 800da7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da7c:	07d0      	lsls	r0, r2, #31
 800da7e:	d404      	bmi.n	800da8a <_fflush_r+0x32>
 800da80:	0599      	lsls	r1, r3, #22
 800da82:	d402      	bmi.n	800da8a <_fflush_r+0x32>
 800da84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da86:	f7fd fa3c 	bl	800af02 <__retarget_lock_acquire_recursive>
 800da8a:	4628      	mov	r0, r5
 800da8c:	4621      	mov	r1, r4
 800da8e:	f7ff ff5f 	bl	800d950 <__sflush_r>
 800da92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da94:	07da      	lsls	r2, r3, #31
 800da96:	4605      	mov	r5, r0
 800da98:	d4e4      	bmi.n	800da64 <_fflush_r+0xc>
 800da9a:	89a3      	ldrh	r3, [r4, #12]
 800da9c:	059b      	lsls	r3, r3, #22
 800da9e:	d4e1      	bmi.n	800da64 <_fflush_r+0xc>
 800daa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daa2:	f7fd fa2f 	bl	800af04 <__retarget_lock_release_recursive>
 800daa6:	e7dd      	b.n	800da64 <_fflush_r+0xc>

0800daa8 <__swbuf_r>:
 800daa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daaa:	460e      	mov	r6, r1
 800daac:	4614      	mov	r4, r2
 800daae:	4605      	mov	r5, r0
 800dab0:	b118      	cbz	r0, 800daba <__swbuf_r+0x12>
 800dab2:	6a03      	ldr	r3, [r0, #32]
 800dab4:	b90b      	cbnz	r3, 800daba <__swbuf_r+0x12>
 800dab6:	f7fd f8fb 	bl	800acb0 <__sinit>
 800daba:	69a3      	ldr	r3, [r4, #24]
 800dabc:	60a3      	str	r3, [r4, #8]
 800dabe:	89a3      	ldrh	r3, [r4, #12]
 800dac0:	071a      	lsls	r2, r3, #28
 800dac2:	d501      	bpl.n	800dac8 <__swbuf_r+0x20>
 800dac4:	6923      	ldr	r3, [r4, #16]
 800dac6:	b943      	cbnz	r3, 800dada <__swbuf_r+0x32>
 800dac8:	4621      	mov	r1, r4
 800daca:	4628      	mov	r0, r5
 800dacc:	f000 f82a 	bl	800db24 <__swsetup_r>
 800dad0:	b118      	cbz	r0, 800dada <__swbuf_r+0x32>
 800dad2:	f04f 37ff 	mov.w	r7, #4294967295
 800dad6:	4638      	mov	r0, r7
 800dad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dada:	6823      	ldr	r3, [r4, #0]
 800dadc:	6922      	ldr	r2, [r4, #16]
 800dade:	1a98      	subs	r0, r3, r2
 800dae0:	6963      	ldr	r3, [r4, #20]
 800dae2:	b2f6      	uxtb	r6, r6
 800dae4:	4283      	cmp	r3, r0
 800dae6:	4637      	mov	r7, r6
 800dae8:	dc05      	bgt.n	800daf6 <__swbuf_r+0x4e>
 800daea:	4621      	mov	r1, r4
 800daec:	4628      	mov	r0, r5
 800daee:	f7ff ffb3 	bl	800da58 <_fflush_r>
 800daf2:	2800      	cmp	r0, #0
 800daf4:	d1ed      	bne.n	800dad2 <__swbuf_r+0x2a>
 800daf6:	68a3      	ldr	r3, [r4, #8]
 800daf8:	3b01      	subs	r3, #1
 800dafa:	60a3      	str	r3, [r4, #8]
 800dafc:	6823      	ldr	r3, [r4, #0]
 800dafe:	1c5a      	adds	r2, r3, #1
 800db00:	6022      	str	r2, [r4, #0]
 800db02:	701e      	strb	r6, [r3, #0]
 800db04:	6962      	ldr	r2, [r4, #20]
 800db06:	1c43      	adds	r3, r0, #1
 800db08:	429a      	cmp	r2, r3
 800db0a:	d004      	beq.n	800db16 <__swbuf_r+0x6e>
 800db0c:	89a3      	ldrh	r3, [r4, #12]
 800db0e:	07db      	lsls	r3, r3, #31
 800db10:	d5e1      	bpl.n	800dad6 <__swbuf_r+0x2e>
 800db12:	2e0a      	cmp	r6, #10
 800db14:	d1df      	bne.n	800dad6 <__swbuf_r+0x2e>
 800db16:	4621      	mov	r1, r4
 800db18:	4628      	mov	r0, r5
 800db1a:	f7ff ff9d 	bl	800da58 <_fflush_r>
 800db1e:	2800      	cmp	r0, #0
 800db20:	d0d9      	beq.n	800dad6 <__swbuf_r+0x2e>
 800db22:	e7d6      	b.n	800dad2 <__swbuf_r+0x2a>

0800db24 <__swsetup_r>:
 800db24:	b538      	push	{r3, r4, r5, lr}
 800db26:	4b29      	ldr	r3, [pc, #164]	@ (800dbcc <__swsetup_r+0xa8>)
 800db28:	4605      	mov	r5, r0
 800db2a:	6818      	ldr	r0, [r3, #0]
 800db2c:	460c      	mov	r4, r1
 800db2e:	b118      	cbz	r0, 800db38 <__swsetup_r+0x14>
 800db30:	6a03      	ldr	r3, [r0, #32]
 800db32:	b90b      	cbnz	r3, 800db38 <__swsetup_r+0x14>
 800db34:	f7fd f8bc 	bl	800acb0 <__sinit>
 800db38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db3c:	0719      	lsls	r1, r3, #28
 800db3e:	d422      	bmi.n	800db86 <__swsetup_r+0x62>
 800db40:	06da      	lsls	r2, r3, #27
 800db42:	d407      	bmi.n	800db54 <__swsetup_r+0x30>
 800db44:	2209      	movs	r2, #9
 800db46:	602a      	str	r2, [r5, #0]
 800db48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db4c:	81a3      	strh	r3, [r4, #12]
 800db4e:	f04f 30ff 	mov.w	r0, #4294967295
 800db52:	e033      	b.n	800dbbc <__swsetup_r+0x98>
 800db54:	0758      	lsls	r0, r3, #29
 800db56:	d512      	bpl.n	800db7e <__swsetup_r+0x5a>
 800db58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db5a:	b141      	cbz	r1, 800db6e <__swsetup_r+0x4a>
 800db5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db60:	4299      	cmp	r1, r3
 800db62:	d002      	beq.n	800db6a <__swsetup_r+0x46>
 800db64:	4628      	mov	r0, r5
 800db66:	f7fe f823 	bl	800bbb0 <_free_r>
 800db6a:	2300      	movs	r3, #0
 800db6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800db6e:	89a3      	ldrh	r3, [r4, #12]
 800db70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800db74:	81a3      	strh	r3, [r4, #12]
 800db76:	2300      	movs	r3, #0
 800db78:	6063      	str	r3, [r4, #4]
 800db7a:	6923      	ldr	r3, [r4, #16]
 800db7c:	6023      	str	r3, [r4, #0]
 800db7e:	89a3      	ldrh	r3, [r4, #12]
 800db80:	f043 0308 	orr.w	r3, r3, #8
 800db84:	81a3      	strh	r3, [r4, #12]
 800db86:	6923      	ldr	r3, [r4, #16]
 800db88:	b94b      	cbnz	r3, 800db9e <__swsetup_r+0x7a>
 800db8a:	89a3      	ldrh	r3, [r4, #12]
 800db8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800db90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db94:	d003      	beq.n	800db9e <__swsetup_r+0x7a>
 800db96:	4621      	mov	r1, r4
 800db98:	4628      	mov	r0, r5
 800db9a:	f000 fc5d 	bl	800e458 <__smakebuf_r>
 800db9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dba2:	f013 0201 	ands.w	r2, r3, #1
 800dba6:	d00a      	beq.n	800dbbe <__swsetup_r+0x9a>
 800dba8:	2200      	movs	r2, #0
 800dbaa:	60a2      	str	r2, [r4, #8]
 800dbac:	6962      	ldr	r2, [r4, #20]
 800dbae:	4252      	negs	r2, r2
 800dbb0:	61a2      	str	r2, [r4, #24]
 800dbb2:	6922      	ldr	r2, [r4, #16]
 800dbb4:	b942      	cbnz	r2, 800dbc8 <__swsetup_r+0xa4>
 800dbb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dbba:	d1c5      	bne.n	800db48 <__swsetup_r+0x24>
 800dbbc:	bd38      	pop	{r3, r4, r5, pc}
 800dbbe:	0799      	lsls	r1, r3, #30
 800dbc0:	bf58      	it	pl
 800dbc2:	6962      	ldrpl	r2, [r4, #20]
 800dbc4:	60a2      	str	r2, [r4, #8]
 800dbc6:	e7f4      	b.n	800dbb2 <__swsetup_r+0x8e>
 800dbc8:	2000      	movs	r0, #0
 800dbca:	e7f7      	b.n	800dbbc <__swsetup_r+0x98>
 800dbcc:	20000128 	.word	0x20000128

0800dbd0 <memmove>:
 800dbd0:	4288      	cmp	r0, r1
 800dbd2:	b510      	push	{r4, lr}
 800dbd4:	eb01 0402 	add.w	r4, r1, r2
 800dbd8:	d902      	bls.n	800dbe0 <memmove+0x10>
 800dbda:	4284      	cmp	r4, r0
 800dbdc:	4623      	mov	r3, r4
 800dbde:	d807      	bhi.n	800dbf0 <memmove+0x20>
 800dbe0:	1e43      	subs	r3, r0, #1
 800dbe2:	42a1      	cmp	r1, r4
 800dbe4:	d008      	beq.n	800dbf8 <memmove+0x28>
 800dbe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dbea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dbee:	e7f8      	b.n	800dbe2 <memmove+0x12>
 800dbf0:	4402      	add	r2, r0
 800dbf2:	4601      	mov	r1, r0
 800dbf4:	428a      	cmp	r2, r1
 800dbf6:	d100      	bne.n	800dbfa <memmove+0x2a>
 800dbf8:	bd10      	pop	{r4, pc}
 800dbfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc02:	e7f7      	b.n	800dbf4 <memmove+0x24>

0800dc04 <strncmp>:
 800dc04:	b510      	push	{r4, lr}
 800dc06:	b16a      	cbz	r2, 800dc24 <strncmp+0x20>
 800dc08:	3901      	subs	r1, #1
 800dc0a:	1884      	adds	r4, r0, r2
 800dc0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d103      	bne.n	800dc20 <strncmp+0x1c>
 800dc18:	42a0      	cmp	r0, r4
 800dc1a:	d001      	beq.n	800dc20 <strncmp+0x1c>
 800dc1c:	2a00      	cmp	r2, #0
 800dc1e:	d1f5      	bne.n	800dc0c <strncmp+0x8>
 800dc20:	1ad0      	subs	r0, r2, r3
 800dc22:	bd10      	pop	{r4, pc}
 800dc24:	4610      	mov	r0, r2
 800dc26:	e7fc      	b.n	800dc22 <strncmp+0x1e>

0800dc28 <_sbrk_r>:
 800dc28:	b538      	push	{r3, r4, r5, lr}
 800dc2a:	4d06      	ldr	r5, [pc, #24]	@ (800dc44 <_sbrk_r+0x1c>)
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	4604      	mov	r4, r0
 800dc30:	4608      	mov	r0, r1
 800dc32:	602b      	str	r3, [r5, #0]
 800dc34:	f7f4 f86a 	bl	8001d0c <_sbrk>
 800dc38:	1c43      	adds	r3, r0, #1
 800dc3a:	d102      	bne.n	800dc42 <_sbrk_r+0x1a>
 800dc3c:	682b      	ldr	r3, [r5, #0]
 800dc3e:	b103      	cbz	r3, 800dc42 <_sbrk_r+0x1a>
 800dc40:	6023      	str	r3, [r4, #0]
 800dc42:	bd38      	pop	{r3, r4, r5, pc}
 800dc44:	2000193c 	.word	0x2000193c

0800dc48 <memcpy>:
 800dc48:	440a      	add	r2, r1
 800dc4a:	4291      	cmp	r1, r2
 800dc4c:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc50:	d100      	bne.n	800dc54 <memcpy+0xc>
 800dc52:	4770      	bx	lr
 800dc54:	b510      	push	{r4, lr}
 800dc56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc5e:	4291      	cmp	r1, r2
 800dc60:	d1f9      	bne.n	800dc56 <memcpy+0xe>
 800dc62:	bd10      	pop	{r4, pc}
 800dc64:	0000      	movs	r0, r0
	...

0800dc68 <nan>:
 800dc68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dc70 <nan+0x8>
 800dc6c:	4770      	bx	lr
 800dc6e:	bf00      	nop
 800dc70:	00000000 	.word	0x00000000
 800dc74:	7ff80000 	.word	0x7ff80000

0800dc78 <__assert_func>:
 800dc78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc7a:	4614      	mov	r4, r2
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	4b09      	ldr	r3, [pc, #36]	@ (800dca4 <__assert_func+0x2c>)
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4605      	mov	r5, r0
 800dc84:	68d8      	ldr	r0, [r3, #12]
 800dc86:	b954      	cbnz	r4, 800dc9e <__assert_func+0x26>
 800dc88:	4b07      	ldr	r3, [pc, #28]	@ (800dca8 <__assert_func+0x30>)
 800dc8a:	461c      	mov	r4, r3
 800dc8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc90:	9100      	str	r1, [sp, #0]
 800dc92:	462b      	mov	r3, r5
 800dc94:	4905      	ldr	r1, [pc, #20]	@ (800dcac <__assert_func+0x34>)
 800dc96:	f000 fba7 	bl	800e3e8 <fiprintf>
 800dc9a:	f000 fc3b 	bl	800e514 <abort>
 800dc9e:	4b04      	ldr	r3, [pc, #16]	@ (800dcb0 <__assert_func+0x38>)
 800dca0:	e7f4      	b.n	800dc8c <__assert_func+0x14>
 800dca2:	bf00      	nop
 800dca4:	20000128 	.word	0x20000128
 800dca8:	0800eb7d 	.word	0x0800eb7d
 800dcac:	0800eb4f 	.word	0x0800eb4f
 800dcb0:	0800eb42 	.word	0x0800eb42

0800dcb4 <_calloc_r>:
 800dcb4:	b570      	push	{r4, r5, r6, lr}
 800dcb6:	fba1 5402 	umull	r5, r4, r1, r2
 800dcba:	b93c      	cbnz	r4, 800dccc <_calloc_r+0x18>
 800dcbc:	4629      	mov	r1, r5
 800dcbe:	f7fd ffeb 	bl	800bc98 <_malloc_r>
 800dcc2:	4606      	mov	r6, r0
 800dcc4:	b928      	cbnz	r0, 800dcd2 <_calloc_r+0x1e>
 800dcc6:	2600      	movs	r6, #0
 800dcc8:	4630      	mov	r0, r6
 800dcca:	bd70      	pop	{r4, r5, r6, pc}
 800dccc:	220c      	movs	r2, #12
 800dcce:	6002      	str	r2, [r0, #0]
 800dcd0:	e7f9      	b.n	800dcc6 <_calloc_r+0x12>
 800dcd2:	462a      	mov	r2, r5
 800dcd4:	4621      	mov	r1, r4
 800dcd6:	f7fd f896 	bl	800ae06 <memset>
 800dcda:	e7f5      	b.n	800dcc8 <_calloc_r+0x14>

0800dcdc <rshift>:
 800dcdc:	6903      	ldr	r3, [r0, #16]
 800dcde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dce2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dce6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dcea:	f100 0414 	add.w	r4, r0, #20
 800dcee:	dd45      	ble.n	800dd7c <rshift+0xa0>
 800dcf0:	f011 011f 	ands.w	r1, r1, #31
 800dcf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dcf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dcfc:	d10c      	bne.n	800dd18 <rshift+0x3c>
 800dcfe:	f100 0710 	add.w	r7, r0, #16
 800dd02:	4629      	mov	r1, r5
 800dd04:	42b1      	cmp	r1, r6
 800dd06:	d334      	bcc.n	800dd72 <rshift+0x96>
 800dd08:	1a9b      	subs	r3, r3, r2
 800dd0a:	009b      	lsls	r3, r3, #2
 800dd0c:	1eea      	subs	r2, r5, #3
 800dd0e:	4296      	cmp	r6, r2
 800dd10:	bf38      	it	cc
 800dd12:	2300      	movcc	r3, #0
 800dd14:	4423      	add	r3, r4
 800dd16:	e015      	b.n	800dd44 <rshift+0x68>
 800dd18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd1c:	f1c1 0820 	rsb	r8, r1, #32
 800dd20:	40cf      	lsrs	r7, r1
 800dd22:	f105 0e04 	add.w	lr, r5, #4
 800dd26:	46a1      	mov	r9, r4
 800dd28:	4576      	cmp	r6, lr
 800dd2a:	46f4      	mov	ip, lr
 800dd2c:	d815      	bhi.n	800dd5a <rshift+0x7e>
 800dd2e:	1a9a      	subs	r2, r3, r2
 800dd30:	0092      	lsls	r2, r2, #2
 800dd32:	3a04      	subs	r2, #4
 800dd34:	3501      	adds	r5, #1
 800dd36:	42ae      	cmp	r6, r5
 800dd38:	bf38      	it	cc
 800dd3a:	2200      	movcc	r2, #0
 800dd3c:	18a3      	adds	r3, r4, r2
 800dd3e:	50a7      	str	r7, [r4, r2]
 800dd40:	b107      	cbz	r7, 800dd44 <rshift+0x68>
 800dd42:	3304      	adds	r3, #4
 800dd44:	1b1a      	subs	r2, r3, r4
 800dd46:	42a3      	cmp	r3, r4
 800dd48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd4c:	bf08      	it	eq
 800dd4e:	2300      	moveq	r3, #0
 800dd50:	6102      	str	r2, [r0, #16]
 800dd52:	bf08      	it	eq
 800dd54:	6143      	streq	r3, [r0, #20]
 800dd56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd5a:	f8dc c000 	ldr.w	ip, [ip]
 800dd5e:	fa0c fc08 	lsl.w	ip, ip, r8
 800dd62:	ea4c 0707 	orr.w	r7, ip, r7
 800dd66:	f849 7b04 	str.w	r7, [r9], #4
 800dd6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd6e:	40cf      	lsrs	r7, r1
 800dd70:	e7da      	b.n	800dd28 <rshift+0x4c>
 800dd72:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd76:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd7a:	e7c3      	b.n	800dd04 <rshift+0x28>
 800dd7c:	4623      	mov	r3, r4
 800dd7e:	e7e1      	b.n	800dd44 <rshift+0x68>

0800dd80 <__hexdig_fun>:
 800dd80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dd84:	2b09      	cmp	r3, #9
 800dd86:	d802      	bhi.n	800dd8e <__hexdig_fun+0xe>
 800dd88:	3820      	subs	r0, #32
 800dd8a:	b2c0      	uxtb	r0, r0
 800dd8c:	4770      	bx	lr
 800dd8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd92:	2b05      	cmp	r3, #5
 800dd94:	d801      	bhi.n	800dd9a <__hexdig_fun+0x1a>
 800dd96:	3847      	subs	r0, #71	@ 0x47
 800dd98:	e7f7      	b.n	800dd8a <__hexdig_fun+0xa>
 800dd9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd9e:	2b05      	cmp	r3, #5
 800dda0:	d801      	bhi.n	800dda6 <__hexdig_fun+0x26>
 800dda2:	3827      	subs	r0, #39	@ 0x27
 800dda4:	e7f1      	b.n	800dd8a <__hexdig_fun+0xa>
 800dda6:	2000      	movs	r0, #0
 800dda8:	4770      	bx	lr
	...

0800ddac <__gethex>:
 800ddac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb0:	b085      	sub	sp, #20
 800ddb2:	468a      	mov	sl, r1
 800ddb4:	9302      	str	r3, [sp, #8]
 800ddb6:	680b      	ldr	r3, [r1, #0]
 800ddb8:	9001      	str	r0, [sp, #4]
 800ddba:	4690      	mov	r8, r2
 800ddbc:	1c9c      	adds	r4, r3, #2
 800ddbe:	46a1      	mov	r9, r4
 800ddc0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ddc4:	2830      	cmp	r0, #48	@ 0x30
 800ddc6:	d0fa      	beq.n	800ddbe <__gethex+0x12>
 800ddc8:	eba9 0303 	sub.w	r3, r9, r3
 800ddcc:	f1a3 0b02 	sub.w	fp, r3, #2
 800ddd0:	f7ff ffd6 	bl	800dd80 <__hexdig_fun>
 800ddd4:	4605      	mov	r5, r0
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d168      	bne.n	800deac <__gethex+0x100>
 800ddda:	49a0      	ldr	r1, [pc, #640]	@ (800e05c <__gethex+0x2b0>)
 800dddc:	2201      	movs	r2, #1
 800ddde:	4648      	mov	r0, r9
 800dde0:	f7ff ff10 	bl	800dc04 <strncmp>
 800dde4:	4607      	mov	r7, r0
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d167      	bne.n	800deba <__gethex+0x10e>
 800ddea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ddee:	4626      	mov	r6, r4
 800ddf0:	f7ff ffc6 	bl	800dd80 <__hexdig_fun>
 800ddf4:	2800      	cmp	r0, #0
 800ddf6:	d062      	beq.n	800debe <__gethex+0x112>
 800ddf8:	4623      	mov	r3, r4
 800ddfa:	7818      	ldrb	r0, [r3, #0]
 800ddfc:	2830      	cmp	r0, #48	@ 0x30
 800ddfe:	4699      	mov	r9, r3
 800de00:	f103 0301 	add.w	r3, r3, #1
 800de04:	d0f9      	beq.n	800ddfa <__gethex+0x4e>
 800de06:	f7ff ffbb 	bl	800dd80 <__hexdig_fun>
 800de0a:	fab0 f580 	clz	r5, r0
 800de0e:	096d      	lsrs	r5, r5, #5
 800de10:	f04f 0b01 	mov.w	fp, #1
 800de14:	464a      	mov	r2, r9
 800de16:	4616      	mov	r6, r2
 800de18:	3201      	adds	r2, #1
 800de1a:	7830      	ldrb	r0, [r6, #0]
 800de1c:	f7ff ffb0 	bl	800dd80 <__hexdig_fun>
 800de20:	2800      	cmp	r0, #0
 800de22:	d1f8      	bne.n	800de16 <__gethex+0x6a>
 800de24:	498d      	ldr	r1, [pc, #564]	@ (800e05c <__gethex+0x2b0>)
 800de26:	2201      	movs	r2, #1
 800de28:	4630      	mov	r0, r6
 800de2a:	f7ff feeb 	bl	800dc04 <strncmp>
 800de2e:	2800      	cmp	r0, #0
 800de30:	d13f      	bne.n	800deb2 <__gethex+0x106>
 800de32:	b944      	cbnz	r4, 800de46 <__gethex+0x9a>
 800de34:	1c74      	adds	r4, r6, #1
 800de36:	4622      	mov	r2, r4
 800de38:	4616      	mov	r6, r2
 800de3a:	3201      	adds	r2, #1
 800de3c:	7830      	ldrb	r0, [r6, #0]
 800de3e:	f7ff ff9f 	bl	800dd80 <__hexdig_fun>
 800de42:	2800      	cmp	r0, #0
 800de44:	d1f8      	bne.n	800de38 <__gethex+0x8c>
 800de46:	1ba4      	subs	r4, r4, r6
 800de48:	00a7      	lsls	r7, r4, #2
 800de4a:	7833      	ldrb	r3, [r6, #0]
 800de4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800de50:	2b50      	cmp	r3, #80	@ 0x50
 800de52:	d13e      	bne.n	800ded2 <__gethex+0x126>
 800de54:	7873      	ldrb	r3, [r6, #1]
 800de56:	2b2b      	cmp	r3, #43	@ 0x2b
 800de58:	d033      	beq.n	800dec2 <__gethex+0x116>
 800de5a:	2b2d      	cmp	r3, #45	@ 0x2d
 800de5c:	d034      	beq.n	800dec8 <__gethex+0x11c>
 800de5e:	1c71      	adds	r1, r6, #1
 800de60:	2400      	movs	r4, #0
 800de62:	7808      	ldrb	r0, [r1, #0]
 800de64:	f7ff ff8c 	bl	800dd80 <__hexdig_fun>
 800de68:	1e43      	subs	r3, r0, #1
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	2b18      	cmp	r3, #24
 800de6e:	d830      	bhi.n	800ded2 <__gethex+0x126>
 800de70:	f1a0 0210 	sub.w	r2, r0, #16
 800de74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de78:	f7ff ff82 	bl	800dd80 <__hexdig_fun>
 800de7c:	f100 3cff 	add.w	ip, r0, #4294967295
 800de80:	fa5f fc8c 	uxtb.w	ip, ip
 800de84:	f1bc 0f18 	cmp.w	ip, #24
 800de88:	f04f 030a 	mov.w	r3, #10
 800de8c:	d91e      	bls.n	800decc <__gethex+0x120>
 800de8e:	b104      	cbz	r4, 800de92 <__gethex+0xe6>
 800de90:	4252      	negs	r2, r2
 800de92:	4417      	add	r7, r2
 800de94:	f8ca 1000 	str.w	r1, [sl]
 800de98:	b1ed      	cbz	r5, 800ded6 <__gethex+0x12a>
 800de9a:	f1bb 0f00 	cmp.w	fp, #0
 800de9e:	bf0c      	ite	eq
 800dea0:	2506      	moveq	r5, #6
 800dea2:	2500      	movne	r5, #0
 800dea4:	4628      	mov	r0, r5
 800dea6:	b005      	add	sp, #20
 800dea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deac:	2500      	movs	r5, #0
 800deae:	462c      	mov	r4, r5
 800deb0:	e7b0      	b.n	800de14 <__gethex+0x68>
 800deb2:	2c00      	cmp	r4, #0
 800deb4:	d1c7      	bne.n	800de46 <__gethex+0x9a>
 800deb6:	4627      	mov	r7, r4
 800deb8:	e7c7      	b.n	800de4a <__gethex+0x9e>
 800deba:	464e      	mov	r6, r9
 800debc:	462f      	mov	r7, r5
 800debe:	2501      	movs	r5, #1
 800dec0:	e7c3      	b.n	800de4a <__gethex+0x9e>
 800dec2:	2400      	movs	r4, #0
 800dec4:	1cb1      	adds	r1, r6, #2
 800dec6:	e7cc      	b.n	800de62 <__gethex+0xb6>
 800dec8:	2401      	movs	r4, #1
 800deca:	e7fb      	b.n	800dec4 <__gethex+0x118>
 800decc:	fb03 0002 	mla	r0, r3, r2, r0
 800ded0:	e7ce      	b.n	800de70 <__gethex+0xc4>
 800ded2:	4631      	mov	r1, r6
 800ded4:	e7de      	b.n	800de94 <__gethex+0xe8>
 800ded6:	eba6 0309 	sub.w	r3, r6, r9
 800deda:	3b01      	subs	r3, #1
 800dedc:	4629      	mov	r1, r5
 800dede:	2b07      	cmp	r3, #7
 800dee0:	dc0a      	bgt.n	800def8 <__gethex+0x14c>
 800dee2:	9801      	ldr	r0, [sp, #4]
 800dee4:	f7fd ff64 	bl	800bdb0 <_Balloc>
 800dee8:	4604      	mov	r4, r0
 800deea:	b940      	cbnz	r0, 800defe <__gethex+0x152>
 800deec:	4b5c      	ldr	r3, [pc, #368]	@ (800e060 <__gethex+0x2b4>)
 800deee:	4602      	mov	r2, r0
 800def0:	21e4      	movs	r1, #228	@ 0xe4
 800def2:	485c      	ldr	r0, [pc, #368]	@ (800e064 <__gethex+0x2b8>)
 800def4:	f7ff fec0 	bl	800dc78 <__assert_func>
 800def8:	3101      	adds	r1, #1
 800defa:	105b      	asrs	r3, r3, #1
 800defc:	e7ef      	b.n	800dede <__gethex+0x132>
 800defe:	f100 0a14 	add.w	sl, r0, #20
 800df02:	2300      	movs	r3, #0
 800df04:	4655      	mov	r5, sl
 800df06:	469b      	mov	fp, r3
 800df08:	45b1      	cmp	r9, r6
 800df0a:	d337      	bcc.n	800df7c <__gethex+0x1d0>
 800df0c:	f845 bb04 	str.w	fp, [r5], #4
 800df10:	eba5 050a 	sub.w	r5, r5, sl
 800df14:	10ad      	asrs	r5, r5, #2
 800df16:	6125      	str	r5, [r4, #16]
 800df18:	4658      	mov	r0, fp
 800df1a:	f7fe f83b 	bl	800bf94 <__hi0bits>
 800df1e:	016d      	lsls	r5, r5, #5
 800df20:	f8d8 6000 	ldr.w	r6, [r8]
 800df24:	1a2d      	subs	r5, r5, r0
 800df26:	42b5      	cmp	r5, r6
 800df28:	dd54      	ble.n	800dfd4 <__gethex+0x228>
 800df2a:	1bad      	subs	r5, r5, r6
 800df2c:	4629      	mov	r1, r5
 800df2e:	4620      	mov	r0, r4
 800df30:	f7fe fbcf 	bl	800c6d2 <__any_on>
 800df34:	4681      	mov	r9, r0
 800df36:	b178      	cbz	r0, 800df58 <__gethex+0x1ac>
 800df38:	1e6b      	subs	r3, r5, #1
 800df3a:	1159      	asrs	r1, r3, #5
 800df3c:	f003 021f 	and.w	r2, r3, #31
 800df40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800df44:	f04f 0901 	mov.w	r9, #1
 800df48:	fa09 f202 	lsl.w	r2, r9, r2
 800df4c:	420a      	tst	r2, r1
 800df4e:	d003      	beq.n	800df58 <__gethex+0x1ac>
 800df50:	454b      	cmp	r3, r9
 800df52:	dc36      	bgt.n	800dfc2 <__gethex+0x216>
 800df54:	f04f 0902 	mov.w	r9, #2
 800df58:	4629      	mov	r1, r5
 800df5a:	4620      	mov	r0, r4
 800df5c:	f7ff febe 	bl	800dcdc <rshift>
 800df60:	442f      	add	r7, r5
 800df62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df66:	42bb      	cmp	r3, r7
 800df68:	da42      	bge.n	800dff0 <__gethex+0x244>
 800df6a:	9801      	ldr	r0, [sp, #4]
 800df6c:	4621      	mov	r1, r4
 800df6e:	f7fd ff5f 	bl	800be30 <_Bfree>
 800df72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df74:	2300      	movs	r3, #0
 800df76:	6013      	str	r3, [r2, #0]
 800df78:	25a3      	movs	r5, #163	@ 0xa3
 800df7a:	e793      	b.n	800dea4 <__gethex+0xf8>
 800df7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800df80:	2a2e      	cmp	r2, #46	@ 0x2e
 800df82:	d012      	beq.n	800dfaa <__gethex+0x1fe>
 800df84:	2b20      	cmp	r3, #32
 800df86:	d104      	bne.n	800df92 <__gethex+0x1e6>
 800df88:	f845 bb04 	str.w	fp, [r5], #4
 800df8c:	f04f 0b00 	mov.w	fp, #0
 800df90:	465b      	mov	r3, fp
 800df92:	7830      	ldrb	r0, [r6, #0]
 800df94:	9303      	str	r3, [sp, #12]
 800df96:	f7ff fef3 	bl	800dd80 <__hexdig_fun>
 800df9a:	9b03      	ldr	r3, [sp, #12]
 800df9c:	f000 000f 	and.w	r0, r0, #15
 800dfa0:	4098      	lsls	r0, r3
 800dfa2:	ea4b 0b00 	orr.w	fp, fp, r0
 800dfa6:	3304      	adds	r3, #4
 800dfa8:	e7ae      	b.n	800df08 <__gethex+0x15c>
 800dfaa:	45b1      	cmp	r9, r6
 800dfac:	d8ea      	bhi.n	800df84 <__gethex+0x1d8>
 800dfae:	492b      	ldr	r1, [pc, #172]	@ (800e05c <__gethex+0x2b0>)
 800dfb0:	9303      	str	r3, [sp, #12]
 800dfb2:	2201      	movs	r2, #1
 800dfb4:	4630      	mov	r0, r6
 800dfb6:	f7ff fe25 	bl	800dc04 <strncmp>
 800dfba:	9b03      	ldr	r3, [sp, #12]
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	d1e1      	bne.n	800df84 <__gethex+0x1d8>
 800dfc0:	e7a2      	b.n	800df08 <__gethex+0x15c>
 800dfc2:	1ea9      	subs	r1, r5, #2
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	f7fe fb84 	bl	800c6d2 <__any_on>
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	d0c2      	beq.n	800df54 <__gethex+0x1a8>
 800dfce:	f04f 0903 	mov.w	r9, #3
 800dfd2:	e7c1      	b.n	800df58 <__gethex+0x1ac>
 800dfd4:	da09      	bge.n	800dfea <__gethex+0x23e>
 800dfd6:	1b75      	subs	r5, r6, r5
 800dfd8:	4621      	mov	r1, r4
 800dfda:	9801      	ldr	r0, [sp, #4]
 800dfdc:	462a      	mov	r2, r5
 800dfde:	f7fe f93f 	bl	800c260 <__lshift>
 800dfe2:	1b7f      	subs	r7, r7, r5
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	f100 0a14 	add.w	sl, r0, #20
 800dfea:	f04f 0900 	mov.w	r9, #0
 800dfee:	e7b8      	b.n	800df62 <__gethex+0x1b6>
 800dff0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dff4:	42bd      	cmp	r5, r7
 800dff6:	dd6f      	ble.n	800e0d8 <__gethex+0x32c>
 800dff8:	1bed      	subs	r5, r5, r7
 800dffa:	42ae      	cmp	r6, r5
 800dffc:	dc34      	bgt.n	800e068 <__gethex+0x2bc>
 800dffe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e002:	2b02      	cmp	r3, #2
 800e004:	d022      	beq.n	800e04c <__gethex+0x2a0>
 800e006:	2b03      	cmp	r3, #3
 800e008:	d024      	beq.n	800e054 <__gethex+0x2a8>
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d115      	bne.n	800e03a <__gethex+0x28e>
 800e00e:	42ae      	cmp	r6, r5
 800e010:	d113      	bne.n	800e03a <__gethex+0x28e>
 800e012:	2e01      	cmp	r6, #1
 800e014:	d10b      	bne.n	800e02e <__gethex+0x282>
 800e016:	9a02      	ldr	r2, [sp, #8]
 800e018:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e01c:	6013      	str	r3, [r2, #0]
 800e01e:	2301      	movs	r3, #1
 800e020:	6123      	str	r3, [r4, #16]
 800e022:	f8ca 3000 	str.w	r3, [sl]
 800e026:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e028:	2562      	movs	r5, #98	@ 0x62
 800e02a:	601c      	str	r4, [r3, #0]
 800e02c:	e73a      	b.n	800dea4 <__gethex+0xf8>
 800e02e:	1e71      	subs	r1, r6, #1
 800e030:	4620      	mov	r0, r4
 800e032:	f7fe fb4e 	bl	800c6d2 <__any_on>
 800e036:	2800      	cmp	r0, #0
 800e038:	d1ed      	bne.n	800e016 <__gethex+0x26a>
 800e03a:	9801      	ldr	r0, [sp, #4]
 800e03c:	4621      	mov	r1, r4
 800e03e:	f7fd fef7 	bl	800be30 <_Bfree>
 800e042:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e044:	2300      	movs	r3, #0
 800e046:	6013      	str	r3, [r2, #0]
 800e048:	2550      	movs	r5, #80	@ 0x50
 800e04a:	e72b      	b.n	800dea4 <__gethex+0xf8>
 800e04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d1f3      	bne.n	800e03a <__gethex+0x28e>
 800e052:	e7e0      	b.n	800e016 <__gethex+0x26a>
 800e054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e056:	2b00      	cmp	r3, #0
 800e058:	d1dd      	bne.n	800e016 <__gethex+0x26a>
 800e05a:	e7ee      	b.n	800e03a <__gethex+0x28e>
 800e05c:	0800e9d0 	.word	0x0800e9d0
 800e060:	0800e865 	.word	0x0800e865
 800e064:	0800eb7e 	.word	0x0800eb7e
 800e068:	1e6f      	subs	r7, r5, #1
 800e06a:	f1b9 0f00 	cmp.w	r9, #0
 800e06e:	d130      	bne.n	800e0d2 <__gethex+0x326>
 800e070:	b127      	cbz	r7, 800e07c <__gethex+0x2d0>
 800e072:	4639      	mov	r1, r7
 800e074:	4620      	mov	r0, r4
 800e076:	f7fe fb2c 	bl	800c6d2 <__any_on>
 800e07a:	4681      	mov	r9, r0
 800e07c:	117a      	asrs	r2, r7, #5
 800e07e:	2301      	movs	r3, #1
 800e080:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e084:	f007 071f 	and.w	r7, r7, #31
 800e088:	40bb      	lsls	r3, r7
 800e08a:	4213      	tst	r3, r2
 800e08c:	4629      	mov	r1, r5
 800e08e:	4620      	mov	r0, r4
 800e090:	bf18      	it	ne
 800e092:	f049 0902 	orrne.w	r9, r9, #2
 800e096:	f7ff fe21 	bl	800dcdc <rshift>
 800e09a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e09e:	1b76      	subs	r6, r6, r5
 800e0a0:	2502      	movs	r5, #2
 800e0a2:	f1b9 0f00 	cmp.w	r9, #0
 800e0a6:	d047      	beq.n	800e138 <__gethex+0x38c>
 800e0a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0ac:	2b02      	cmp	r3, #2
 800e0ae:	d015      	beq.n	800e0dc <__gethex+0x330>
 800e0b0:	2b03      	cmp	r3, #3
 800e0b2:	d017      	beq.n	800e0e4 <__gethex+0x338>
 800e0b4:	2b01      	cmp	r3, #1
 800e0b6:	d109      	bne.n	800e0cc <__gethex+0x320>
 800e0b8:	f019 0f02 	tst.w	r9, #2
 800e0bc:	d006      	beq.n	800e0cc <__gethex+0x320>
 800e0be:	f8da 3000 	ldr.w	r3, [sl]
 800e0c2:	ea49 0903 	orr.w	r9, r9, r3
 800e0c6:	f019 0f01 	tst.w	r9, #1
 800e0ca:	d10e      	bne.n	800e0ea <__gethex+0x33e>
 800e0cc:	f045 0510 	orr.w	r5, r5, #16
 800e0d0:	e032      	b.n	800e138 <__gethex+0x38c>
 800e0d2:	f04f 0901 	mov.w	r9, #1
 800e0d6:	e7d1      	b.n	800e07c <__gethex+0x2d0>
 800e0d8:	2501      	movs	r5, #1
 800e0da:	e7e2      	b.n	800e0a2 <__gethex+0x2f6>
 800e0dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0de:	f1c3 0301 	rsb	r3, r3, #1
 800e0e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e0e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d0f0      	beq.n	800e0cc <__gethex+0x320>
 800e0ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e0ee:	f104 0314 	add.w	r3, r4, #20
 800e0f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e0f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e0fa:	f04f 0c00 	mov.w	ip, #0
 800e0fe:	4618      	mov	r0, r3
 800e100:	f853 2b04 	ldr.w	r2, [r3], #4
 800e104:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e108:	d01b      	beq.n	800e142 <__gethex+0x396>
 800e10a:	3201      	adds	r2, #1
 800e10c:	6002      	str	r2, [r0, #0]
 800e10e:	2d02      	cmp	r5, #2
 800e110:	f104 0314 	add.w	r3, r4, #20
 800e114:	d13c      	bne.n	800e190 <__gethex+0x3e4>
 800e116:	f8d8 2000 	ldr.w	r2, [r8]
 800e11a:	3a01      	subs	r2, #1
 800e11c:	42b2      	cmp	r2, r6
 800e11e:	d109      	bne.n	800e134 <__gethex+0x388>
 800e120:	1171      	asrs	r1, r6, #5
 800e122:	2201      	movs	r2, #1
 800e124:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e128:	f006 061f 	and.w	r6, r6, #31
 800e12c:	fa02 f606 	lsl.w	r6, r2, r6
 800e130:	421e      	tst	r6, r3
 800e132:	d13a      	bne.n	800e1aa <__gethex+0x3fe>
 800e134:	f045 0520 	orr.w	r5, r5, #32
 800e138:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e13a:	601c      	str	r4, [r3, #0]
 800e13c:	9b02      	ldr	r3, [sp, #8]
 800e13e:	601f      	str	r7, [r3, #0]
 800e140:	e6b0      	b.n	800dea4 <__gethex+0xf8>
 800e142:	4299      	cmp	r1, r3
 800e144:	f843 cc04 	str.w	ip, [r3, #-4]
 800e148:	d8d9      	bhi.n	800e0fe <__gethex+0x352>
 800e14a:	68a3      	ldr	r3, [r4, #8]
 800e14c:	459b      	cmp	fp, r3
 800e14e:	db17      	blt.n	800e180 <__gethex+0x3d4>
 800e150:	6861      	ldr	r1, [r4, #4]
 800e152:	9801      	ldr	r0, [sp, #4]
 800e154:	3101      	adds	r1, #1
 800e156:	f7fd fe2b 	bl	800bdb0 <_Balloc>
 800e15a:	4681      	mov	r9, r0
 800e15c:	b918      	cbnz	r0, 800e166 <__gethex+0x3ba>
 800e15e:	4b1a      	ldr	r3, [pc, #104]	@ (800e1c8 <__gethex+0x41c>)
 800e160:	4602      	mov	r2, r0
 800e162:	2184      	movs	r1, #132	@ 0x84
 800e164:	e6c5      	b.n	800def2 <__gethex+0x146>
 800e166:	6922      	ldr	r2, [r4, #16]
 800e168:	3202      	adds	r2, #2
 800e16a:	f104 010c 	add.w	r1, r4, #12
 800e16e:	0092      	lsls	r2, r2, #2
 800e170:	300c      	adds	r0, #12
 800e172:	f7ff fd69 	bl	800dc48 <memcpy>
 800e176:	4621      	mov	r1, r4
 800e178:	9801      	ldr	r0, [sp, #4]
 800e17a:	f7fd fe59 	bl	800be30 <_Bfree>
 800e17e:	464c      	mov	r4, r9
 800e180:	6923      	ldr	r3, [r4, #16]
 800e182:	1c5a      	adds	r2, r3, #1
 800e184:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e188:	6122      	str	r2, [r4, #16]
 800e18a:	2201      	movs	r2, #1
 800e18c:	615a      	str	r2, [r3, #20]
 800e18e:	e7be      	b.n	800e10e <__gethex+0x362>
 800e190:	6922      	ldr	r2, [r4, #16]
 800e192:	455a      	cmp	r2, fp
 800e194:	dd0b      	ble.n	800e1ae <__gethex+0x402>
 800e196:	2101      	movs	r1, #1
 800e198:	4620      	mov	r0, r4
 800e19a:	f7ff fd9f 	bl	800dcdc <rshift>
 800e19e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e1a2:	3701      	adds	r7, #1
 800e1a4:	42bb      	cmp	r3, r7
 800e1a6:	f6ff aee0 	blt.w	800df6a <__gethex+0x1be>
 800e1aa:	2501      	movs	r5, #1
 800e1ac:	e7c2      	b.n	800e134 <__gethex+0x388>
 800e1ae:	f016 061f 	ands.w	r6, r6, #31
 800e1b2:	d0fa      	beq.n	800e1aa <__gethex+0x3fe>
 800e1b4:	4453      	add	r3, sl
 800e1b6:	f1c6 0620 	rsb	r6, r6, #32
 800e1ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e1be:	f7fd fee9 	bl	800bf94 <__hi0bits>
 800e1c2:	42b0      	cmp	r0, r6
 800e1c4:	dbe7      	blt.n	800e196 <__gethex+0x3ea>
 800e1c6:	e7f0      	b.n	800e1aa <__gethex+0x3fe>
 800e1c8:	0800e865 	.word	0x0800e865

0800e1cc <L_shift>:
 800e1cc:	f1c2 0208 	rsb	r2, r2, #8
 800e1d0:	0092      	lsls	r2, r2, #2
 800e1d2:	b570      	push	{r4, r5, r6, lr}
 800e1d4:	f1c2 0620 	rsb	r6, r2, #32
 800e1d8:	6843      	ldr	r3, [r0, #4]
 800e1da:	6804      	ldr	r4, [r0, #0]
 800e1dc:	fa03 f506 	lsl.w	r5, r3, r6
 800e1e0:	432c      	orrs	r4, r5
 800e1e2:	40d3      	lsrs	r3, r2
 800e1e4:	6004      	str	r4, [r0, #0]
 800e1e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e1ea:	4288      	cmp	r0, r1
 800e1ec:	d3f4      	bcc.n	800e1d8 <L_shift+0xc>
 800e1ee:	bd70      	pop	{r4, r5, r6, pc}

0800e1f0 <__match>:
 800e1f0:	b530      	push	{r4, r5, lr}
 800e1f2:	6803      	ldr	r3, [r0, #0]
 800e1f4:	3301      	adds	r3, #1
 800e1f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1fa:	b914      	cbnz	r4, 800e202 <__match+0x12>
 800e1fc:	6003      	str	r3, [r0, #0]
 800e1fe:	2001      	movs	r0, #1
 800e200:	bd30      	pop	{r4, r5, pc}
 800e202:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e206:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e20a:	2d19      	cmp	r5, #25
 800e20c:	bf98      	it	ls
 800e20e:	3220      	addls	r2, #32
 800e210:	42a2      	cmp	r2, r4
 800e212:	d0f0      	beq.n	800e1f6 <__match+0x6>
 800e214:	2000      	movs	r0, #0
 800e216:	e7f3      	b.n	800e200 <__match+0x10>

0800e218 <__hexnan>:
 800e218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e21c:	680b      	ldr	r3, [r1, #0]
 800e21e:	6801      	ldr	r1, [r0, #0]
 800e220:	115e      	asrs	r6, r3, #5
 800e222:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e226:	f013 031f 	ands.w	r3, r3, #31
 800e22a:	b087      	sub	sp, #28
 800e22c:	bf18      	it	ne
 800e22e:	3604      	addne	r6, #4
 800e230:	2500      	movs	r5, #0
 800e232:	1f37      	subs	r7, r6, #4
 800e234:	4682      	mov	sl, r0
 800e236:	4690      	mov	r8, r2
 800e238:	9301      	str	r3, [sp, #4]
 800e23a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e23e:	46b9      	mov	r9, r7
 800e240:	463c      	mov	r4, r7
 800e242:	9502      	str	r5, [sp, #8]
 800e244:	46ab      	mov	fp, r5
 800e246:	784a      	ldrb	r2, [r1, #1]
 800e248:	1c4b      	adds	r3, r1, #1
 800e24a:	9303      	str	r3, [sp, #12]
 800e24c:	b342      	cbz	r2, 800e2a0 <__hexnan+0x88>
 800e24e:	4610      	mov	r0, r2
 800e250:	9105      	str	r1, [sp, #20]
 800e252:	9204      	str	r2, [sp, #16]
 800e254:	f7ff fd94 	bl	800dd80 <__hexdig_fun>
 800e258:	2800      	cmp	r0, #0
 800e25a:	d151      	bne.n	800e300 <__hexnan+0xe8>
 800e25c:	9a04      	ldr	r2, [sp, #16]
 800e25e:	9905      	ldr	r1, [sp, #20]
 800e260:	2a20      	cmp	r2, #32
 800e262:	d818      	bhi.n	800e296 <__hexnan+0x7e>
 800e264:	9b02      	ldr	r3, [sp, #8]
 800e266:	459b      	cmp	fp, r3
 800e268:	dd13      	ble.n	800e292 <__hexnan+0x7a>
 800e26a:	454c      	cmp	r4, r9
 800e26c:	d206      	bcs.n	800e27c <__hexnan+0x64>
 800e26e:	2d07      	cmp	r5, #7
 800e270:	dc04      	bgt.n	800e27c <__hexnan+0x64>
 800e272:	462a      	mov	r2, r5
 800e274:	4649      	mov	r1, r9
 800e276:	4620      	mov	r0, r4
 800e278:	f7ff ffa8 	bl	800e1cc <L_shift>
 800e27c:	4544      	cmp	r4, r8
 800e27e:	d952      	bls.n	800e326 <__hexnan+0x10e>
 800e280:	2300      	movs	r3, #0
 800e282:	f1a4 0904 	sub.w	r9, r4, #4
 800e286:	f844 3c04 	str.w	r3, [r4, #-4]
 800e28a:	f8cd b008 	str.w	fp, [sp, #8]
 800e28e:	464c      	mov	r4, r9
 800e290:	461d      	mov	r5, r3
 800e292:	9903      	ldr	r1, [sp, #12]
 800e294:	e7d7      	b.n	800e246 <__hexnan+0x2e>
 800e296:	2a29      	cmp	r2, #41	@ 0x29
 800e298:	d157      	bne.n	800e34a <__hexnan+0x132>
 800e29a:	3102      	adds	r1, #2
 800e29c:	f8ca 1000 	str.w	r1, [sl]
 800e2a0:	f1bb 0f00 	cmp.w	fp, #0
 800e2a4:	d051      	beq.n	800e34a <__hexnan+0x132>
 800e2a6:	454c      	cmp	r4, r9
 800e2a8:	d206      	bcs.n	800e2b8 <__hexnan+0xa0>
 800e2aa:	2d07      	cmp	r5, #7
 800e2ac:	dc04      	bgt.n	800e2b8 <__hexnan+0xa0>
 800e2ae:	462a      	mov	r2, r5
 800e2b0:	4649      	mov	r1, r9
 800e2b2:	4620      	mov	r0, r4
 800e2b4:	f7ff ff8a 	bl	800e1cc <L_shift>
 800e2b8:	4544      	cmp	r4, r8
 800e2ba:	d936      	bls.n	800e32a <__hexnan+0x112>
 800e2bc:	f1a8 0204 	sub.w	r2, r8, #4
 800e2c0:	4623      	mov	r3, r4
 800e2c2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e2c6:	f842 1f04 	str.w	r1, [r2, #4]!
 800e2ca:	429f      	cmp	r7, r3
 800e2cc:	d2f9      	bcs.n	800e2c2 <__hexnan+0xaa>
 800e2ce:	1b3b      	subs	r3, r7, r4
 800e2d0:	f023 0303 	bic.w	r3, r3, #3
 800e2d4:	3304      	adds	r3, #4
 800e2d6:	3401      	adds	r4, #1
 800e2d8:	3e03      	subs	r6, #3
 800e2da:	42b4      	cmp	r4, r6
 800e2dc:	bf88      	it	hi
 800e2de:	2304      	movhi	r3, #4
 800e2e0:	4443      	add	r3, r8
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	f843 2b04 	str.w	r2, [r3], #4
 800e2e8:	429f      	cmp	r7, r3
 800e2ea:	d2fb      	bcs.n	800e2e4 <__hexnan+0xcc>
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	b91b      	cbnz	r3, 800e2f8 <__hexnan+0xe0>
 800e2f0:	4547      	cmp	r7, r8
 800e2f2:	d128      	bne.n	800e346 <__hexnan+0x12e>
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	603b      	str	r3, [r7, #0]
 800e2f8:	2005      	movs	r0, #5
 800e2fa:	b007      	add	sp, #28
 800e2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e300:	3501      	adds	r5, #1
 800e302:	2d08      	cmp	r5, #8
 800e304:	f10b 0b01 	add.w	fp, fp, #1
 800e308:	dd06      	ble.n	800e318 <__hexnan+0x100>
 800e30a:	4544      	cmp	r4, r8
 800e30c:	d9c1      	bls.n	800e292 <__hexnan+0x7a>
 800e30e:	2300      	movs	r3, #0
 800e310:	f844 3c04 	str.w	r3, [r4, #-4]
 800e314:	2501      	movs	r5, #1
 800e316:	3c04      	subs	r4, #4
 800e318:	6822      	ldr	r2, [r4, #0]
 800e31a:	f000 000f 	and.w	r0, r0, #15
 800e31e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e322:	6020      	str	r0, [r4, #0]
 800e324:	e7b5      	b.n	800e292 <__hexnan+0x7a>
 800e326:	2508      	movs	r5, #8
 800e328:	e7b3      	b.n	800e292 <__hexnan+0x7a>
 800e32a:	9b01      	ldr	r3, [sp, #4]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d0dd      	beq.n	800e2ec <__hexnan+0xd4>
 800e330:	f1c3 0320 	rsb	r3, r3, #32
 800e334:	f04f 32ff 	mov.w	r2, #4294967295
 800e338:	40da      	lsrs	r2, r3
 800e33a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e33e:	4013      	ands	r3, r2
 800e340:	f846 3c04 	str.w	r3, [r6, #-4]
 800e344:	e7d2      	b.n	800e2ec <__hexnan+0xd4>
 800e346:	3f04      	subs	r7, #4
 800e348:	e7d0      	b.n	800e2ec <__hexnan+0xd4>
 800e34a:	2004      	movs	r0, #4
 800e34c:	e7d5      	b.n	800e2fa <__hexnan+0xe2>

0800e34e <__ascii_mbtowc>:
 800e34e:	b082      	sub	sp, #8
 800e350:	b901      	cbnz	r1, 800e354 <__ascii_mbtowc+0x6>
 800e352:	a901      	add	r1, sp, #4
 800e354:	b142      	cbz	r2, 800e368 <__ascii_mbtowc+0x1a>
 800e356:	b14b      	cbz	r3, 800e36c <__ascii_mbtowc+0x1e>
 800e358:	7813      	ldrb	r3, [r2, #0]
 800e35a:	600b      	str	r3, [r1, #0]
 800e35c:	7812      	ldrb	r2, [r2, #0]
 800e35e:	1e10      	subs	r0, r2, #0
 800e360:	bf18      	it	ne
 800e362:	2001      	movne	r0, #1
 800e364:	b002      	add	sp, #8
 800e366:	4770      	bx	lr
 800e368:	4610      	mov	r0, r2
 800e36a:	e7fb      	b.n	800e364 <__ascii_mbtowc+0x16>
 800e36c:	f06f 0001 	mvn.w	r0, #1
 800e370:	e7f8      	b.n	800e364 <__ascii_mbtowc+0x16>

0800e372 <_realloc_r>:
 800e372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e376:	4680      	mov	r8, r0
 800e378:	4615      	mov	r5, r2
 800e37a:	460c      	mov	r4, r1
 800e37c:	b921      	cbnz	r1, 800e388 <_realloc_r+0x16>
 800e37e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e382:	4611      	mov	r1, r2
 800e384:	f7fd bc88 	b.w	800bc98 <_malloc_r>
 800e388:	b92a      	cbnz	r2, 800e396 <_realloc_r+0x24>
 800e38a:	f7fd fc11 	bl	800bbb0 <_free_r>
 800e38e:	2400      	movs	r4, #0
 800e390:	4620      	mov	r0, r4
 800e392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e396:	f000 f8c4 	bl	800e522 <_malloc_usable_size_r>
 800e39a:	4285      	cmp	r5, r0
 800e39c:	4606      	mov	r6, r0
 800e39e:	d802      	bhi.n	800e3a6 <_realloc_r+0x34>
 800e3a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e3a4:	d8f4      	bhi.n	800e390 <_realloc_r+0x1e>
 800e3a6:	4629      	mov	r1, r5
 800e3a8:	4640      	mov	r0, r8
 800e3aa:	f7fd fc75 	bl	800bc98 <_malloc_r>
 800e3ae:	4607      	mov	r7, r0
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	d0ec      	beq.n	800e38e <_realloc_r+0x1c>
 800e3b4:	42b5      	cmp	r5, r6
 800e3b6:	462a      	mov	r2, r5
 800e3b8:	4621      	mov	r1, r4
 800e3ba:	bf28      	it	cs
 800e3bc:	4632      	movcs	r2, r6
 800e3be:	f7ff fc43 	bl	800dc48 <memcpy>
 800e3c2:	4621      	mov	r1, r4
 800e3c4:	4640      	mov	r0, r8
 800e3c6:	f7fd fbf3 	bl	800bbb0 <_free_r>
 800e3ca:	463c      	mov	r4, r7
 800e3cc:	e7e0      	b.n	800e390 <_realloc_r+0x1e>

0800e3ce <__ascii_wctomb>:
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	4608      	mov	r0, r1
 800e3d2:	b141      	cbz	r1, 800e3e6 <__ascii_wctomb+0x18>
 800e3d4:	2aff      	cmp	r2, #255	@ 0xff
 800e3d6:	d904      	bls.n	800e3e2 <__ascii_wctomb+0x14>
 800e3d8:	228a      	movs	r2, #138	@ 0x8a
 800e3da:	601a      	str	r2, [r3, #0]
 800e3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e0:	4770      	bx	lr
 800e3e2:	700a      	strb	r2, [r1, #0]
 800e3e4:	2001      	movs	r0, #1
 800e3e6:	4770      	bx	lr

0800e3e8 <fiprintf>:
 800e3e8:	b40e      	push	{r1, r2, r3}
 800e3ea:	b503      	push	{r0, r1, lr}
 800e3ec:	4601      	mov	r1, r0
 800e3ee:	ab03      	add	r3, sp, #12
 800e3f0:	4805      	ldr	r0, [pc, #20]	@ (800e408 <fiprintf+0x20>)
 800e3f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3f6:	6800      	ldr	r0, [r0, #0]
 800e3f8:	9301      	str	r3, [sp, #4]
 800e3fa:	f7ff f991 	bl	800d720 <_vfiprintf_r>
 800e3fe:	b002      	add	sp, #8
 800e400:	f85d eb04 	ldr.w	lr, [sp], #4
 800e404:	b003      	add	sp, #12
 800e406:	4770      	bx	lr
 800e408:	20000128 	.word	0x20000128

0800e40c <__swhatbuf_r>:
 800e40c:	b570      	push	{r4, r5, r6, lr}
 800e40e:	460c      	mov	r4, r1
 800e410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e414:	2900      	cmp	r1, #0
 800e416:	b096      	sub	sp, #88	@ 0x58
 800e418:	4615      	mov	r5, r2
 800e41a:	461e      	mov	r6, r3
 800e41c:	da0d      	bge.n	800e43a <__swhatbuf_r+0x2e>
 800e41e:	89a3      	ldrh	r3, [r4, #12]
 800e420:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e424:	f04f 0100 	mov.w	r1, #0
 800e428:	bf14      	ite	ne
 800e42a:	2340      	movne	r3, #64	@ 0x40
 800e42c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e430:	2000      	movs	r0, #0
 800e432:	6031      	str	r1, [r6, #0]
 800e434:	602b      	str	r3, [r5, #0]
 800e436:	b016      	add	sp, #88	@ 0x58
 800e438:	bd70      	pop	{r4, r5, r6, pc}
 800e43a:	466a      	mov	r2, sp
 800e43c:	f000 f848 	bl	800e4d0 <_fstat_r>
 800e440:	2800      	cmp	r0, #0
 800e442:	dbec      	blt.n	800e41e <__swhatbuf_r+0x12>
 800e444:	9901      	ldr	r1, [sp, #4]
 800e446:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e44a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e44e:	4259      	negs	r1, r3
 800e450:	4159      	adcs	r1, r3
 800e452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e456:	e7eb      	b.n	800e430 <__swhatbuf_r+0x24>

0800e458 <__smakebuf_r>:
 800e458:	898b      	ldrh	r3, [r1, #12]
 800e45a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e45c:	079d      	lsls	r5, r3, #30
 800e45e:	4606      	mov	r6, r0
 800e460:	460c      	mov	r4, r1
 800e462:	d507      	bpl.n	800e474 <__smakebuf_r+0x1c>
 800e464:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e468:	6023      	str	r3, [r4, #0]
 800e46a:	6123      	str	r3, [r4, #16]
 800e46c:	2301      	movs	r3, #1
 800e46e:	6163      	str	r3, [r4, #20]
 800e470:	b003      	add	sp, #12
 800e472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e474:	ab01      	add	r3, sp, #4
 800e476:	466a      	mov	r2, sp
 800e478:	f7ff ffc8 	bl	800e40c <__swhatbuf_r>
 800e47c:	9f00      	ldr	r7, [sp, #0]
 800e47e:	4605      	mov	r5, r0
 800e480:	4639      	mov	r1, r7
 800e482:	4630      	mov	r0, r6
 800e484:	f7fd fc08 	bl	800bc98 <_malloc_r>
 800e488:	b948      	cbnz	r0, 800e49e <__smakebuf_r+0x46>
 800e48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e48e:	059a      	lsls	r2, r3, #22
 800e490:	d4ee      	bmi.n	800e470 <__smakebuf_r+0x18>
 800e492:	f023 0303 	bic.w	r3, r3, #3
 800e496:	f043 0302 	orr.w	r3, r3, #2
 800e49a:	81a3      	strh	r3, [r4, #12]
 800e49c:	e7e2      	b.n	800e464 <__smakebuf_r+0xc>
 800e49e:	89a3      	ldrh	r3, [r4, #12]
 800e4a0:	6020      	str	r0, [r4, #0]
 800e4a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4a6:	81a3      	strh	r3, [r4, #12]
 800e4a8:	9b01      	ldr	r3, [sp, #4]
 800e4aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e4ae:	b15b      	cbz	r3, 800e4c8 <__smakebuf_r+0x70>
 800e4b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	f000 f81d 	bl	800e4f4 <_isatty_r>
 800e4ba:	b128      	cbz	r0, 800e4c8 <__smakebuf_r+0x70>
 800e4bc:	89a3      	ldrh	r3, [r4, #12]
 800e4be:	f023 0303 	bic.w	r3, r3, #3
 800e4c2:	f043 0301 	orr.w	r3, r3, #1
 800e4c6:	81a3      	strh	r3, [r4, #12]
 800e4c8:	89a3      	ldrh	r3, [r4, #12]
 800e4ca:	431d      	orrs	r5, r3
 800e4cc:	81a5      	strh	r5, [r4, #12]
 800e4ce:	e7cf      	b.n	800e470 <__smakebuf_r+0x18>

0800e4d0 <_fstat_r>:
 800e4d0:	b538      	push	{r3, r4, r5, lr}
 800e4d2:	4d07      	ldr	r5, [pc, #28]	@ (800e4f0 <_fstat_r+0x20>)
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	4604      	mov	r4, r0
 800e4d8:	4608      	mov	r0, r1
 800e4da:	4611      	mov	r1, r2
 800e4dc:	602b      	str	r3, [r5, #0]
 800e4de:	f7f3 fbed 	bl	8001cbc <_fstat>
 800e4e2:	1c43      	adds	r3, r0, #1
 800e4e4:	d102      	bne.n	800e4ec <_fstat_r+0x1c>
 800e4e6:	682b      	ldr	r3, [r5, #0]
 800e4e8:	b103      	cbz	r3, 800e4ec <_fstat_r+0x1c>
 800e4ea:	6023      	str	r3, [r4, #0]
 800e4ec:	bd38      	pop	{r3, r4, r5, pc}
 800e4ee:	bf00      	nop
 800e4f0:	2000193c 	.word	0x2000193c

0800e4f4 <_isatty_r>:
 800e4f4:	b538      	push	{r3, r4, r5, lr}
 800e4f6:	4d06      	ldr	r5, [pc, #24]	@ (800e510 <_isatty_r+0x1c>)
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	4604      	mov	r4, r0
 800e4fc:	4608      	mov	r0, r1
 800e4fe:	602b      	str	r3, [r5, #0]
 800e500:	f7f3 fbec 	bl	8001cdc <_isatty>
 800e504:	1c43      	adds	r3, r0, #1
 800e506:	d102      	bne.n	800e50e <_isatty_r+0x1a>
 800e508:	682b      	ldr	r3, [r5, #0]
 800e50a:	b103      	cbz	r3, 800e50e <_isatty_r+0x1a>
 800e50c:	6023      	str	r3, [r4, #0]
 800e50e:	bd38      	pop	{r3, r4, r5, pc}
 800e510:	2000193c 	.word	0x2000193c

0800e514 <abort>:
 800e514:	b508      	push	{r3, lr}
 800e516:	2006      	movs	r0, #6
 800e518:	f000 f834 	bl	800e584 <raise>
 800e51c:	2001      	movs	r0, #1
 800e51e:	f7f3 fb99 	bl	8001c54 <_exit>

0800e522 <_malloc_usable_size_r>:
 800e522:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e526:	1f18      	subs	r0, r3, #4
 800e528:	2b00      	cmp	r3, #0
 800e52a:	bfbc      	itt	lt
 800e52c:	580b      	ldrlt	r3, [r1, r0]
 800e52e:	18c0      	addlt	r0, r0, r3
 800e530:	4770      	bx	lr

0800e532 <_raise_r>:
 800e532:	291f      	cmp	r1, #31
 800e534:	b538      	push	{r3, r4, r5, lr}
 800e536:	4605      	mov	r5, r0
 800e538:	460c      	mov	r4, r1
 800e53a:	d904      	bls.n	800e546 <_raise_r+0x14>
 800e53c:	2316      	movs	r3, #22
 800e53e:	6003      	str	r3, [r0, #0]
 800e540:	f04f 30ff 	mov.w	r0, #4294967295
 800e544:	bd38      	pop	{r3, r4, r5, pc}
 800e546:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e548:	b112      	cbz	r2, 800e550 <_raise_r+0x1e>
 800e54a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e54e:	b94b      	cbnz	r3, 800e564 <_raise_r+0x32>
 800e550:	4628      	mov	r0, r5
 800e552:	f000 f831 	bl	800e5b8 <_getpid_r>
 800e556:	4622      	mov	r2, r4
 800e558:	4601      	mov	r1, r0
 800e55a:	4628      	mov	r0, r5
 800e55c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e560:	f000 b818 	b.w	800e594 <_kill_r>
 800e564:	2b01      	cmp	r3, #1
 800e566:	d00a      	beq.n	800e57e <_raise_r+0x4c>
 800e568:	1c59      	adds	r1, r3, #1
 800e56a:	d103      	bne.n	800e574 <_raise_r+0x42>
 800e56c:	2316      	movs	r3, #22
 800e56e:	6003      	str	r3, [r0, #0]
 800e570:	2001      	movs	r0, #1
 800e572:	e7e7      	b.n	800e544 <_raise_r+0x12>
 800e574:	2100      	movs	r1, #0
 800e576:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e57a:	4620      	mov	r0, r4
 800e57c:	4798      	blx	r3
 800e57e:	2000      	movs	r0, #0
 800e580:	e7e0      	b.n	800e544 <_raise_r+0x12>
	...

0800e584 <raise>:
 800e584:	4b02      	ldr	r3, [pc, #8]	@ (800e590 <raise+0xc>)
 800e586:	4601      	mov	r1, r0
 800e588:	6818      	ldr	r0, [r3, #0]
 800e58a:	f7ff bfd2 	b.w	800e532 <_raise_r>
 800e58e:	bf00      	nop
 800e590:	20000128 	.word	0x20000128

0800e594 <_kill_r>:
 800e594:	b538      	push	{r3, r4, r5, lr}
 800e596:	4d07      	ldr	r5, [pc, #28]	@ (800e5b4 <_kill_r+0x20>)
 800e598:	2300      	movs	r3, #0
 800e59a:	4604      	mov	r4, r0
 800e59c:	4608      	mov	r0, r1
 800e59e:	4611      	mov	r1, r2
 800e5a0:	602b      	str	r3, [r5, #0]
 800e5a2:	f7f3 fb47 	bl	8001c34 <_kill>
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	d102      	bne.n	800e5b0 <_kill_r+0x1c>
 800e5aa:	682b      	ldr	r3, [r5, #0]
 800e5ac:	b103      	cbz	r3, 800e5b0 <_kill_r+0x1c>
 800e5ae:	6023      	str	r3, [r4, #0]
 800e5b0:	bd38      	pop	{r3, r4, r5, pc}
 800e5b2:	bf00      	nop
 800e5b4:	2000193c 	.word	0x2000193c

0800e5b8 <_getpid_r>:
 800e5b8:	f7f3 bb34 	b.w	8001c24 <_getpid>
 800e5bc:	0000      	movs	r0, r0
	...

0800e5c0 <floor>:
 800e5c0:	ec51 0b10 	vmov	r0, r1, d0
 800e5c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5cc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800e5d0:	2e13      	cmp	r6, #19
 800e5d2:	460c      	mov	r4, r1
 800e5d4:	4605      	mov	r5, r0
 800e5d6:	4680      	mov	r8, r0
 800e5d8:	dc34      	bgt.n	800e644 <floor+0x84>
 800e5da:	2e00      	cmp	r6, #0
 800e5dc:	da17      	bge.n	800e60e <floor+0x4e>
 800e5de:	a332      	add	r3, pc, #200	@ (adr r3, 800e6a8 <floor+0xe8>)
 800e5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e4:	f7f1 fe5a 	bl	800029c <__adddf3>
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	f7f2 fa9c 	bl	8000b28 <__aeabi_dcmpgt>
 800e5f0:	b150      	cbz	r0, 800e608 <floor+0x48>
 800e5f2:	2c00      	cmp	r4, #0
 800e5f4:	da55      	bge.n	800e6a2 <floor+0xe2>
 800e5f6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800e5fa:	432c      	orrs	r4, r5
 800e5fc:	2500      	movs	r5, #0
 800e5fe:	42ac      	cmp	r4, r5
 800e600:	4c2b      	ldr	r4, [pc, #172]	@ (800e6b0 <floor+0xf0>)
 800e602:	bf08      	it	eq
 800e604:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800e608:	4621      	mov	r1, r4
 800e60a:	4628      	mov	r0, r5
 800e60c:	e023      	b.n	800e656 <floor+0x96>
 800e60e:	4f29      	ldr	r7, [pc, #164]	@ (800e6b4 <floor+0xf4>)
 800e610:	4137      	asrs	r7, r6
 800e612:	ea01 0307 	and.w	r3, r1, r7
 800e616:	4303      	orrs	r3, r0
 800e618:	d01d      	beq.n	800e656 <floor+0x96>
 800e61a:	a323      	add	r3, pc, #140	@ (adr r3, 800e6a8 <floor+0xe8>)
 800e61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e620:	f7f1 fe3c 	bl	800029c <__adddf3>
 800e624:	2200      	movs	r2, #0
 800e626:	2300      	movs	r3, #0
 800e628:	f7f2 fa7e 	bl	8000b28 <__aeabi_dcmpgt>
 800e62c:	2800      	cmp	r0, #0
 800e62e:	d0eb      	beq.n	800e608 <floor+0x48>
 800e630:	2c00      	cmp	r4, #0
 800e632:	bfbe      	ittt	lt
 800e634:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e638:	4133      	asrlt	r3, r6
 800e63a:	18e4      	addlt	r4, r4, r3
 800e63c:	ea24 0407 	bic.w	r4, r4, r7
 800e640:	2500      	movs	r5, #0
 800e642:	e7e1      	b.n	800e608 <floor+0x48>
 800e644:	2e33      	cmp	r6, #51	@ 0x33
 800e646:	dd0a      	ble.n	800e65e <floor+0x9e>
 800e648:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e64c:	d103      	bne.n	800e656 <floor+0x96>
 800e64e:	4602      	mov	r2, r0
 800e650:	460b      	mov	r3, r1
 800e652:	f7f1 fe23 	bl	800029c <__adddf3>
 800e656:	ec41 0b10 	vmov	d0, r0, r1
 800e65a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e65e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e662:	f04f 37ff 	mov.w	r7, #4294967295
 800e666:	40df      	lsrs	r7, r3
 800e668:	4207      	tst	r7, r0
 800e66a:	d0f4      	beq.n	800e656 <floor+0x96>
 800e66c:	a30e      	add	r3, pc, #56	@ (adr r3, 800e6a8 <floor+0xe8>)
 800e66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e672:	f7f1 fe13 	bl	800029c <__adddf3>
 800e676:	2200      	movs	r2, #0
 800e678:	2300      	movs	r3, #0
 800e67a:	f7f2 fa55 	bl	8000b28 <__aeabi_dcmpgt>
 800e67e:	2800      	cmp	r0, #0
 800e680:	d0c2      	beq.n	800e608 <floor+0x48>
 800e682:	2c00      	cmp	r4, #0
 800e684:	da0a      	bge.n	800e69c <floor+0xdc>
 800e686:	2e14      	cmp	r6, #20
 800e688:	d101      	bne.n	800e68e <floor+0xce>
 800e68a:	3401      	adds	r4, #1
 800e68c:	e006      	b.n	800e69c <floor+0xdc>
 800e68e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e692:	2301      	movs	r3, #1
 800e694:	40b3      	lsls	r3, r6
 800e696:	441d      	add	r5, r3
 800e698:	4545      	cmp	r5, r8
 800e69a:	d3f6      	bcc.n	800e68a <floor+0xca>
 800e69c:	ea25 0507 	bic.w	r5, r5, r7
 800e6a0:	e7b2      	b.n	800e608 <floor+0x48>
 800e6a2:	2500      	movs	r5, #0
 800e6a4:	462c      	mov	r4, r5
 800e6a6:	e7af      	b.n	800e608 <floor+0x48>
 800e6a8:	8800759c 	.word	0x8800759c
 800e6ac:	7e37e43c 	.word	0x7e37e43c
 800e6b0:	bff00000 	.word	0xbff00000
 800e6b4:	000fffff 	.word	0x000fffff

0800e6b8 <_init>:
 800e6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ba:	bf00      	nop
 800e6bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6be:	bc08      	pop	{r3}
 800e6c0:	469e      	mov	lr, r3
 800e6c2:	4770      	bx	lr

0800e6c4 <_fini>:
 800e6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c6:	bf00      	nop
 800e6c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6ca:	bc08      	pop	{r3}
 800e6cc:	469e      	mov	lr, r3
 800e6ce:	4770      	bx	lr
